The ICM7211AM device is a non-multiplexed four-digit seven-segment CMOS LCD display decoder-driver.

This device is configured to drive conventional LCD displays by providing a complete RC oscillator, divider chain, backplane driver, and 28 segment outputs.

It also has a microprocessor compatible input configuration, which provides data input latches and Digit Address latches under control of high-speed Chip Select inputs. These devices simplify the task of implementing a cost-effective alphanumeric seven-segment display for microprocessor systems, without requiring extensive ROM or CPU time for decoding and display updating.

The ICM7211AM provides the "Code B" output code, i.e., 0-9, dash, E, H, L, P, blank, but will correctly decode true $B C D$ to seven-segment decimal outputs.

## Features

- Four Digit Non-Multiplexed 7 Segment LCD Display Outputs with Backplane Driver
- Complete Onboard RC Oscillator to Generate Backplane Frequency
- Backplane Input/Output Allows Simple Synchronization of Slave-Devices to a Master
- Provides Data and Digit Address Latches Controlled by Chip Select Inputs to Provide a Direct High Speed Processor Interface
- Decodes Binary to Code B (0-9, Dash, E, H, L, P, Blank)
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Ordering Information

| PART NUMBER | PART MARKING | DISPLAY TYPE | $\begin{aligned} & \text { DISPLAY } \\ & \text { DECODING } \end{aligned}$ | INPUT <br> INTERFACING | DISPLAY DRIVE TYPE | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICM7211AMIM44 | ICM7211AMIM44 | LCD | Code B | Microprocessor | Direct Drive | -40 to 85 | 44 Ld MQFP | Q44.10×10 |
| ICM7211AMIPL (No longer available, recommended replacement: ICM7211AMIPLZ) | ICM7211AMIPL | LCD | Code B | Microprocessor | Direct Drive | -40 to 85 | 40 Ld PDIP | E40.6 |
| ICM7211AMIPLZ (Note) | ICM7211AMIPLZ | LCD | Code B | Microprocessor | Direct Drive | -40 to 85 | 40 Ld PDIP* (Pb-free) | E40.6 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

## Pinouts



Functional Block Diagram


## Absolute Maximum Ratings

Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5V
Input Voltage (Any Terminal) (Note 1) ... $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}},+0.3 \mathrm{~V}$

## Operating Conditions

Temperature Range.
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## Thermal Information

| Thermal Resistance (Typical, Note 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package* | 60 |
| MQFP Package | 70 |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | C to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering, 10s) | $300^{\circ} \mathrm{C}$ |
| *Pb-free PDIPs can be used for through hol ing only. They are not intended for use in Re applications. | processprocessing |

PDIP Package* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
MQFP Package . ................................... . . 70
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $65 \times^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering, 10s) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
*Pb-free PDIPs can be used for through hole wave solder processapplications.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. Due to the SCR structure inherent in the CMOS process, connecting any terminal to voltages greater than $V_{D D}$ or less than $\mathrm{V}_{\mathrm{SS}}$ may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the ICM7211AM be turned on first.
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS $\mathrm{V}_{\text {DD }}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}$ Unless Otherwise Specified |  |  |  |  |  |
| Operating Supply Voltage Range ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}$ ), $\mathrm{V}_{\text {SUPPLY }}$ |  | 3 | 5 | 6 | V |
| Operating Current, IDD | Test circuit, Display blank | - | 10 | 50 | $\mu \mathrm{A}$ |
| Oscillator Input Current, IosCl | Pin 36 | - | $\pm 2$ | $\pm 10$ | $\mu \mathrm{A}$ |
| Segment Rise/Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | - | 0.5 | - | $\mu \mathrm{s}$ |
| Backplane Rise/Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}=5000 \mathrm{pF}$ | - | 1.5 | - | $\mu \mathrm{s}$ |
| Oscillator Frequency, fosc | Pin 36 Floating | - | 19 | - | kHz |
| Backplane Frequency, fip | Pin 36 Floating | - | 150 | - | Hz |
| INPUT CHARACTERISTICS |  |  |  |  |  |
| Logical "1" Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ |  | 4 | - | - | V |
| Logical "0" Input Voltage, $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | 1 | V |
| Input Leakage Current, IILK | Pins 27-34 | - | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | Pins 27-34 | - | 5 | - | pF |
| BP/Brightness Input Leakage, IBPLK | Measured at Pin 5 with Pin 36 at $\mathrm{V}_{\text {SS }}$ | - | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| BP/Brightness Input Capacitance, $\mathrm{C}_{\text {BPI }}$ | All Devices | - | 200 | - | pF |
| AC CHARACTERISTICS |  |  |  |  |  |
| Chip Select Active Pulse Width, ${ }_{\text {WL }}$ | Other Chip Select Either Held Active, or Both Driven Together | 200 | - | - | ns |
| Data Setup Time, $\mathrm{t}_{\text {DS }}$ |  | 100 | - | - | ns |
| Data Hold Time, $\mathrm{t}_{\text {DH }}$ |  | 10 | 0 | - | ns |
| Inter-Chip Select Time, $\mathrm{t}_{\text {ICS }}$ |  | 2 | - | - | $\mu \mathrm{s}$ |

Input Definitions In this table, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ are considered to be normal operating input logic levels. Actual input low and high levels are specified under Operating Characteristics. For lowest power consumption, input signals should swing over the full supply.

| INPUT | DIP TERMINAL | CONDITIONS | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| B0 | 27 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Logical One } \\ & \mathrm{V}_{\mathrm{SS}}=\text { Logical Zero } \end{aligned}$ | Ones (Least Significant) | Data Input Bits |
| B1 | 28 | $\begin{aligned} & V_{D D}=\text { Logical One } \\ & V_{S S}=\text { Logical Zero } \end{aligned}$ | Twos |  |
| B2 | 29 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\text { Logical One } \\ & \mathrm{V}_{\mathrm{SS}}=\text { Logical Zero } \end{aligned}$ | Fours |  |
| B3 | 30 | $\begin{aligned} & V_{D D}=\text { Logical One } \\ & V_{S S}=\text { Logical Zero } \end{aligned}$ | Eights (Most Significant) |  |
| OSC | 36 | Floating or with External Capacitor to $V_{D D}$ | Oscillator Input |  |
|  |  | $\mathrm{V}_{S S}$ | Disables BP output devices, allowing segments to be synchronized to an external signal input at the BP terminal (Pin 5). |  |

## Interface Input Configuration

| INPUT | DESCRIPTION | DIP TERMINAL | CONDITIONS | FUNCTION |
| :---: | :--- | :---: | :--- | :--- |
| DA1 | Digit Address <br> Bit $1(\mathrm{LSB})$ | 31 | $\mathrm{V}_{\mathrm{DD}}=$ Logical One <br> $\mathrm{V}_{\mathrm{SS}}=$ Logical Zero | DA1 and DA2 serve as a 2-bit Digit Address Input <br> DA2, DA1 $=00$ selects D4 <br> DA2, DA1 $=01$ selects D3 |
| DA2 | Digit Address <br> Bit 2 (MSB) | 32 | $\mathrm{V}_{\mathrm{DD}}=$ Logical One <br> $\mathrm{V}_{\mathrm{SS}}=$ Logical Zero <br> DA2, DA1 $=10$ selects D2 <br> DA2, DA1 $=11$ selects D1 |  |
| $\overline{\mathrm{CS1}}$ | Chip Select 1 | 33 | $\mathrm{V}_{\mathrm{DD}}=$ Inactive <br> $\mathrm{V}_{\mathrm{SS}}=$ Active | When both $\overline{\mathrm{CS} 1}$ and $\overline{\mathrm{CS} 2}$ are taken low, the data at the Data and Digit <br> Select code inputs are written into the input latches. On the rising edge <br> of either $\overline{C h i p ~ S e l e c t, ~ t h e ~ d a t a ~ i s ~ d e c o d e d ~ a n d ~ w r i t t e n ~ i n t o ~ t h e ~ o u t p u t ~}$ <br> latches. |
| $\overline{\mathrm{CS} 2}$ | Chip Select 2 | 34 | $\mathrm{V}_{\mathrm{DD}}=$ Inactive <br> $\mathrm{V}_{\mathrm{SS}}=$ Active |  |

## Timing Diagram



FIGURE 1. MICROPROCESSOR INTERFACE INPUT

## Typical Performance Curves



FIGURE 2. OPERATING SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE


FIGURE 3. BACKPLANE FREQUENCY AS A FUNCTION OF SUPPLY VOLTAGE

## Description of Operation

## Device

The ICM7211AM provides outputs suitable for driving conventional four-digit, seven-segment LCD displays. These devices include 28 individual segment drivers, backplane driver, and a self-contained oscillator and divider chain to generate the backplane frequency.

The segment and backplane drivers each consist of a CMOS inverter, with the N -Channel and P -Channel devices ratioed to provide identical on resistances, and thus equal rise and fall times. This eliminates any DC component, which could arise from differing rise and fall times, and ensures maximum display life.

The backplane output devices can be disabled by connecting the OSCillator input (pin 36) to $\mathrm{V}_{\text {SS }}$. This allows the 28 segment outputs to be synchronized directly to a signal input at the BP terminal (pin 5). In this manner, several slave devices may be cascaded to the backplane output of one master device, or the backplane may be derived from an external source. This allows the use of displays with characters in multiples of four and a single backplane. A slave device represents a load of approximately 200 pF (comparable to one additional segment). Thus the limitation of the number of devices that can be slaved to one master device backplane driver is the additional load represented by the larger backplane of displays of more than four digits. A good rule of thumb to observe in order to minimize power consumption is to keep the backplane rise and fall times less than about $5 \mu \mathrm{~s}$. The backplane output driver should handle the backplane to a display of 16 one-half inch characters. It is recommended, if more than four devices are to be slaved together, the backplane signal be derived externally and all the ICM7211AM devices be slaved to it. This external signal should be capable of driving very large capacitive loads with short ( $1-2 \mu \mathrm{~s}$ ) rise and fall times. The maximum frequency for a backplane signal should be about 150 Hz although this may be too fast for optimum display response at lower display temperatures, depending on the display type.

The onboard oscillator is designed to free run at approximately 19 kHz at microampere current levels. The oscillator frequency is divided by 128 to provide the backplane frequency, which will be approximately 150 Hz with the oscillator free-running; the oscillator frequency may be reduced by connecting an external capacitor between the OSCillator terminal and $V_{D D}$.

The oscillator may also be overdriven if desired, although care must be taken to ensure that the backplane driver is not disabled during the negative portion of the overdriving signal (which could cause a DC component to the display). This can be done by driving the OSCillator input between the positive supply and a level out of the range where the backplane disable is sensed (about one fifth of the supply voltage above $\mathrm{V}_{\mathrm{SS}}$ ).

Another technique for overdriving the oscillator (with a signal swinging the full supply) is to skew the duty cycle of the overdriving signal such that the negative portion has a duration shorter than about one microsecond. The backplane disable sensing circuit will not respond to signals of this duration.


FIGURE 4. DISPLAY WAVEFORMS

## Input Configurations and Output Codes

The ICM7211AM accepts a four-bit true binary (i.e., positive level = logical one) input at pins 27 thru 30, least significant bit at pin 27 ascending to the most significant bit at pin 30 . It decodes the binary input into seven-segment alphanumeric "Code B" output, i.e., 0-9, dash, E, H, L, P, blank. These codes are shown explicitly in Table 1. It will correctly decode true BCD to a seven-segment decimal output.

TABLE 1. OUTPUT CODES

| BINARY |  |  |  | $\begin{aligned} & \text { CODE B } \\ & \text { ICM7211AM } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| B3 | B2 | B1 | BO |  |
| 0 | 0 | 0 | 0 | $\underline{17}$ |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | $\Xi$ |
| 0 | 0 | 1 | 1 | 7 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | E |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 回 |
| 1 | 0 | 0 | 1 | $\square$ |
| 1 | 0 | 1 | 0 | - |
| 1 | 0 | 1 | 1 | $E$ |


| TABLE 1. OUTPUT CODES (Continued) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| BINARY |  |  |  |  |
| B3 | B2 | B1 | BO | ICM7211AM B |

The ICM7211AM is intended to accept data from a data bus under processor control.

In these devices, the four data input bits and the two-bit digit address (DA1 pin 31, DA2 pin 32) are written into input buffer latches when both chip select inputs ( $\overline{\mathrm{CS} 1}$ pin 33, $\overline{\mathrm{CS} 2}$
pin 34) are taken low. On the rising edge of either chip select input, the content of the data input latches is decoded and stored in the output latches of the digit selected by the contents of the digit address latches.

An address of 00 writes into D4, DA2 = 0, DA1 = 1 writes into D3, DA2 $=1$, DA1 $=0$ writes into D2, and 11 writes into D1. The timing relationships for inputting data are shown in Figure 1, and the chip select pulse widths and data setup and hold times are specified under Operating Characteristics.


FIGURE 5. SEGMENT ASSIGNMENT

## Test Circuit



FIGURE 6.

## Typical Application



FIGURE 7. 80C48 MICROPROCESSOR INTERFACE

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| October 22, 2015 | FN3158.8 | - Updated Ordering Information Table on page 1. <br> - Added Revision History. <br> - Added About Intersil Verbiage. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 2001-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LCD Drivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
LC75836WH-E CD4056BE LC75829PW-H LC75852W-E LC79430KNE-E LC79431KNE-E FAN7317BMX LC75839PW-H LC75884W-
E LC75814VS-TLM-E MAX25520ATEC/V+ MAX25520ATEB/VY + BU9795AFV-E2 PCF8566T/1.118 TPS65132A0YFFR
BU9795AKV-E2 34801000 BU97510CKV-ME2 BU97520AKV-ME2 ICL7136CM44Z BL55070 BL55066 MAX1605ETT+T MAX16928BGUP/V+ ICL7129ACPL+ MAX131CMHD MAX138CMH+D MAX1491CAI + MAX1518BETJ+ MAX1606EUA+ MAX138CQH+TD MAX25520ATEB/V+ MAX16929AGUI/V+ MAX16929CGUI/V+ MAX16929DGUI/V+ BU97530KVT-E2 MAX8570ELT+T MAX8570EUT+T MAX8575EUT+T MAX8795AGCJ/V+ MAX138CPL+ AY0438/L HV66PG-G HV881K7-G TC7106CKW TC7106CPL TC7116CPL TC7126CLW TC7126CPL TC7129CKW

