Single Digitally Controlled Potentiometer (XDCP ${ }^{\text {TM }}$ ) Low Noise, Low Power, SPI® Bus, 256 Taps

The ISL22414 integrates a single digitally controlled potentiometer (DCP), control logic and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wiper is controlled by the user through the SPI serial interface. The potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR control the position of the wiper. At power-up the device recalls the contents of the DCP's IVR to the WR.

The ISL22414 also has 14 General Purpose non-volatile registers that can be used as storage of lookup table for multiple wiper position or any other valuable information.

The ISL22414 features a dual supply that is beneficial for applications requiring a bipolar range for DCP terminals between V- and VCC.

The DCP can be used as three-terminal potentiometer or as two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Pinout

ISL22414
(10 LD MSOP)
TOP VIEW


## Features

- 256 resistor taps
- SPI serial interface with write/read capability
- Daisy Chain Configuration
- Shutdown mode
- Non-volatile EEPROM storage of wiper position
- 14 General Purpose non-volatile registers
- High reliability
- Endurance: 1,000,000 data changes per bit per register
- Register data retention: 50 years @ $\mathrm{T} \leq+55^{\circ} \mathrm{C}$
- Wiper resistance: $70 \Omega$ typical @ 1 mA
- Standby current $<2.5 \mu \mathrm{~A}$ max
- Shutdown current $<2.5 \mu \mathrm{~A}$ max
- Dual power supply
- $\mathrm{VCC}=2.25 \mathrm{~V}$ to 5.5 V
- $\mathrm{V}-=-2.25 \mathrm{~V}$ to -5.5 V
- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ or $100 \mathrm{k} \Omega$ total resistance
- Extended industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Military temperature range: -55 to $+125^{\circ} \mathrm{C}$
- 10 Lead MSOP
- Pb-free (RoHS compliant)


## Ordering Information

| PART NUMBER (NOTES 1, 2) | PART MARKING | RESISTANCE OPTION (k $\Omega$ ) | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL22414TFU10Z | 414TZ | 100 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414TFU10Z-TK | 414TZ | 100 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414UFU10Z (No longer available, Recommended Replacement ISL22414TFU10Z-TK) | 414UZ | 50 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414UFU10Z-TK (No longer available, Recommended Replacement ISL22414TFU10Z-TK) | 414UZ | 50 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414WFU10Z (No longer available, Recommended Replacement ISL22414TFU10Z-TK) | 414WZ | 10 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414WFU10Z-T7A | 414WZ | 10 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414WFU10Z-TK | 414WZ | 10 | -40 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414WMU10Z (No longer available, Recommended Replacement ISL22414TFU10Z-TK) | 414WM | 10 | -55 to +125 | 10 Ld MSOP | M10.118 |
| ISL22414WMU10Z-T7A (No longer available, Recommended Replacement ISL22414TFU10Z-TK) | 414WM | 10 | -55 to +125 | 10 Ld MSOP | M10.118 |

NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD020.
2. Please refer to TB347 for details on reel specifications

## Block Diagram



Pin Descriptions

| MSOP PIN | SYMBOL |  |
| :---: | :---: | :--- |
| 1 | SCK | SPI interface clock input |
| 2 | SDO | Data Output of the SPI serial interface |
| 3 | SDI | Data Input of the SPI serial interface |
| 4 | $\overline{C S}$ | Chip Select active low input |
| 5 | V- | Negative power supply pin |
| 6 | GND | Device ground pin |
| 7 | RW | "Low" terminal of DCP |
| 8 | RH | "Wiper" terminal of DCP |
| 9 | VCC | "High" terminal of DCP |
| 10 |  | Power supply pin |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage at any Digital Interface Pin with Respect to GND | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3$ |
| $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +6V |
| V- | . . 6 V to 0.3 V |
| Voltage at any DCP pin with Respect IW (10s) | $\ldots . . V \text { - to } V_{\mathrm{CC}}$ |
| Latchup | Level A @ +125 ${ }^{\circ} \mathrm{C}$ |
| ESD |  |
| Human Body Model | . . .3kV |
| Machine Model. | .400V |

## Thermal Information

Thermal Resistance (Typical, Note 3) $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
10 Lead MSOP. ................................. 132
Maximum Junction Temperature (Plastic Package). ....... $+150^{\circ} \mathrm{C}$
Pb-free reflow profile ..............................ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp

## Recommended Operating Conditions

Temperature Range

| Full Industrial | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power Rating | 15 mW |
| $V_{\text {cc }}$ | 2.25 V to 5.5 V |
| V-. | -2.25V to -5.5V |
| Max Wiper Current Iw | $\pm 3.0 \mathrm{~mA}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
3. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Analog Specifications Over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range.

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 18) } \end{gathered}$ | $\begin{gathered} \text { TYP } \\ \text { (Note 4) } \end{gathered}$ | MAX (Note 18) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOTAL }}$ | RH to RL Resistance | W option |  | 10 |  | k $\Omega$ |
|  |  | U option |  | 50 |  | k $\Omega$ |
|  |  | T option |  | 100 |  | k ת |
|  | RH to RL Resistance Tolerance |  | -20 |  | +20 | \% |
|  | End-to-End Temperature Coefficient | W option |  | $\pm 150$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option |  | $\pm 50$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{RH}}, \mathrm{V}_{\mathrm{RL}}$ | DCP Terminal Voltage | $\mathrm{V}_{\mathrm{RH}}$ and $\mathrm{V}_{\mathrm{RL}}$ to GND | V- |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | RH - floating, $\mathrm{V}_{\mathrm{RL}}=\mathrm{V}$-, force Iw current to the wiper, $\mathrm{I}_{\mathrm{W}}=\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{RL}}\right) / \mathrm{R}_{\text {TOTAL }}$ |  | 70 | 250 | $\Omega$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitance | See "DCP Macro Model" on page 8 |  | 10/10/25 |  | pF |
| $l_{\text {LkgDCP }}$ | Leakage on DCP Pins | Voltage at pin from V - to $\mathrm{V}_{\mathrm{CC}}$ | -1 | 0.1 | 1 | $\mu \mathrm{A}$ |

## VOLTAGE DIVIDER MODE (V- @ RL; VCC @ RH; measured at RW, unloaded)

| INL (Note 9) | Integral Non-linearity Monotonic Over All Tap Positions | W option | -1.5 | $\pm 0.5$ | 1.5 | $\begin{aligned} & \text { LSB } \\ & (\text { Note 5) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | U, T option | -1.0 | $\pm 0.2$ | 1.0 | $\begin{gathered} \text { LSB } \\ (\text { Note 5) } \end{gathered}$ |
| $\begin{gathered} \text { DNL } \\ \text { (Note 8) } \end{gathered}$ | Differential Non-linearity Monotonic Over All Tap Positions | W option | -1.0 | $\pm 0.4$ | 1.0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  | U, T option | -0.5 | $\pm 0.15$ | 0.5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
| ZSerror (Note 6) | Zero-scale Error | W option | 0 | 1 | 5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  | U, T option | 0 | 0.5 | 2 |  |
| FSerror (Note 7) | Full-scale Error | W option | -5 | -1 | 0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 5) } \end{aligned}$ |
|  |  | U, T option | -2 | -1 | 0 |  |
| TCV (Note 10) | Ratiometric Temperature Coefficient | DCP register set to 80 hex |  | $\pm 4$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |


| Analog Specifications |  | Over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range. (Continued) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 18) } \end{gathered}$ | $\begin{gathered} \text { TYP } \\ \text { (Note 4) } \end{gathered}$ | $\begin{array}{\|c} \text { MAX } \\ \text { (Note 18) } \end{array}$ | UNIT |
| $\mathrm{f}_{\text {cutoff }}$ | -3dB Cut Off Frequency | Wiper at midpoint (80hex) W option (10k) |  | 1000 |  | kHz |
|  |  | Wiper at midpoint (80hex) U option (50k) |  | 250 |  | kHz |
|  |  | Wiper at midpoint (80hex) T option (100k) |  | 120 |  | kHz |
| RESISTOR MODE (Measurements between $\mathrm{R}_{\mathrm{W}}$ and $\mathrm{R}_{\mathrm{L}}$ with $\mathrm{R}_{\mathrm{H}}$ not connected, or between $\mathrm{R}_{\mathrm{W}}$ and $\mathrm{R}_{H}$ with $\mathrm{R}_{\mathrm{L}}$ not connected) |  |  |  |  |  |  |
| RINL (Note 14) | Integral Non-linearity | W option | -3 | $\pm 1.5$ | 3 | $\begin{gathered} \mathrm{MI} \\ (\text { Note 11) } \end{gathered}$ |
|  |  | U, T option | -1 | $\pm 0.3$ | 1 | $\begin{gathered} \mathrm{Ml} \\ (\text { Note 11) } \end{gathered}$ |
| RDNL <br> (Note 13) | Differential Non-linearity | W option | -1.5 | $\pm 0.4$ | 1.5 | MI (Note 11) |
|  |  | U, T option | -0.5 | $\pm 0.15$ | 0.5 | MI <br> (Note 11) |
| Roffset (Note 12) | Offset | W option | 0 | 1 | 5 | Ml (Note 11) |
|  |  | U, T option | 0 | 0.5 | 2 | MI (Note 11) |
| $\mathrm{TC}_{\mathrm{R}}$ <br> (Notes 15) | Resistance Temperature Coefficient | DCP register set between 32 hex and FF hex |  | $\pm 50$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified. Boldface limits apply over the operating temperature range.

| SYMBOL | PARAMETER |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |

## Operating Specifications Over the recommended operating conditions unless otherwise specified. Boldface limits apply over the operating temperature range. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 18) | TYP <br> (Note 4) | MAX <br> (Note 18) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IV-SB | V- Current (Standby) | $\begin{aligned} & \mathrm{V}-=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.5 \mathrm{~V} @+85^{\circ} \mathrm{C} \text {, SPI interface } \\ & \text { in standby state } \end{aligned}$ | -2.5 | -0.7 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.5 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -4 | -3 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-2.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+2.25 \mathrm{~V} @+85^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -1.5 | -0.3 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-2.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+2.25 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -3 | -1 |  | $\mu \mathrm{A}$ |
| ISD | V CC Current (Shutdown) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} @+85^{\circ} \mathrm{C}$, SPI interface in standby state |  | 0.2 | 1.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state |  | 1 | 2.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+2.25 \mathrm{~V}, \mathrm{~V}-=-2.25 \mathrm{~V} @+85^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state |  | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+2.25 \mathrm{~V}, \mathrm{~V}-=-2.25 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state |  | 0.5 | 2 | $\mu \mathrm{A}$ |
| IV-SD | V- Current (Shutdown) | $\mathrm{V}-=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.5 \mathrm{~V} @+85^{\circ} \mathrm{C} \text {, SPI interface }$ in standby state | -2.5 | -0.7 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5.5 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -4 | -3 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-2.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+2.25 \mathrm{~V} @+85^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -1.5 | -0.3 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}-=-2.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+2.25 \mathrm{~V} @+125^{\circ} \mathrm{C}, \mathrm{SPI}$ interface in standby state | -3 | -1 |  | $\mu \mathrm{A}$ |
| lıkgDig | Leakage Current, at Pins SCK, SDI, SDO and $\overline{C S}$ | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| twRT | DCP Wiper Response Time | $\overline{\mathrm{CS}}$ rising edge to wiper new position |  | 1.5 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t ShdnRec }}$ | DCP Recall Time From Shutdown Mode | $\overline{\mathrm{CS}}$ rising edge to wiper stored position and RH connection |  | 1.5 |  | $\mu \mathrm{s}$ |
| Vpor | Power-on Recall Voltage | Minimum $\mathrm{V}_{\mathrm{CC}}$ at which memory recall occurs | 1.9 |  | 2.1 | V |
| VccRamp | $V_{\text {CC }}$ Ramp Rate |  | 0.2 |  |  | $\mathrm{V} / \mathrm{ms}$ |
| $\mathrm{t}_{\mathrm{D}}$ | Power-up Delay | $\mathrm{V}_{\mathrm{CC}}$ above Vpor, to DCP Initial Value Register recall completed, and SPI Interface in standby state |  |  | 5 | ms |
| EEPROM SPECIFICATION |  |  |  |  |  |  |
|  | EEPROM Endurance |  | 1,000,000 |  |  | Cycles |
|  | EEPROM Retention | Temperature $\mathrm{T} \leq+55^{\circ} \mathrm{C}$ | 50 |  |  | Years |
| twc (Note 16) | Non-volatile Write Cycle Time |  |  | 12 | 20 | ms |
| SERIAL INTERFACE SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | SCK, SDI, and $\overline{\mathrm{CS}}$ Input Buffer LOW voltage |  | -0.3 |  | $0.3{ }^{*} \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | SCK, SDI, and $\overline{\mathrm{CS}}$ Input Buffer HIGH Voltage |  | $0.7 * V_{\text {cc }}$ |  | $\mathrm{V}_{\mathrm{CC}}{ }^{+0.3}$ | V |
| Hysteresis | SCK, SDI, and $\overline{C S}$ Input Buffer Hysteresis |  | $0.05 * \mathrm{~V}_{\text {cc }}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | SDO Output Buffer LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ for Open Drain output, pull-up voltage $\mathrm{Vpu}=\mathrm{V}_{\mathrm{CC}}$ | 0 |  | 0.4 | V |

Operating Specifications Over the recommended operating conditions unless otherwise specified. Boldface limits apply over the operating temperature range. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 18) | TYP <br> (Note 4) | MAX <br> (Note 18) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} R_{p u} \\ \text { (Note 17) } \end{gathered}$ | SDO Pull-up Resistor Off-chip | Maximum is determined by $\mathrm{t}_{\mathrm{RO}}$ and $\mathrm{t}_{\mathrm{FO}}$ with maximum bus load $\mathrm{Cb}=30 \mathrm{pF}$, $\mathrm{fSCK}=5 \mathrm{MHz}$ |  |  | 2 | $\mathrm{k} \Omega$ |
| Cpin | SCK, SDI, SDO and $\overline{C S}$ Pin Capacitance |  |  | 10 |  | pF |
| fsCK | SPI Frequency |  |  |  | 5 | MHz |
| $\mathrm{t}_{\text {CYC }}$ | SPI Clock Cycle Time |  | 200 |  |  | ns |
| ${ }^{\text {twh }}$ | SPI Clock High Time |  | 100 |  |  | ns |
| ${ }^{\text {twL }}$ | SPI Clock Low Time |  | 100 |  |  | ns |
| tlead | Lead Time |  | 250 |  |  | ns |
| tLAG | Lag Time |  | 250 |  |  | ns |
| tsu | SDI, SCK and $\overline{\text { CS }}$ Input Setup Time |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SDI, SCK and $\overline{\mathrm{CS}}$ Input Hold Time |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SDI, SCK and $\overline{\mathrm{CS}}$ Input Rise Time |  | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{FI}}$ | SDI, SCK and $\overline{C S}$ Input Fall Time |  | 10 |  | 20 | ns |
| ${ }^{\text {t }}$ IS | SDO output Disable Time |  | 0 |  | 100 | ns |
| tso | SDO Output Setup Time |  | 50 |  |  | ns |
| tv | SDO Output Valid Time |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SDO Output Hold Time |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SDO Output Rise Time | $\mathrm{R}_{\mathrm{pu}}=2 \mathrm{k}, \mathrm{Cbus}=30 \mathrm{pF}$ |  |  | 60 | ns |
| $\mathrm{t}_{\text {FO }}$ | SDO Output Fall Time | $\mathrm{R}_{\mathrm{pu}}=2 \mathrm{k}, \mathrm{Cbus}=30 \mathrm{pF}$ |  |  | 60 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | CS Deselect Time |  | 2 |  |  | $\mu \mathrm{s}$ |

## NOTES:

4. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
5. LSB: $\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}(\mathrm{RW})_{0}\right] / 255 . \mathrm{V}(\mathrm{RW})_{255}$ and $\mathrm{V}(\mathrm{RW})_{0}$ are $\mathrm{V}(\mathrm{RW})$ for the DCP register set to FF hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
6. ZS error $=\mathrm{V}(\mathrm{RW})_{0} / \mathrm{LSB}$.
7. FS error $=\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}_{\mathrm{CC}}\right] / \mathrm{LSB}$.
8. $D N L=\left[V(R W)_{i}-V(R W)_{i-1}\right] / L S B-1$, for $i=1$ to $255 . i$ is the $D C P$ register setting.
9. $\operatorname{INL}=\left[V(R W)_{i}-i \cdot L S B-V(R W)\right] / L S B$ for $i=1$ to 255
10. $\mathrm{TC}_{\mathrm{V}}=\frac{\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{\Delta \mathrm{~T}^{\circ} \mathrm{C}}$ for $\mathrm{i}=16$ to 255 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $\mathrm{T}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. $\operatorname{Max}()$ is the over the temperature range.
11. $\mathrm{MI}=\left|R W_{255}-\mathrm{RW}_{0}\right| 255$. MI is a minimum increment. $\mathrm{RW}_{255}$ and $R W_{0}$ are the measured resistances for the DCP register set to FF hex and 00 hex respectively.
12. Roffset $=\mathrm{RW}_{0} / \mathrm{MI}$, when measuring between RW and RL.

Roffset $=\mathrm{RW} \mathrm{N}_{255} / \mathrm{MI}$, when measuring between RW and RH .
13. $R D N L=\left(R W_{i}-R W_{i-1}\right) / M I-1$, for $i=1$ to 255.
14. $\mathrm{RINL}=\left[R W_{i}-(\mathrm{MI} \cdot \mathrm{i})-R W_{0}\right]$ MI, for $\mathrm{i}=1$ to 255 .
15. $\quad \mathrm{TC}_{\mathrm{R}}=\frac{[\mathrm{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\operatorname{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{\Delta \mathrm{~T}^{\circ} \mathrm{C}}$ for $\mathrm{i}=16$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $\mathrm{T}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Max() is the maximum value of the Min() is the minimum value of the resistance over the temperature range.
16. $t_{W C}$ is the time from the end of a Write sequence of SPI serial interface, to the end of the self-timed internal non-volatile write cycle.
17. $R_{p u}$ is specified for the highest data rate transfer for the device. Higher value pull-up can be used at lower data rates.
18. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## DCP Macro ModeI



## Timing Diagrams

## Input Timing



SDO $\qquad$

## Output Timing



XDCP Timing (for All Load Instructions)
Sck

## Typical Performance Curves



FIGURE 1. WIPER RESISTANCE vs TAP POSITION
$\left[\mathrm{I}(\mathrm{RW})=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }}\right]$ FOR $10 \mathrm{k} \Omega(\mathrm{W})$


FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega(W)$


FIGURE 5. ZS ERROR vs TEMPERATURE


FIGURE 2. STANDBY ICc AND lv. vs TEMPERATURE


FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$ (W)


FIGURE 6. FS ERROR vs TEMPERATURE

## Typical Performance Curves (Continued)



FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR $10 \mathrm{k} \Omega(\mathrm{W})$


FIGURE 9. END TO END RTOTAL \% CHANGE vs TEMPERATURE


FIGURE 11. TC FOR RHEOSTAT MODE IN ppm


FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR $10 \mathrm{k} \Omega(\mathrm{W})$


FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm


FIGURE 12. FREQUENCY RESPONSE (1MHz)

## Typical Performance Curves (Continued)



FIGURE 13. MIDSCALE GLITCH, CODE 7Fh TO 80h

## Pin Description

## Potentiometer Pins

## RH AND RL

The high ( RH ) and low ( RL ) terminals of the ISL22414 are equivalent to the fixed terminals of a mechanical potentiometer. RH and RL are referenced to the relative position of the wiper and not the voltage potential on the terminals. With WR set to 255 decimal, the wiper will be closest to RH, and with the WR set to 0 , the wiper is closest to RL.

## RW

RW is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WR register.

## Bus Interface Pins

## SERIAL CLOCK (SCK)

This is the serial clock input of the SPI serial interface.

## SERIAL DATA OUTPUT (SDO)

The SDO is a serial data output pin. During a read cycle, the data bits are shifted out on the falling edge of the serial clock SCK and will be available to the master on the following rising edge of SCK.

The output type is configured through ACR[1] bit for Push- Pull or Open Drain operation. Default setting for this pin is PushPull. An external pull up resistor is required for Open Drain output operation. Note, the external pull up voltage not allowed beyond VCC.

## SERIAL DATA INPUT (SDI)

The SDI is the serial data input pin for the SPI interface. It receives device address, operation code, wiper address and data from the SPI remote host device. The data bits are shifted in at the rising edge of the serial clock SCK, while the $\overline{\mathrm{CS}}$ input is low.


FIGURE 14. LARGE SIGNAL SETTLING TIME

## CHIP SELECT ( $\overline{\mathbf{C S}}$ )

$\overline{\mathrm{CS}}$ LOW enables the ISL22414, placing it in the active power mode. A HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation after power up. When $\overline{\mathrm{CS}}$ is HIGH, the ISL22414 is deselected and the SDO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.

## Principles of Operation

The ISL22414 is an integrated circuit incorporating one DCP with its associated registers, non-volatile memory and the SPI serial interface providing direct communication between host and potentiometer and memory. The resistor array is comprised of individual resistors connected in a series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVR will be maintained in the non-volatile memory. When power is restored, the content of the IVR is recalled and loaded into the WR to set the wiper to the initial position.

## DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). When the WR of a DCP contains all zeroes $(W R[7: 0]=00 h)$, its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR register of a DCP contains all ones (WR[7:0]= FFh), its wiper terminal (RW) is
closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (0) to all ones (255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.

While the ISL22414 is being powered up, the WR is reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH. After the power supply voltage becomes large enough for reliable non-volatile memory reading, the WR will be reloaded with the value stored in a non-volatile Initial Value Register (IVR).

The WR and IVR can be read or written to directly using the SPI serial interface as described in the following sections.

## Memory Description

The ISL22414 contains one non-volatile 8-bit Initial Value Register (IVR), fourteen non-volatile 8-bit General Purpose (GP) registers, volatile 8-bit Wiper Register (WR), and volatile 8 -bit Access Control Register (ACR). The memory map of ISL22414 is in Table 1.

TABLE 1. MEMORY MAP

| ADDRESS <br> (hex) | NON-VOLATILE | VOLATILE |
| :---: | :---: | :---: |
| 10 | N/A Reserved |  |
| F |  |  |
| E | General Purpose | N/A |
| D | General Purpose | N/A |
| C | General Purpose | N/A |
| B | General Purpose | N/A |
| A | General Purpose | N/A |
| 9 | General Purpose | N/A |
| 8 | General Purpose | N/A |
| 7 | General Purpose | N/A |
| 6 | General Purpose | N/A |
| 5 | General Purpose | N/A |
| 4 | General Purpose | N/A |
| 3 | General Purpose | N/A |
| 2 | General Purpose | N/A |
| 1 | General Purpose | N/A |
| 0 | IVR | WR |

The non-volatile register (IVR) at address 0, contains initial wiper position and volatile register (WR) contains current wiper position.

The register at address 0Fh is a read-only reserved register. Information read from this register should be ignored.

The non-volatile IVR and volatile WR registers are accessible with the same address.

The Access Control Register (ACR) contains information and control bits described below in Table 2.

The VOL bit (ACR[7]) determines whether the access to wiper registers WR or initial value registers IVR.

TABLE 2. ACCESS CONTROL REGISTER (ACR)

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | VOL | $\overline{\text { SHDN }}$ | WIP | 0 | 0 | 0 | SDO | 0 |

If VOL bit is 0 , the non-volatile IVR register is accessible. If VOL bit is 1 , only the volatile WR is accessible. Note, value is written to IVR register also is written to the WR. The default value of this bit is 0 .
The $\overline{\mathrm{SHDN}}$ bit (ACR[6]) disables or enables Shutdown mode. When this bit is 0, DCP is in Shutdown mode, i.e. DCP is forced to end-to-end open circuit and RW is shorted to RL as shown on Figure 15. Default value of $\overline{\mathrm{SHDN}}$ bit is 1 .


FIGURE 15. DCP CONNECTION IN SHUTDOWN MODE
Setting $\overline{\text { SHDN }}$ bit to 1 is returned wiper to prior to Shutdown Mode position.

The WIP bit (ACR[5]) is a read-only bit. It indicates that nonvolatile write operation is in progress. The WIP bit can be read repeatedly after a non-volatile write to determine if the write has been completed. It is impossible to write or read to the WR or ACR while WIP bit is 1 .

The SDO bit (ACR[1]) configures type of SDO output pin. The default value of SDO bit is 0 for Push - Pull output. SDO pin can be configured as Open Drain output for some application. In this case, an external pull up resistor is required. See "Applications Information" on page 14.

## SPI Serial Interface

The ISL22414 supports an SPI serial protocol, mode 0. The device is accessed via the SDI input and SDO output with data clocked in on the rising edge of SCK, and clocked out on the falling edge of SCK. $\overline{\mathrm{CS}}$ must be LOW during communication with the ISL22414. SCK and $\overline{\mathrm{CS}}$ lines are controlled by the host or master. The ISL22414 operates only as a slave device.
All communication over the SPI interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

The SPI protocol contains Instruction Byte followed by one or more Data Bytes. A valid Instruction Byte contains instruction as the three MSBs, with the following five register address bits (see Table 3).

The next byte sent to the ISL22414 is the Data Byte.
TABLE 3. INSTRUCTION BYTE FORMAT

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I 2 | I 1 | IO | R 4 | R 3 | R 2 | R 1 | R 0 |

Table 4 contains a valid instruction set for ISL22414.
There are only sixteen register addresses possible for this $D C P$. If the [ $R 4: R 0]$ bits are zero, then the read or write is to either the IVR or the WR register (depends of VOL bit at ACR). If the $[R 4: R 0]$ are 10000, then the operation is on the ACR.

## Write Operation

A Write operation to the ISL22414 is a two or more bytes operation. It requires first, the $\overline{\mathrm{CS}}$ transition from HIGH to LOW. Then host send a valid Instruction Byte, followed by one or
more Data Bytes to SDI pin. The host terminates the write operation by pulling the $\overline{\mathrm{CS}}$ pin from LOW to HIGH. Instruction is executed on rising edge of $\overline{\mathrm{CS}}$. For a write to address 0 , the MSB of the byte at address 10h (ACR[7]) determines if the Data Byte is to be written to volatile or both volatile and nonvolatile registers. Refer to "Memory Description" and Figure 16. Note, the internal non-volatile write cycle starts with the rising edge of $\overline{C S}$ and requires up to 20 ms . During non-volatile write cycle the read operation to ACR register is allowed to check WIP bit.

## Read Operation

A Read operation to the ISL22414 is a four byte operation. It requires first, the $\overline{\mathrm{CS}}$ transition from HIGH to LOW. Then host send a valid Instruction Byte, followed by "dummy" Data Byte, NOP Instruction Byte and another "dummy" Data Byte to SDI pin. The SPI host receives the Instruction Byte (instruction code + register address) and requested Data Byte from SDO pin on the rising edge of SCK during third and fourth bytes respectively. The host terminates the read operation by pulling the $\overline{\mathrm{CS}}$ pin from LOW to HIGH (see Figure 17). Reading from the IVR will not change the WR, if its contents are different.

TABLE 4. INSTRUCTION SET

| INSTRUCTION SET |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathbf{I 2}$ | $\mathbf{I 1}$ | $\mathbf{1 0}$ | R4 | R3 | R2 | R1 | R0 |  |
| 0 | 0 | 0 | $X$ | $X$ | $X$ | $X$ | $X$ | NOP |
| 0 | 0 | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | ACR READ |
| 0 | 1 | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | ACR WRITE |
| 1 | 0 | 0 | $R 4$ | $R 3$ | $R 2$ | $R 1$ | $R 0$ | WR, IVR, GP or ACR READ |
| 1 | 1 | 0 | $R 4$ | $R 3$ | $R 2$ | $R 1$ | $R 0$ | WR, IVR, GP or ACR WRITE |

where X means "do not care"


FIGURE 16. TWO BYTE WRITE SEQUENCE


FIGURE 17. FOUR BYTE READ SEQUENCE

## Applications Information

## Communicating with ISL22414

Communication with ISL22414 proceeds using SPI interface through the ACR (address 10000b), IVR (address 00000b), WR (addresses 00000b) and General Purpose registers (addresses from 00001b to 01110b).

The wiper of the potentiometer is controlled by the WR register. Writes and reads can be made directly to these register to control and monitor the wiper position without any non-volatile memory changes. This is done by setting MSB bit at address 10000b to 1 (ACR[7] = 1).

The non-volatile IVR stores the power up position of the wiper. IVR is accessible when MSB bit at address 10000 b is set to 0 $(A C R[7]=0)$. Writing a new value to the IVR register will set a new power up position for the wiper. Also, writing to this register will load the same value into the corresponding WR as the IVR. Reading from the IVR will not change the WR, if its contents are different.

## Daisy Chain Configuration

When application needs more then one ISL22414, it can communicate with all of them without additional $\overline{\mathrm{CS}}$ lines by daisy chaining the DCPs as shown on Figure 18. In Daisy Chain configuration the SDO pin of previous chip is connected to SDI pin of the following chip, and each $\overline{\mathrm{CS}}$ and SCK pins are connected to the corresponding microcontroller pins in parallel, like regular SPI interface implementation. The Daisy Chain configuration can also be used for simultaneous setting of multiple DCPs. Note, the number of daisy chained DCPs is limited only by the driving capabilities of SCK and $\overline{\mathrm{CS}}$ pins of microcontroller; for larger number of SPI devices buffering of SCK and $\overline{\mathrm{CS}}$ lines is required.

## Daisy Chain Write Operation

The write operation starts by HIGH to LOW transition on $\overline{\mathrm{CS}}$ line, followed by N number of two bytes write instructions on SDI line with reversed chain access sequence: the instruction byte + data byte for the last DCP in chain is going first, as shown on Figure 19, where N is a number of DCPs in chain. The serial data is going through DCPs from DCP0 to DCP( $\mathrm{N}-1$ )
as follow: DCP0 --> DCP1 --> DCP2 --> ... --> DCP(N-1). The write instruction is executed on the rising edge of $\overline{\mathrm{CS}}$ for all N DCPs simultaneously.

## Daisy Chain Read Operation

The read operation consists two parts: first, send read instructions ( N two bytes operation) with valid address; second, read the requested data while sending NOP instructions ( N two bytes operation) as shown on Figure 20, and Figure 21.

The first part starts by HIGH to LOW transition on $\overline{\mathrm{CS}}$ line, followed by N two bytes read instruction on SDI line with reversed chain access sequence: the instruction byte + dummy data byte for the last DCP in chain is going first, followed by LOW to HIGH transition on $\overline{\mathrm{CS}}$ line. The read instructions are executed during second part of read sequence. It also starts by HIGH to LOW transition on $\overline{\mathrm{CS}}$ line, followed by N number of two bytes NOP instructions on SDI line and LOW to HIGH transition of $\overline{\mathrm{CS}}$. The data is read on every even byte during second part of read sequence while every odd byte contains instruction code + address from which the data is being read.

## Wiper Transition

When stepping up through each tap in voltage divider mode, some tap transition points can result in noticeable voltage transients, or overshoot/undershoot, resulting from the sudden transition from a very low impedance "make" to a much higher impedance "break within an extremely short period of time (<50ns). Two such code transitions are EFh to FOh, and OFh to 10h. Note, that all switching transients will settle well within the settling time as stated in the datasheet. A small capacitor can be added externally to reduce the amplitude of these voltage transients, but that will also reduce the useful bandwidth of the circuit, thus may not be a good solution for some applications. It may be a good idea, in that case, to use fast amplifiers in a signal chain for fast recovery.


FIGURE 18. DAISY CHAIN CONFIGURATION


FIGURE 19. DAISY CHAIN WRITE SEQUENCE OF $\mathbf{N}=3$ DCP


FIGURE 20. TWO BYTE OPERATION


FIGURE 21. DAISY CHAIN READ SEQUENCE OF $\mathbf{N}=3 \mathrm{DCP}$

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| September 21, 2015 | FN6424 | Added Rev History beginning with Rev 2 <br> Added About Intersil Verbiage <br> Updated Ordering Information on page 2 <br> Updated POD M8.118 to most current version. Revision change is as follows: <br> Updated to new POD template. Added land pattern |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2007-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M10.118

10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE
Rev 1, 4/12


TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to JEDEC MO-187-BA and AMSEY14.5m-1994.
3. Plastic or metal protrusions of 0.15 mm max per side are not included.
4. Plastic interlead protrusions of $\mathbf{0 . 1 5 m m}$ max per side are not included.
5. Dimensions are measured at Datum Plane "H".
6. Dimensions in () are for reference only.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G CAT5112VI-50-GT3 X9C103S ISL22346WMVEP MAX5438EUB+T MAX5430BEKA+T MAX5430AEKA+T DS3930E+T\&R MAX5395NATA+T MAX5394MATA+T MAX5386NATE+T CAT5110TBI-50GT3 CAT5113ZI50 DS1801S+T\&R MAX5387NAUD+T CAT5112ZI-50-GT3 MAX5483EUD+T DS3501U+H MAX5437EUD+T CAT5137SDI-10GT3 CAT5111YI-10-GT3 MAX5434NEZT+T DS1809Z-010+C AD5144TRUZ10-EP MCP4451502E/ST MCP45HV31-503E/ST CAT5132ZI-50-GT3 MCP4251-503EML MCP4252-103EMF MCP4352-104EST MCP4452-103EST MCP4541T-104E/MS MCP4551T-103E/MS MCP4562T-103EMF MCP4562T-103EMS MCP4562T-503EMF MCP4631-502E/ST MCP4631T-103EST MCP4641-502E/ST MCP4651T-103E/ML MCP4651T-503E/ML MCP4652T-103EMF MCP4661T-503EML MCP4012T-202ECH MCP4023T-503ECH MCP4162-103E/SN MCP4331-502E/ST

