The ISL28190 and ISL28290 are tiny single and dual ultra-low noise, ultra-low distortion operational amplifiers. Fully specified to operated down to +3 V single supply. These amplifiers have outputs that swing rail-to-rail, and an input common mode voltage that extends below ground (ground sensing).

The ISL28190 and ISL28290 are unity gain stable with an input referred voltage noise of $1 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$. Both parts feature $0.00017 \%$ THD+N @ 1kHz.

The ISL28190 is available in the space-saving 6 Ld UTDFN ( $1.6 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) and 6 Ld SOT-23 packages. The ISL28290 is available in the 10 Ld UTQFN ( $1.8 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ ), 10 Ld MSOP and 8 LD SOIC packages. All devices are guaranteed over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Features

- $1 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ input voltage noise
- 1 kHz THD+N typical $0.00017 \%$ at $2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \mathrm{V}_{\text {OUT }}$
- Harmonic Distortion -87dBc, $-90 \mathrm{dBc}, \mathrm{f}_{\mathrm{o}}=1 \mathrm{MHz}$
- $170 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth
- $50 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- $700 \mu \mathrm{~V}$ maximum offset voltage
- $10 \mu \mathrm{~A}$ typical input bias current
- 103dB typical CMRR
- 3 V to 5.5 V single supply voltage range
- Rail-to-rail output
- Ground sensing
- Enable pin (not available in the 8 Ld SOIC package option)
- Pb-free (RoHS compliant)


## Applications

- Low noise signal processing
- Low noise microphones/preamplifiers
- ADC buffers
- DAC output amplifiers
- Digital scales
- Strain gauges/sensor amplifiers
- Radio systems
- Portable equipment
- Infrared detectors


## Ordering Information

| PART NUMBER <br> (Note 5) | PART <br> MARKING | PACKAGE <br> (RoHS Compliant) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL28190FHZ-T7 (Notes 1, 2) <br> (No longer available or supported) | GABH <br> (Note 4) | 6 Ld SOT-23 | P6.064A |
| ISL28190FRUZ-T7 (Notes 1, 3) <br> (No longer available or supported) | M7 | 6 Ld UTDFN | L6.1.6x1.6A |
| ISL28290FUZ (Note 2) | $8290 Z$ | 10 Ld MSOP | M10.118A |
| ISL28290FUZ-T7 (Note 1) | $8290 Z$ | 10 Ld MSOP | M10.118A |
| ISL28290FRUZ-T7 (Notes 1, 3) | E | 10 Ld UTQFN | L10.1.8x1.4A |
| ISL28290FBZ (Note 2) | 28290 FBZ | 8 Ld SOIC | M8.15E |
| ISL28290FBZ-T7 (Note 1) | 28290 FBZ | 8 Ld SOIC | M8.15E |
| ISL28190EVAL1Z (No longer available or supported) | Evaluation Board |  |  |
| ISL28290EVAL1Z | Evaluation Board |  |  |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. The part marking is located on the bottom of the part.
5. For Moisture Sensitivity Level (MSL), please see device information page for ISL28190, ISL28290. For more information on MSL please see tech brief TB363.

## Pin Configurations



ISL28190
(6 LD SOT-23)
(6 LD 1.6x1.6x0.5 UTDFN)
TOP VIEW


## Pin Configurations



## Pin Descriptions

| $\begin{aligned} & \text { ISL28190 } \\ & \text { (6 Ld SOT-23) } \end{aligned}$ | $\begin{aligned} & \text { ISL28190 } \\ & \text { (6 Ld UTDFN) } \end{aligned}$ | $\begin{aligned} & \text { ISL28290 } \\ & \text { (10 Ld MSOP) } \end{aligned}$ | $\begin{gathered} \text { ISL28290 } \\ \text { (10 Ld UTQFN) } \end{gathered}$ | ISL28290 <br> (8 Ld SOIC) | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 2 | $\begin{aligned} & 2(A) \\ & 8 \text { (B) } \end{aligned}$ | $\begin{aligned} & 1 \text { (A) } \\ & 7 \text { (B) } \end{aligned}$ | $\begin{aligned} & 2(A) \\ & 6 \text { (B) } \end{aligned}$ | $\begin{gathered} \text { IN- } \\ \text { IN-_A } \\ \text { IN-_B } \end{gathered}$ | Inverting input |  |
| 3 | 3 | $\begin{aligned} & 3(A) \\ & 7 \text { (B) } \end{aligned}$ | $\begin{aligned} & 2(A) \\ & 6 \text { (B) } \end{aligned}$ | $\begin{aligned} & 3 \text { (A) } \\ & 5 \text { (B) } \end{aligned}$ | $\begin{gathered} \text { IN+ } \\ \text { IN+_A } \\ \text { IN+_B } \end{gathered}$ | Non-inverting input | (See Circuit 1) |
| 2 | 4 | 4 | 3 | 4 | V- | Negative supply |  |
| 1 | 1 | $\begin{aligned} & 1(A) \\ & 9 \text { (B) } \end{aligned}$ | $\begin{gathered} 10(A) \\ 8(B) \end{gathered}$ | $\begin{aligned} & 1(A) \\ & 7 \text { (B) } \end{aligned}$ | $\begin{aligned} & \text { OUT } \\ & \text { OUT_A } \\ & \text { OUT_B } \end{aligned}$ | Output |  |
| 6 | 6 | 10 | 9 | 8 | V+ | Positive supply |  |
| 5 | 5 | $\begin{aligned} & 5(A) \\ & 6(B) \end{aligned}$ | $\begin{aligned} & 4(A) \\ & 5 \text { (B) } \end{aligned}$ | N/A | $\begin{gathered} \overline{\mathrm{EN}} \\ \overline{E N} \_A \\ \overline{E N} \_B \end{gathered}$ | Enable BAR pin internal pull-down; Logic "1" selects the disabled state; Logic "0" selects the enabled state. | Circuit 3 |


| Absolute Maximum Ratings ( $\mathrm{T}_{\mathbf{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage | 5.5V |
| Supply Turn On Voltage Slew Rate | 1V/ $\mu \mathrm{s}$ |
| Differential Input Current | 5mA |
| Differential Input Voltage | . 0.5 V |
| Input Voltage. | $\mathrm{V}--0.5 \mathrm{~V}$ to V++0.5V |
| ESD Tolerance |  |
| Human Body Model | 3kV |
| Machine Model . | 300 V |
| Charged Device Model. | 1200V |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 6 Ld SOT-23 Package (Notes 6, 9) $\ldots \ldots$. | 170 | 105 |
| 6 Ld UTDFN Package (Notes 7, 8) $\ldots \ldots \ldots$ | 125 | 80 |
| 8 Ld SOIC Package (Notes 6, 9) $\ldots \ldots \ldots$ | 110 | 82 |
| 10 Ld MSOP Package (Notes 6, 9) $\ldots \ldots$. | 175 | 90 |
| 10 Ld UTQFN Package (Notes 6, 9) $\ldots \ldots$. | 190 | 140 |

Ambient Operating Temperature Range . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
6. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
7. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
8. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
9. For $\theta_{\mathrm{Jc}}$, the "case temp" location is taken at the package top center.

Electrical Specifications $V+=5.0 \mathrm{~V}, \mathrm{~V}-=G N D, R_{L}=0$ pen, $R_{F}=1 \mathrm{k} \Omega, A_{V}=-1$ unless otherwise specified. Parameters are per amplifier. Typical values are at $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, temperature data established by characterization.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 10) | TYP | MAX <br> (Note 10) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | -1100 | 240 | 700 | $\mu \mathrm{V}$ |
|  |  |  |  |  | 900 |  |
| $\frac{\Delta \mathrm{V}_{\mathrm{OS}}}{\Delta \mathrm{~T}}$ | Input Offset Drift vs Temperature | See Figure 21 |  | 1.9 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| ${ }_{10}$ | Input Offset Current |  |  | 40 | 500 | nA |
|  |  |  |  |  | 900 |  |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 10 | 16 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 18 |  |
| $\mathrm{V}_{\mathrm{CM}}$ | Common-Mode Voltage Range |  | 0 |  | 3.8 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 3.8 V | 78 | 103 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ to 5 V | 74 | 80 |  | dB |
| Avol | Large Signal Voltage Gain | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 94 | 102 |  | dB |
|  |  |  | 90 |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | Output low, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 20 | 50 | mV |
|  |  |  |  |  | 80 |  |
|  |  | Output high, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}+=5 \mathrm{~V}$ | 4.95 | 4.97 |  | V |
|  |  |  | 4.92 |  |  |  |
| $\mathrm{I}_{\mathrm{S}, \mathrm{ON}}$ | Supply Current per Channel, Enabled |  |  | 8.5 | 11 | mA |
|  |  |  |  |  | 13 |  |
| IS,OFF | Supply Current, Disabled |  |  | 26 | 35 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 52 |  |
| $\mathrm{I}^{+}$ | Short-Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 95 | 144 |  | mA |
|  |  |  | 90 |  |  |  |

Electrical Specifications $\quad V+=5.0 \mathrm{~V}, \mathrm{~V}=\mathrm{GND}, \mathrm{R}_{\mathrm{L}}=\mathrm{O}$ pen, $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{A}_{\mathrm{V}}=-1$ unless otherwise specified. Parameters are per amplifier. Typical values are at $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, temperature data established by characterization. (Continued)


## AC SPECIFICATIONS

| GBW | -3dB Unity Gain Bandwidth | $\mathrm{R}_{\mathrm{F}}=0 \Omega \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, A_{V}=1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 170 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| THD+N | Total Harmonic Distortion + Noise | $f=1 \mathrm{kHz}, \mathrm{VOUT}+2 \mathrm{~V}_{P-P}, A_{V}=+1, R_{L}=10 \mathrm{k} \Omega$ |  | $\begin{gathered} 0.000 \\ 17 \end{gathered}$ | \% |
| $\begin{aligned} & \mathrm{HD} \\ & (1 \mathrm{MHz}) \end{aligned}$ | 2nd Harmonic Distortion | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, A_{V}=1$ |  | -87 | dBc |
|  | 3rd Harmonic Distortion |  |  | -90 | dBc |
| ISO | Off-state Isolation $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}$ | $\begin{aligned} & A_{V}=+1 ; V_{I N}=100 m V_{P-P} ; R_{F}=0 \Omega, C_{L}=20 p F \\ & A_{V}=1, R_{L}=10 k \Omega \end{aligned}$ |  | -38 | dB |
| X-TALK ISL28290 | Channel-to-Channel Crosstalk $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} ; \mathrm{A}_{\mathrm{V}}=+1 ; \mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},}, \mathrm{R}_{\mathrm{F}}=0 \Omega \\ & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, A_{\mathrm{V}}=1, R_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | -105 | dB |
| PSRR | Power Supply Rejection Ratio $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} ; \mathrm{A}_{\mathrm{V}}=+1 ; \mathrm{V}_{\text {SOURCE }}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{F}}=0 \Omega \\ & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{~A}_{\mathrm{V}}=1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | -70 | dB |
| CMRR | Common Mode Rejection Ratio $\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} ; \mathrm{A}_{\mathrm{V}}=+1 ; \mathrm{V}_{\mathrm{CM}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{R}_{\mathrm{F}}=0 \Omega \\ & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{~A}_{\mathrm{V}}=1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | -65 | dB |
| $e_{n}$ | Input Referred Voltage Noise | $\mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}$ |  | 1 | $\begin{gathered} \mathrm{nV} / \sqrt{ } \mathrm{H} \\ \mathrm{z} \end{gathered}$ |
| $\mathrm{i}_{\mathrm{n}}$ | Input Referred Current Noise | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}$ |  | 2.1 | $\begin{gathered} \mathrm{pA} / \sqrt{ } \mathrm{H} \\ \mathrm{z} \end{gathered}$ |
| TRANSIENT RESPONSE |  |  |  |  |  |
| SR | Slew Rate |  | 30 | 50 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  |  | 25 |  |  |
| $\mathrm{t}_{\text {pd }}$ | Propagation Delay $10 \%$ VIN $-10 \%$ V OUT | $A_{V}=1, V_{\text {OUT }}=100 \mathrm{mV} \mathrm{P}_{\mathrm{P}, \mathrm{P}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF}}$ |  | 1.0 | ns |
| $t_{r}, t_{f}$, Small Signal | Rise Time, $\mathrm{t}_{\mathrm{r}} \mathbf{1 0 \%}$ to $90 \%$ | $A_{V}=+1, \mathrm{~V}_{\text {OUT }}=0.1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF}$ |  | 3.3 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} \mathbf{1 0 \%}$ to 90\% |  |  | 6.3 | ns |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ Large Signal | Rise Time, $\mathrm{t}_{\mathrm{r}} \mathbf{1 0 \%}$ to 90\% | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{G}}=499 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ |  | 44 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} \mathbf{1 0 \%}$ to $90 \%$ |  |  | 51 | ns |
|  | Rise Time, $\mathrm{t}_{\mathrm{r}} \mathbf{1 0 \%}$ to 90\% | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\mathrm{OUT}}=4.7 \mathrm{~V}_{\mathrm{P}-\mathrm{P},}, \mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{G}}=499 \Omega, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ |  | 190 | ns |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} \mathbf{1 0 \%}$ to 90\% |  |  | 187 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time to $0.1 \%$ $90 \% \mathrm{~V}_{\text {OUT }}$ to $0.1 \% \mathrm{~V}_{\text {OUT }}$ | $A_{V}=1, V_{\text {OUT }}=1 V_{P-P}, R_{F}=0 \Omega, C_{L}=1.2 p F$ |  | 45 | ns |
| $\mathrm{t}_{\mathrm{EN}}$ | ENABLE to Output Turn-on Delay Time; 10\% EN - 10\% V | $A_{V}=1, \mathrm{~V}_{\text {OUT }}=1 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF}$ |  | 330 | ns |
|  | ENABLE to Output Turn-off Delay Time; 10\% $\overline{\mathrm{EN}}$ - 10\% V $\mathrm{V}_{\text {OUT }}$ | $A_{V}=1, V_{\text {OUT }}=0 V D C, R_{L}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF}$ |  | 50 | ns |

## NOTE:

10. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Typical Performance Curves



FIGURE 1. GAIN vs FREQUENCY FOR VARIOUS R LOAD


FIGURE 3. -3dB BANDWIDTH vs $\mathrm{V}_{\text {OUt }}$


FIGURE 5. INPUT IMPEDANCE vs FREQUENCY


FIGURE 2. GAIN vs FREQUENCY FOR VARIOUS CLIOAD


FIGURE 4. FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 6. DISABLED OUTPUT IMPEDANCE vs FREQUENCY

## Typical Performance Curves (continuad)



FIGURE 7. ENABLED OUTPUT IMPEDANCE vs FREQUENCY


FIGURE 9. PSRR vs FREQUENCY


FIGURE 11. CHANNEL-TO-CHANNEL CROSSTALK vs FREQUENCY


FIGURE 8. CMRR vs FREQUENCY


FIGURE 10. OFF ISOLATION vs FREQUENCY


FIGURE 12. THD+N vs FREQUENCY

## Typical Performance Curves (contruad)



FIGURE 13. THD+N @ 1kHz vs $V_{\text {OUT }}$


FIGURE 15. INPUT REFERRED NOISE CURRENT vs FREQUENCY


FIGURE 17. SMALL SIGNAL STEP RESPONSE


FIGURE 14. INPUT REFERRED NOISE VOLTAGE vs FREQUENCY


FIGURE 16. ENABLE/DISABLE TIMING


FIGURE 18. LARGE SIGNAL (1V) STEP RESPONSE

## Typical Performance Curves (contruad)



FIGURE 19. LARGE SIGNAL (4.7V) STEP RESPONSE


FIGURE 21. $\mathrm{V}_{\text {OS }} \mathrm{vS}$ TEMPERATURE $\mathrm{V}_{\mathrm{S}}=\mathbf{\pm 2 . 5 \mathrm { V }}$


FIGURE 23. $I_{\text {BIAS- }}$ vs TEMPERATURE $V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 20. SUPPLY CURRENT vs TEMPERATURE,
$\mathbf{V}_{\mathbf{S}}= \pm \mathbf{2 . 5} \mathrm{V}$ ENABLED, $\mathrm{R}_{\mathrm{L}}=$ INF


FIGURE 22. $\mathrm{I}_{\text {BIAS }}$ vs TEMPERATURE $\mathrm{V}_{\mathbf{S}}=\mathbf{\pm 2 . 5 V}$


FIGURE 24. $I_{10}$ vs TEMPERATURE $V_{S}= \pm 2.5 \mathrm{~V}$

## Typical Performance Curves (continuad) $^{\text {a }}$



FIGURE 25. CMRR vs TEMPERATURE, VCM = 3.8V,
$V_{S}= \pm 2.5 \mathrm{~V}$


FIGURE 27. POSITIVE $\mathrm{V}_{\text {OUT }}$ vs TEMPERATURE $R_{L}=\mathbf{1 k}, \mathbf{V}_{\mathbf{S}}=\mathbf{\pm 2 . 5} \mathrm{V}$


FIGURE 26. PSRR vs TEMPERATURE $\pm 1.5 \mathrm{~V}$ TO $\pm 2.5 \mathrm{~V}$


FIGURE 28. NEGATIVE $\mathbf{V}_{\text {OUT }}$ vs TEMPERATURE $R_{L}=\mathbf{1 k}, \mathbf{V}_{\mathbf{S}}=\mathbf{\pm 2 . 5 V}$


FIGURE 29. INPUT COMMON MODE VOLTAGE vs TEMPERATURE

## Applications Information

## Product Description

The ISL28190 and ISL28290 are voltage feedback operational amplifiers designed for communication and imaging applications requiring low distortion, very low voltage and current noise. Both parts feature high bandwidth while drawing moderately low supply current. The ISL28190 and ISL28290 use a classical voltage-feedback topology, which allows them to be used in a variety of applications where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier.

## Enable/Power-Down

The ISL28190 and ISL28290 amplifiers are disabled by applying a voltage greater than 2 V to the $\overline{\mathrm{EN}}$ pin, with respect to the V - pin. In this condition, the output(s) will be in a high impedance state and the amplifier(s) current will be reduced to $13 \mu \mathrm{~A} / \mathrm{Amp}$. By disabling the part, multiple parts can be connected together as a MUX. The outputs are tied together in parallel and a channel can be selected by the $\overline{\mathrm{EN}}$ pin. The $\overline{\mathrm{EN}}$ pin also has an internal pull-down. If left open, the $\overline{\mathrm{EN}}$ pin will pull to the negative rail and the device will be enabled by default.

## Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. Both parts have additional back-to-back diodes across the input terminals (as shown in Figure 30). In pulse applications where the input Slew Rate exceeds the Slew Rate of the amplifier, the possibility exists for the input protection diodes to become forward biased. This can cause excessive input current and distortion at the outputs. If overdriving the inputs is necessary, the external input current must never exceed 5mA. An external series resistor may be used to limit the current, as shown in Figure 30.


FIGURE 30. LIMITING THE INPUT CURRENT TO LESS THAN 5mA

## Using Only One Channel

The ISL28290 is a Dual channel op amp. If the application only requires one channel when using the ISL28290, the user must configure the unused channel to prevent it from oscillating. Oscillation can occur if the input and output pins are floating. This will result in higher than expected supply currents and possible noise injection into the channel being used. The proper way to prevent this oscillation is to short the output to the negative input and ground the positive input (as shown in Figure 31).


FIGURE 31. PREVENTING OSCILLATIONS IN UNUSED CHANNELS

## Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.01 \mu \mathrm{~F}$ capacitor has been shown to work well when placed at each supply pin.

For good AC performance, parasitic capacitance should be kept to a minimum, especially at the inverting input. When ground plane construction is used, it should be removed from the area near the inverting input to minimize any stray capacitance at that node. Carbon or Metal-Film resistors are acceptable with the Metal-Film resistors giving slightly less peaking and bandwidth because of additional series inductance. Use of sockets, particularly for the SO package, should be avoided if possible. Sockets add parasitic inductance and capacitance, which will result in additional peaking and overshoot.

## Current Limiting

The ISL28190 and ISL28290 have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device. This is why output short circuit current is specified and tested with $\mathrm{R}_{\mathrm{L}}=10 \Omega$.

## Power Dissipation

It is possible to exceed the $+125^{\circ} \mathrm{C}$ maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature ( $\mathrm{T}_{\mathrm{JMAX}}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related as follows:
$T_{\text {JMAX }}=T_{M A X}+\left(\theta_{J A} \times P D_{\text {MAXTOTAL }}\right)$
where:

- PDMAXTOTAL is the sum of the maximum power dissipation of each amplifier in the package ( $\mathrm{PD}_{\mathrm{MAX}}$ )
- PD $_{\text {MAX }}$ for each amplifier can be calculated as follows:
$P D_{\text {MAX }}=2^{*} \mathrm{~V}_{\mathrm{S}} \times I_{\text {SMAX }}+\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\text {OUTMAX }}\right) \times \frac{\mathrm{V}_{\text {OUTMAX }}}{R_{\mathrm{L}}}$
(EQ. 2)
where $\mathrm{T}_{\text {MAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- PD $_{\text {MAX }}=$ Maximum power dissipation of 1 amplifier
- $\mathrm{V}_{\mathrm{S}}=$ Supply voltage
- $I_{\text {MAX }}=$ Maximum supply current of 1 amplifier
- $\mathrm{V}_{\text {OUTMAX }}=$ Maximum output voltage swing of the application
- $\mathrm{R}_{\mathrm{L}}=$ Load resistance


## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| September 8, 2015 | FN6247.11 | Updated Ordering Information Table on page 2. stamped ISL28190 pin configurations |
| July 22, 2014 | FN6247.10 | page 5 - Updated Thermal Information table. <br> Updated location of note references. <br> Updated POD L10.1.8x1.4A : Bottom view- added chamfer dimension C0.10. <br> Land pattern - removed the chamfer lead footprint, added footprint tip to tip dimension ( 2.20 \& 1.80). Added SOIC package for ISL28290 to description on page 1. |
| January 18, 2012 | FN6247.9 | "Ordering Information" on page 2: <br> Added Eval Board ISL28190EVAL1Z <br> ISL28190FHZ-T7 - Pkg. Dwg. \# changed from MDP0038 TO P6.064A <br> ISL28290FUZ - Pkg. Dwg. \# changed from MDP0043 to M10.118A <br> ISL28290FBZ - Pkg. Dwg. \# changed from MDP0027 to M8.15E <br> Changed $\mu$ TDFN and TQFN to ultra matching package outline drawing descriptions <br> Added MSL Note 5 and SOT-23 Note 4 <br> "Thermal Information" on page 5: <br> 10 Ld UTQFN $\theta_{\text {JA }}$ changed from " 180 " to " 143 " <br> 8 LD SOIC $\theta_{\mathrm{JA}}$ changed from " 125 " to " 110 " <br> "Electrical Specifications" table change on page 6: <br> Updated note in Min Max column of spec tables from "Parameters with MIN and/or MAX limits are 100\% tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested." to "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." <br> "Typical Performance Curves" change on page 11: <br> Added Figure 29 "INPUT COMMON MODE VOLTAGE vs TEMPERATURE" <br> Updated Package Outline Drawings: <br> Page 15 - MDP0038 to P6.064A - chgd from multiple pkgs to individual no dimension changes <br> Page 18 - MDP0027 to M8.15E - chgd from multiple pkgs to individual no dimension changes <br> Page 19 - MDP0043 to M10.118A - chgd from multiple pkgs to individual no dimension changes |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2006-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

P6.064A
6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10


TYPICAL RECOMMENDED LAND PATTERN

## Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)



BOTTOM VIEW


LAND PATTERN 6

L6.1.6x1.6A
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.45 | 0.50 | 0.55 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.127 REF |  |  | - |
| b | 0.15 | 0.20 | 0.25 | - |
| D | 1.55 | 1.60 | 1.65 | 4 |
| D2 | 0.40 | 0.45 | 0.50 | - |
| E | 1.55 | 1.60 | 1.65 | 4 |
| E2 | 0.95 | 1.00 | 1.05 | - |
| e |  | 0.50 BSC |  | - |
| L | 0.25 | 0.30 | 0.35 | - |

Rev. 1 6/06
NOTES:

1. Dimensions are in mm . Angles in degrees.
2. Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall not exceed 0.08 mm .
3. Warpage shall not exceed 0.10 mm .
4. Package length/package width are considered as special characteristics.
5. JEDEC Reference MO-229.
6. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

## Package Outline Drawing

## L10.1.8x1.4A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 6, 8/13


NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$

Lead width dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. JEDEC reference MO-255.

The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## Package Outline Drawing

## M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 0, 08/09


TYPICAL RECOMMENDED LAND PATTERN

## Package Outline Drawing

## M10.118A (JEDEC Mo-187-BA)

10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP)
Rev 0, 9/09

$\underline{\underline{\text { SIDE VIEW } 1}}$


TYPICAL RECOMMENDED LAND PATTERN
NOTES:

1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Plastic or metal protrusions of $\mathbf{0 . 1 5 m m}$ max per side are not included.
4. Plastic interlead protrusions of 0.25 mm max per side are not included.
5. Dimensions "D" and "E1" are measured at Datum Plane "H".
6. This replaces existing drawing \# MDP0043 MSOP10L.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Amplifier IC Development Tools category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
EVAL-ADCMP562BRQZ EVAL-ADCMP565BPZ EVAL-ADCMP566BCPZ EVAL-ADCMP606BKSZ EVAL-ADCMP607BCPZ EVALADM1191EBZ EVAL-HSOPAMP-1CPZ 125932-HMC874LC3C AD8003ACP-EBZ AD8013AR-14-EBZ AD8033AKS-EBZ AD8040AREBZ AD8044AR-EBZ AD8129AR-EBZ AD8225-EVALZ ADA4853-3YRU-EBZ ADA4859-3ACP-EBZ ADA4861-3YR-EBZ ADA4862-3YR-EBZ ADA4950-2YCP-EBZ DEM-OPA-SO-2B OPA653EVM EVAL-ADCMP561BRQZ EVAL-ADM1192EBZ AD744JR-EBZ AD8004AR-EBZ AD8023AR-EBZ AD8030ARJ-EBZ AD8039ART-EBZ AD8040ARU-EBZ AD8054AR-EBZ AD8073JR-EBZ AD813AR-14-EBZ AD8232-EVALZ AD8304-EVALZ AD8335-EVALZ AD8336-EVALZ AD848JR-EBZ ADA4850-2YCP-EBZ ADA4853-2YCP-EBZ ADA4858-3ACP-EBZ ADA4922-1ACP-EBZ ADCMP380-EVALZ ADL5390-EVALZ THS4513EVM THS7347EVM 551600075-001/NOPB 551600083-001/NOPB BUF12840EVM DEM-OPA-SO-2E

