DATASHEET

The ISL28194 is micropower op amps optimized for low-power applications. The part is designed for single-supply operation from 1.8 V to 5.5 V , making it suitable for applications with two 1.5 V alkaline batteries. The ISL28194 consumes typically 330nA of supply current . The part feature rail-to-rail input and output swing (RRIO), allowing for maximum battery usage.

Equipped with a shutdown pin, the part draw typically $2 n \mathrm{~A}$ when off. The combination of small footprint, low power, single supply, and rail-to-rail operation makes it ideally suited for all battery operated device.

## Pinouts

ISL28194
(6 LD SOT-23) TOP VIEW


ISL28194
(6 LD 1.6X1.6X0.5 UTDFN) TOP VIEW


## Features

- Typical Supply Current 330nA
- Ultra-Low Single-Supply Operation Down to +1.8 V
- Rail-to-Rail Input/Output Voltage Range (RRIO)
- Maximum $2 m$ V Offset Voltage
- Maximum 60pA Input Bias Current
- 3.5 kHz Gain Bandwidth Product
- ENABLE Pin Feature
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation
- Pb-Free (RoHS Compliant)


## Applications

- 2-Cell Alkaline Battery-Powered/Portable Systems
- Window Comparators
- Threshold Detectors/Discriminators
- Mobile Communications
- Low Power Sensors


## Ordering Information

| PART <br> NUMBER (Note 1) | PART <br> MARKING | PACKAGE <br> Tape and Reel <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL28194FHZ-T7 (Note 2) | GABK (Note 4) | 6 Ld SOT-23 | P6.064A |
| ISL28194FRUZ-T7 (Note 3) | M3 | 6 Ld $1.6 \times 1.6 \times 0.5$ UTDFN | L6.1.6x1.6A |
| ISL28194EVAL1Z | Evaluation Board |  |  |

NOTES:

1. Please refer to $\overline{\text { TB347 for details on reel specifications. }}$
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD020.
3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
4. The part marking is located on the bottom of the part.

| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{+}, \mathrm{V}_{-}$) | 5.75 V |
| Supply Turn On Voltage Slew Rate | 1V/us |
| Differential Input Current | 5 mA |
| Differential Input Voltage | $\mathrm{V}-\mathrm{-} 0.5 \mathrm{~V}$ to $\mathrm{V}++0.5 \mathrm{~V}$ |
| ESD Rating |  |
| Human Body Model | 3kV |
| Machine Model . | .300V |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty

NOTE:
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.
Boldface limits apply over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\begin{gathered} \hline-2 \\ -2.5 \end{gathered}$ | -0.1 | $\begin{gathered} 2 \\ 2.5 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{OS}}}{\Delta \mathrm{~T}}$ | Input Offset Voltage vs Temperature |  |  | 1.5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\begin{gathered} -60 \\ -100 \end{gathered}$ | 10 | $\begin{gathered} 60 \\ \mathbf{1 0 0} \end{gathered}$ | pA pA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\begin{gathered} -80 \\ -150 \end{gathered}$ | 15 | $\begin{gathered} 80 \\ 150 \end{gathered}$ | pA <br> pA |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage Peak-to-Peak | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |  | 10 |  | $\mu \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
|  | Input Noise Voltage Density | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}$ |  | 265 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input Noise Current Density | $\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}$ |  | 0.7 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| CMIR | Common Mode Input Range | Established by CMRR test | 0 |  | 5 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0.5 \mathrm{~V}$ to 3.5 V | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | 100 |  | dB |
|  |  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 5 V | 55 | 90 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{+}=1.8 \mathrm{~V}$ to 5.5 V | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | 100 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 75 | 115 |  | dB |
| V OUT | Maximum Output Voltage Swing $\mathrm{R}_{\mathrm{L}}$ terminated to $\mathrm{V}_{+} / 2$ | Output low, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ |  | 25 | 40 | mV |
|  |  | Output low, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 50 | 70 | mV |
|  |  | Output high, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 4.96 | 4.975 |  | V |
|  |  | Output high, $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 4.93 | 4.94 |  | V |
| SR | Slew Rate | $\pm 1.5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=2$ |  | 1.2 |  | V/ms |
| GBW | Gain Bandwidth Product | $A_{V}=101 ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 3.5 |  | kHz |
| $I_{\text {S,ON }}$ | Supply Current, Enabled |  |  | 330 | $\begin{aligned} & 450 \\ & 500 \end{aligned}$ | nA |
| IS,OFF | Supply Current, Disabled | $\mathrm{EN}=0.4 \mathrm{~V}$ |  | 2 | $\begin{aligned} & 20 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| $\mathrm{ISC}^{+}$ | Short Circuit Sourcing Capability | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 9 | 11 |  | mA |

Electrical Specifications $\quad \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.
Boldface limits apply over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 6) | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ISC}^{-}$ | Short Circuit Sinking Capability $\mathrm{R}_{\mathrm{L}}$ terminated to $\mathrm{V}+/ 2$ | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 11 | 12 |  | mA |
| $V_{+}$ | Supply Voltage Range |  | 1.8 |  | 5.5 | V |
| ENABLE INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$ | Enable Pin High Level |  | $(\mathrm{V}+) \times(0.8)$ |  |  | V |
| $V_{\text {INL }}$ | Enable Pin Low Level |  |  |  | 0.4 | V |
| IENH | Enable Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ |  | 30 | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | nA |
| IENL | Enable Pin Input Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 30 | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | $n A$ |

NOTE:
6. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Performance Curves $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Unless Otherwise Specified.


FIGURE 1. CLOSE LOOP GAIN vs FREQUENCY


FIGURE 3. PSRR vs FREQUENCY


FIGURE 2. CMRR vs FREQUENCY


FIGURE 4. 0.1 Hz TO 10 Hz INPUT VOLTAGE NOISE

Typical Performance Curves $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Unless Otherwise Specified. (Continued)


FIGURE 5. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 7. SMALL SIGNAL TRANSIENT RESPONSE


FIGURE 9. ENABLE TO OUTPUT DELAY TIME


FIGURE 6. OUTPUT SHORT CIRCUIT CURRENT


FIGURE 8. LARGE SIGNAL TRANSIENT RESPONSE


FIGURE 10. DISABLE TO OUTPUT DELAY TIME

Typical Performance Curves $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Unless Otherwise Specified. (Continued)


FIGURE 11. ENABLE THRESHOLD VOLTAGE vs SUPPLY Voltage


FIGURE 13. ENABLE LOW TO OUTPUT TURN-OFF TIME vs SUPPLY VOLTAGE


FIGURE 15. IBIAS + vs TEMPERATURE $\mathbf{V}_{+}=5 \mathrm{~V}$


FIGURE 12. ENABLE TO OUTPUT DELAY TIME vs SUPPLY voltage


FIGURE 14. SUPPLY CURRENT ENABLED vs TEMPERATURE, $\mathrm{V}_{\boldsymbol{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathbf{-}}=0 \mathrm{~V}$


FIGURE 16. BIAS vs TEMPERATURE, $\mathrm{V}_{\boldsymbol{+}}=\mathbf{2 . 4 V}$

## Typical Performance Curves $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Unless Otherwise Specified. (Continued)



FIGURE 17. $\mathrm{I}_{\mathrm{OS}}$ vS TEMPERATURE, $\mathrm{V}_{\mathbf{+}}=\mathbf{5 V}$


FIGURE 19. $\mathrm{V}_{\mathrm{OS}} \mathrm{vs}$ TEMPERATURE, $\mathrm{V}_{+}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1.5 \mathrm{~V}, 0.3 \mathrm{~V}$


FIGURE 21. PSRR vs TEMPERATURE, $\mathrm{V}_{\mathbf{+}}, \mathrm{V}_{\mathbf{-}}= \pm 0.9 \mathrm{~V}$ TO $\pm 2.5 \mathrm{~V}$


FIGURE 18. $\mathrm{V}_{\mathrm{OS}}$ vs TEMPERATURE, $\mathrm{V}_{+}=5 \mathrm{~V} \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V}, 4.7 \mathrm{~V}$


FIGURE 20. CMRR vs TEMPERATURE, VCM = +1.0V TO -2.0V, +5.1 V TO -0.1V


FIGURE 22. AVOL vs TEMPERATURE, $\mathbf{V}_{\mathbf{+}}=5 \mathrm{~V}$

## Typical Performance Curves $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Unless Otherwise Specified. (Continued)



FIGURE 23. AVOL vs TEMPERATURE, $\mathbf{V}_{\mathbf{+}}=\mathbf{1 . 8 V}$


FIGURE 25. $\mathrm{V}_{\text {OUT }}$ HIGH vs TEMPERATURE, $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$


FIGURE 24. $\mathrm{V}_{\text {OUT }}$ HIGH vs TEMPERATURE, $\mathrm{V}_{\mathbf{+}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k}$


FIGURE 26. $\mathrm{V}_{\text {OUT }}$ LOW vs TEMPERATURE, $\mathrm{V}_{\mathbf{+}}, \mathrm{V}_{\mathbf{-}}= \pm 2.5 \mathrm{~V}$, $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}$


FIGURE 27. $\mathrm{V}_{\text {OUT }}$ LOW vs TEMPERATURE $\mathrm{V}_{\mathbf{+}}, \mathrm{V}_{\mathbf{-}}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10$

## Pin Descriptions

| ISL28194 <br> (6 LD SOT-23) | ISL28194 <br> (6 LD MTDFN) | PIN NAME | EQUIVALENT <br> CIRCUIT | DESCRIPTION |
| :---: | :---: | :---: | :--- | :--- |
| 1 | 4 | OUT_A | Circuit 3 | Amplifier output |
| 2 | 2 | V- | Circuit 4 | Negative power supply |
| 3 | 3 | IN+ | Circuit 1 | Amplifier non-inverting input |
| 4 | 1 | IN- | Circuit 1 | Amplifier inverting input |
| 5 | 5 | EN | Circuit 2 | Amplifier enable pin; Logic "1" selects the enabled state, Logic "0" selects the <br> disabled state. |
| 6 | 6 | V+ | Circuit 4 | Positive power supply |

IN-


CIRCUIT 1


CIRCUIT 2


CIRCUIT 3


CIRCUIT 4

## AC Test Circuits



FIGURE 28. TEST CIRCUIT FOR $A_{V}=+1$

## Applications Information

## Introduction

The ISL28194 is a CMOS rail-to-rail input and output (RRIO) micropower operational amplifier. This device is designed to operate from single supply ( 1.8 V to 5.5 V ) and has an input common mode range that extends to the positive rail and to the negative supply rail for true rail-to-rail performance. The CMOS output can swing within tens of millivolts to the rails. Featuring worst-case maximum supply current of $0.5 \mu \mathrm{~A}$, this amplifier is ideally suited for solar and battery-powered applications.

## Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. The ISL28194 has a maximum input differential voltage that includes the rails (-V 0.5 V to $+\mathrm{V}+0.5 \mathrm{~V}$ ).


FIGURE 29. TEST CIRCUIT FOR $A_{V}=+101$

## Rail-to-Rail Output

A pair of complementary MOSFET devices are used to achieve the rail-to-rail output swing. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction. The ISL28194 will typically swing to within 40 mV or less to either rail with a $100 \mathrm{k} \Omega$ load (reference Figures 24 and 26).

## Enable/Disable Feature

This part offers an EN pin that enables the device when pulled high. The enable threshold is referenced to the -V terminal and has a level proportional to the total supply voltage (reference Figure 11 for EN threshold vs supply voltage). The enable circuit has a delay time that changes as a function of supply voltage. Figures 12 and 13 show the effect of supply voltage on the enable and disable times. For supply voltages less than 3 V , it is recommended that the user account for the increase enable/disable delay time.

In the disabled state (output in a high impedance state), the supply current is reduced to typical of only 2 nA . By disabling the devices, multiple parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the EN pin. The EN pin should never be left floating. The EN pin should be connected directly to the $\mathrm{V}+$ supply when not in use.

The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together.

## Proper Layout Maximizes Performance

To achieve the maximum performance of the high input impedance, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board. When input leakage current is a concern, the use of guard rings around the amplifier inputs will further reduce leakage currents. Figure 30 shows a guard ring example for a unity gain amplifier that uses the low impedance amplifier output at the same voltage as the high impedance input to eliminate surface leakage. The guard ring does not need to be a specific width, but it should form a continuous loop around both inputs. For further reduction of leakage currents, components can be mounted to the PC board using Teflon standoff insulators.


FIGURE 30. GUARD RING EXAMPLE FOR UNITY GAIN AMPLIFIER

## Power Dissipation

It is possible to exceed the $+150^{\circ} \mathrm{C}$ maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (TJMAX) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related in Equation 1:
$T_{J M A X}=T_{M A X}+\left(\theta_{J A} \times P D_{\text {MAXTOTAL }}\right)$
where:

- PDMAXTOTAL is the sum of the maximum power dissipation of each amplifier in the package ( $\mathrm{PD}_{\mathrm{MAX}}$ )
- $P D_{\text {MAX }}$ for each amplifier can be calculated as shown in Equation 2:

$$
\begin{equation*}
\mathrm{PD}_{\text {MAX }}=2^{*} \mathrm{~V}_{\mathrm{S}} \times \mathrm{I}_{\text {SMAX }}+\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\text {OUTMAX }}\right) \times \frac{\mathrm{V}_{\text {OUTMAX }}}{R_{\mathrm{L}}} \tag{EQ.2}
\end{equation*}
$$

where:

- $\mathrm{T}_{\text {MAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $\mathrm{PD}_{\mathrm{MAX}}=$ Maximum power dissipation of 1 amplifier
- $\mathrm{V}_{S}=$ Supply voltage (Magnitude of $\mathrm{V}_{+}$and $\mathrm{V}_{-}$)
- $I_{\text {MAX }}=$ Maximum supply current of 1 amplifier
- $\mathrm{V}_{\text {OUTMAX }}=$ Maximum output voltage swing of the application
- $\mathrm{R}_{\mathrm{L}}=$ Load resistance


# © Copyright Intersil Americas LLC 2007-2014. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners. 

For additional products, see www.intersil.com/en/products.html

For information regarding Intersil Corporation and its products, see www.intersil.com

## Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)



BOTTOM VIEW


DETAILA


LAND PATTERN 6

L6.1.6x1.6A
6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |  |  |
| A | 0.45 | 0.50 | 0.55 | - |  |  |
| A1 | - | - | 0.05 | - |  |  |
| A3 | 0.127 REF |  |  | - |  |  |
| b | 0.15 | 0.20 | 0.25 | - |  |  |
| D | 1.55 | 1.60 | 1.65 | 4 |  |  |
| D2 | 0.40 | 0.45 | 0.50 | - |  |  |
| E | 1.55 | 1.60 | 1.65 | 4 |  |  |
| E2 | 0.95 | 1.00 | 1.05 | - |  |  |
| e | 0.50 BSC |  |  |  |  | - |
| L | 0.25 | 0.30 | 0.35 | - |  |  |

Rev. 1 6/06
NOTES:

1. Dimensions are in MM. Angles in degrees.
2. Coplanarity applies to the exposed pad as well as the terminals. Coplanarity shall not exceed 0.08 mm .
3. Warpage shall not exceed 0.10 mm .
4. Package length/package width are considered as special characteristics.
5. JEDEC Reference MO-229.
6. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

## Package Outline Drawing

## P6.064A

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE
Rev 0, 2/10


TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
3. Dimension is exclusive of mold flash, protrusions or gate burrs.
4. Foot length is measured at reference to guage plane.
5. This dimension is measured at Datum " H "
6. Package conforms to JEDEC MO-178AA.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Operational Amplifiers - Op Amps category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
NCV33072ADR2G LM358SNG 430227FB UPC824G2-A LT1678IS8 042225DB 058184EB UPC822G2-A UPC259G2-A UPC258G2-A NCV33202DMR2G NTE925 AZV358MTR-G1 AP4310AUMTR-AG1 HA1630D02MMEL-E HA1630S01LPEL-E SCY33178DR2G NJU77806F3-TE1 NCV5652MUTWG NCV20034DR2G LM324EDR2G LM2902EDR2G NTE7155 NTE778S NTE871 NTE924 NTE937 MCP6V17T-E/MNY MCP6V19-E/ST MXD8011HF MCP6V16UT-E/OT MCP6V17T-E/MS MCP6V19T-E/ST SCY6358ADR2G ADA4523-1BCPZ ADA4523-1BCPZ-RL7 2SD965T-R RS6332PXK BDM8551 BDM321 MD1324 CA3140AN COS8052SR COS8552SR $\underline{\text { COS8554SR COS2177SR COS2353SR COS724TR LM2902M/TR ASOPD4580S-R }}$

