The Intersil ISL54200 dual 2:1 multiplexer IC is a single supply part that can operate from a single 2.7 V to 5.5 V supply. It contains two SPDT (Single Pole/Double Throw) switches configured as a DPDT. The part was designed for switching between USB High-Speed and USB Full-Speed sources in portable battery powered products.

The $7 \Omega$ normally-closed (NC) FSx switches can swing rail-to-rail and were specifically designed to pass USB full speed data signals (12Mbps) that range from 0 V to 3.6 V . The $4.5 \Omega$ normally-open (NO) HSx switches have high bandwidth and low capacitance and were specifically designed to pass USB high speed data signals (480Mbps) with minimal distortion.
The part can be used in Personal Media Players and other portable battery powered devices that need to switch between a high-speed transceiver and a fullspeed transceiver while connected to a single USB host (computer).
The digital logic inputs are 1.8 V logic compatible when operated with a 2.7 V to 3.6 V supply. The part has an enable pin to open all switches. It can be used to facilitate proper bus disconnect and connection when switching between the USB sources.

The ISL54200 is available in a 10 Ld $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TDFN and a small 10 Ld $2.1 \mathrm{mmx} 1.6 \mathrm{~mm} \mu \mathrm{TQFN}$ package. It operates over a temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- High Speed (480Mbps) and Full Speed (12Mbps) Signaling Capability per USB 2.0
- 1.8 V Logic Compatible ( 2.7 V to +3.6 V supply)
- Enable Pin to Open all Switches
- -3dB Frequency
- HSx Switches 880MHz
- FSx Switches 550 MHz
- Crosstalk @ 1MHz . . . . . . . . . . . . . . . . . . -70dB
- Off Isolation @ 100kHz . . . . . . . . . . . . . . -98dB
- Single Supply Operation (VDD) . . . . 2.7V to 5.5V
- Available in Ultra-thin $\mu$ TQFN and TDFN Packages
- Pb-Free (RoHS Compliant)


## Applications* (see page 16)

- MP3 and other Personal Media Players
- Cellular/Mobile Phones
- PDA's
- Digital Cameras and Camcorders


## Related Literature* (see page 16)

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)".
- Application Note AN1330 "ISL54200EVAL1Z Evaluation Board User's Manual"


## Application Block Diagram



## Pin Configurations



NOTE:

1. ISL54200 Switches Shown for IN = Logic "0" and EN = Logic "1".

## Ordering Information

| PART NUMBER (Note 5) | PART MARKING | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISL54200IRZ (Note 3) | 2002 | -40 to +85 | 10 Ld 3x3 TDFN | L10.3x3A |
| ISL54200IRZ-T (Note 2, 3) | 200Z | -40 to +85 | 10 Ld 3x3 TDFN Tape and Reel | L10.3x3A |
| ISL54200IRUZ-T (Note 2, 4) | FM | -40 to +85 | 10 Ld $2.1 \mathrm{mmx1.6mm} \mu$ TQFN Tape and Reel | L10.2.1x1.6A |
| ISL54200EVAL1Z | Evaluation Board |  |  |  |

NOTES:
2. Please refer to TB347 for details on reel specifications.
3. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
4. These Intersil Pb -free plastic packaged products employ special Pb -free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
5. For Moisture Sensitivity Level (MSL), please see device information page for ISL54200. For more information on MSL please see techbrief TB363.

Truth Table

| ISL54200 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| EN | IN | FSD1, FSD2 | HSD1, HSD2 |  |
| 1 | 0 | ON | OFF |  |
| 1 | 1 | OFF | ON |  |
| 0 | $X$ | OFF | OFF |  |

Logic " 0 " when $\leq 0.5 \mathrm{~V}$, Logic " 1 " when $\geq 1.4 \mathrm{~V}$ with a 2.7 V to
3.6V Supply. X = Don't Care

## Pin Descriptions

| ISL54200 |  |  |
| :---: | :---: | :--- |
| PIN NO. | NAME | FUNCTION |
| 1 | VDD | Power Supply |
| 2 | IN | Select Logic Control Input |
| 3 | COMD1 | USB Common Port |
| 4 | COMD2 | USB Common Port |
| 5 | GND | Ground Connection |
| 6 | FSD2 | Full Speed USB Differential Port |
| 7 | FSD1 | Full Speed USB Differential Port |
| 8 | HSD2 | High Speed USB Differential Port |
| 9 | HSD1 | High Speed USB Differential Port |
| 10 | EN | Bus Switch Enable |
| - | PD | Thermal Pad. Tie to Ground or Float <br> (TDFN package only) |


| Absolute Maximum Ratings |
| :---: |
| VDD to GND . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V |
| Input Voltages |
| FSD2, FSD1, HSD2, HSD1 (Note 6) . - 1V to ((VDD) +0.3V) |
| IN, EN (Note 6) . . . . . . . . . . . -0.3V to ((V) ${ }_{\text {DD }}$ ) +0.3 V ) |
| Output Voltages |
| COMD1, COMD2 (Note 6) . . . . . . . . . . . . . . . -1V to 5V |
| Continuous Current (HSD2, HSD1, FSD2, FSD1) . . . $\pm 40 \mathrm{~mA}$ |
| (Pulsed 1ms, 10\% Duty Cycle, Max) . . . . . . . . $\pm 100 \mathrm{~mA}$ |
| ESD Rating: |
| HBM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . > 7 kV |
|  |
| CDM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >1.4kV |
| Latch-up Tested per JEDEC; Class II Level A . . . . . at $+85^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{Jc}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 10 Ld $\mu$ TQFN (Notes 7, 8) | 145 | 90 |
| 10 Ld TDFN (Notes 9, 10) | 55 | 16.5 |
| Maximum Junction Temperatu | tic Package | $+150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature |  | ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb -free reflow profile. |  | link below |

## Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ VDD Supply Voltage Range . . . . . . . . . . . . . . . 2.7V to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

6. Signals on FSD1, FSD2, HSD1, HSD2, COMD1, COMD2, EN, IN exceeding VDD or GND by specified amount are clamped. Limit current to maximum current ratings.
7. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
8. For $\theta_{\mathrm{JC}}$, the "case temp" location is taken at the package top center.
9. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
10. For $\theta_{\mathrm{J}} \mathrm{C}$, the "case temp" location is the center of the exposed metal pad on the package underside.

## Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ENH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{ENL}}=0.5 \mathrm{~V}$, (Note 11), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to

 $+85^{\circ} \mathrm{C}$.| PARAMETER | TEST CONDITIONS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (Notes 12, 13) } \end{gathered}$ | TYP | $\begin{array}{\|c} \text { MAX } \\ \text { (Notes 12, 13) } \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| NC Switches (FSD1, FSD2) |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}$ | Full | 0 | - | $\mathbf{V}_{\text {DD }}$ | V |
| ON-Resistance, ron | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0.5 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I} \mathrm{COMx}=40 \mathrm{~mA}$, <br> $\mathrm{V}_{\mathrm{FSD} 1}$ or $\mathrm{V}_{\mathrm{FSD} 2}=0 \mathrm{~V}$ to 3.3 V , (See Figure 4) | +25 | - | 7 | 10 | $\Omega$ |
|  |  | Full | - | - | 15 | $\Omega$ |
| ron Matching Between Channels, $\Delta \mathrm{r}$ ON | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0.5 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I}_{\mathrm{COMx}}=40 \mathrm{~mA}$, <br> $\mathrm{V}_{\mathrm{FSD} 1}$ or $\mathrm{V}_{\mathrm{FSD} 2}=$ Voltage at max ron over signal range of OV to 3.3 V , (Note 15) | +25 | - | 0.1 | 0.35 | $\Omega$ |
|  |  | Full | - | - | 0.4 | $\Omega$ |
| ron Flatness, $\mathrm{r}_{\text {FLAT(ON }}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0.5 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I}_{\mathrm{COMx}}=40 \mathrm{~mA}, \\ & \left.\mathrm{~V}_{\mathrm{FSD} 1} \text { or } \mathrm{V}_{\mathrm{FSD} 2}=0 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \text {, (Note } 14\right) \end{aligned}$ | +25 | - | 4 | 6 | $\Omega$ |
|  |  | Full | - | - | 8 | $\Omega$ |
| OFF Leakage Current, $\mathrm{I}_{\text {FSX }}(\mathrm{OFF})$ | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{IN}=3.6 \mathrm{~V}, \mathrm{EN}=0 \mathrm{~V} \text { and } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMx}} \\ & =0.3 \mathrm{~V}, 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSX}}=3 \mathrm{~V}, 0.3 \mathrm{~V} \end{aligned}$ | +25 | -20 | 2 | 20 | nA |
|  |  | Full | -70 | - | 70 | nA |
| ON Leakage Current, $\mathrm{I}_{\text {FSX }}$ (ON) | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMx}}=0.3 \mathrm{~V}, \\ & 3 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSX}}=0.3 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ | +25 | -20 | 2 | 20 | nA |
|  |  | Full | -70 | - | 70 | nA |
| NO Switches (HSD1, HSD2) |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}$ | Full | 0 | - | $\mathbf{V}_{\text {DD }}$ | V |

Electrical Specifications - 2.7V to 3.6V Supply
Test Conditions: $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ENH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{ENL}}=0.5 \mathrm{~V}$, (Note 11), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{array}{\|c\|} \hline \text { TEMP } \\ \left({ }^{\circ} \mathrm{C}\right) \end{array}$ | $\begin{array}{c\|} \hline \text { MIN } \\ \text { (Notes 12, 13) } \end{array}$ | TYP | MAX (Notes 12, 13) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON-Resistance, ron | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=1.4 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I} \mathrm{COMx}=1 \mathrm{~mA},$ <br> $\mathrm{V}_{\mathrm{HSD} 2}$ or $\mathrm{V}_{\mathrm{HSD} 1}=3.3 \mathrm{~V}$ (See Figure 3) | +25 | - | 20 | 30 | $\Omega$ |
|  |  | Full | - | - | 35 | $\Omega$ |
| ON-Resistance, ron | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=1.4 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I}_{\mathrm{COMx}}=40 \mathrm{~mA},$$\mathrm{V}_{\mathrm{HSD} 2} \text { or } \mathrm{V}_{\mathrm{HSD} 1}=0 \mathrm{~V} \text { to } 400 \mathrm{mV} \text { (See Figure 3) }$ | +25 | - | 4.5 | 6 | $\Omega$ |
|  |  | Full | - | - | 8 | $\Omega$ |
| ron Matching Between Channels, $\Delta$ ron | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=1.4 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I} \mathrm{COMx}=40 \mathrm{~mA}$, $\mathrm{V}_{\text {HSD2 }}$ or $\mathrm{V}_{\text {HSD } 1}=$ Voltage at max ron, Voltage at max ron over signal range of 0 V to 400 mV (Note 15) | +25 | - | 0.01 | 0.1 | $\Omega$ |
|  |  | Full | - | - | 0.5 | $\Omega$ |
| ron Flatness, r riAt(on) | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=1.4 \mathrm{~V}, \mathrm{EN}=1.4 \mathrm{~V}, \mathrm{I}_{\mathrm{COMx}}=40 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{HSD} 2}$ or $\mathrm{V}_{\mathrm{HSD} 1}=0 \mathrm{~V}$ to 400 mV , (Note 14) | +25 | - | 0.4 | 1 | $\Omega$ |
|  |  | Full | - | - | 1.5 | $\Omega$ |
| OFF Leakage Current, IHSD2(OFF) or IHSD1(OFF) | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=0$ and $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMD}}$ or $\mathrm{V}_{\text {COMD2 }}=3 \mathrm{~V}, 0.3 \mathrm{~V}, \mathrm{~V}_{\text {HSD } 2}$ or $\mathrm{V}_{\text {HSD } 1}=0.3 \mathrm{~V}$, 3 V | +25 | -20 | 2 | 20 | nA |
|  |  | Full | -70 | - | 70 | nA |
| ON Leakage Current, I IHSD2(ON) or IHSD1(ON) | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{IN}=3.6 \mathrm{~V}, \mathrm{EN}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMD} 1}$ or $\mathrm{V}_{\text {COMD2 }}=0.3 \mathrm{~V}, 3.0 \mathrm{~V}, \mathrm{~V}_{\text {HSD2 }}$ or $\mathrm{V}_{\text {HSD }}=0.3 \mathrm{~V}$, 3.0 V | +25 | -20 | 2 | 20 | nA |
|  |  | Full | -70 | - | 70 | nA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ${ }^{\text {toN }}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, (See Figure 1) | +25 | - | 25 | - | ns |
| Turn-OFF Time, toff | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, (See Figure 1) | +25 | - | 15 | - | ns |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | $V_{D D}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, (See Figure 2) | +25 | - | 7 | - | ns |
| Skew, tskEw (HSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=720 \mathrm{ps} \text { at } 480 \mathrm{Mbps} \text {, (Duty } \\ & \left.\mathrm{Cycle}^{2} 50 \%\right)(\text { See Figure } 7) \end{aligned}$ | +25 | - | 50 | - | ps |
| Total Jitter, $\mathrm{t}_{\mathrm{J}}$ (HSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \\ & C_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=720 \mathrm{ps} \text { at } 480 \mathrm{Mbps} \end{aligned}$ | +25 | - | 210 | - | ps |
| Propagation Delay, tpD (HSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF},(\text { See Figure } 7) \end{aligned}$ | +25 | - | 250 | - | ps |
| Skew, tskew (FSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega, \\ & C_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=12 \mathrm{~ns} \text { at } 12 \mathrm{Mbps},(\text { Duty } \\ & \text { Cycle }=50 \%)(\text { See Figure } 7) \end{aligned}$ | +25 | - | 0.15 | - | ns |
| Rise/Fall Time Mismatch, $\mathrm{t}_{\mathrm{M}}$ (FSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=12 \mathrm{~ns} \text { at } 12 \mathrm{Mbps} \text {, (Duty } \\ & \mathrm{Cycle}^{2}=50 \% \text { ) } \end{aligned}$ | +25 | - | 10 | - | \% |
| Total Jitter, $\mathrm{t}_{\mathrm{J}}$ (FSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=12 \mathrm{~ns} \text { at } 12 \mathrm{Mbps} \end{aligned}$ | +25 | - | 1.6 | - | ns |
| Propagation Delay, tpD (FSx Switch) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=39 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},(\text { See Figure } 7) \end{aligned}$ | +25 | - | 0.9 | - | ns |
| Crosstalk | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{f}=1 \mathrm{MHz}$ (See Figure 6) | +25 | - | -70 | - | dB |
| Off Isolation | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=45 \Omega, \mathrm{f}=100 \mathrm{kHz}$ | +25 | - | -98 | - | dB |
| FSx Switch -3dB Bandwidth | Signal $=-10 \mathrm{dBm}, 1.0 \mathrm{VDC}$ offset, $\mathrm{R}_{\mathrm{L}}=45 \Omega$, $C_{L}=5 \mathrm{pF}$ | +25 | - | 550 | - | MHz |
| HSx Switch -3dB Bandwidth | Signal $=-10 \mathrm{dBm}, 0.2 \mathrm{VDC}$ offset, $\mathrm{R}_{\mathrm{L}}=45 \Omega$, $C_{L}=5 \mathrm{pF}$ | +25 | - | 880 | - | MHz |
| HSx OFF Capacitance, CHSxOFF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{HSD} 1} \text { or } \mathrm{V}_{\mathrm{HSD} 2}=\mathrm{V}_{\mathrm{COMx}}=0 \mathrm{~V},(\text { See Figure } 5) \end{aligned}$ | +25 | - | 6 | - | pF |


| Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ENH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{ENL}}=0.5 \mathrm{~V}$, (Note 11), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { TEMP } \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \text { MIN } \\ \text { (Notes 12, 13) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Notes 12, 13) } \end{gathered}$ | UNITS |
| FSx OFF Capacitance, CFSxOFF | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FSD} 1} \text { or } \mathrm{V}_{\mathrm{FSD} 2}=\mathrm{V}_{\mathrm{COMx}}=0 \mathrm{~V},(\text { See Figure } 5) \end{aligned}$ | +25 | - | 9 | - | pF |
| COM ON Capacitance, CCOMX(ON) | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=3.3 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{HSD} 1} \text { or } \mathrm{V}_{\mathrm{HSD} 2}=\mathrm{V}_{\mathrm{COMx}}=0 \mathrm{~V},(\text { See Figure } 5) \end{aligned}$ | +25 | - | 12 | - | pF |
| COM ON Capacitance, CCOMX(ON) | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FSD} 1} \text { or } \mathrm{V}_{\mathrm{FSD} 2}=\mathrm{V}_{\mathrm{COMx}}=0 \mathrm{~V},(\text { See Figure } 5) \end{aligned}$ | +25 | - | 15 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range, $\mathrm{V}_{\text {DD }}$ |  | Full | 2.7 | - | 5.5 | V |
| Positive Supply Current, IDD | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}$ or $3.6 \mathrm{~V}, \mathrm{EN}=0 \mathrm{~V}$ or 3.6 V | +25 | - | 20 | 60 | nA |
|  |  | Full | - | - | 500 | nA |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage Low, $\mathrm{V}_{\text {INL, }} \mathrm{V}_{\text {ENL }}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | Full | - | - | 0.5 | V |
| Input Voltage High, $\mathrm{V}_{\text {INH }}, \mathrm{V}_{\text {ENH }}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | Full | 1.4 | - | - | V |
| Input Current, $\mathrm{I}_{\text {INL, }} \mathrm{I}_{\text {ENL }}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{IN}=0 \mathrm{~V}, \mathrm{EN}=0 \mathrm{~V}$ | Full | - | 10 | - | nA |
| Input Current, $\mathrm{I}_{\text {INH }}$ | $V_{\text {DD }}=3.6 \mathrm{~V}, \mathrm{IN}=3.6$ | Full | - | 10 | - | nA |
| Input Current, $\mathrm{I}_{\text {ENH }}$ | $V_{\text {DD }}=3.6 \mathrm{~V}, \mathrm{EN}=3.6$ | Full | - | 1 | - | $\mu \mathrm{A}$ |

NOTES:
11. $\mathrm{V}_{\text {LOGIC }}=$ Input voltage to perform proper function.
12. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
13. Parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Over temperature limits established by characterization and are not production tested.
14. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.
15. ron matching between channels is calculated by subtracting the channel with the highest max ron value from the channel with lowest max ron value, between HSD2 and HSD1 or between FSD2 and FSD1.

## Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 1A. MEASUREMENT POINTS


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\text {(INPUT) }} \frac{\mathrm{R}_{\mathrm{L}}}{R_{\mathrm{L}}+\mathrm{r}_{\mathrm{ON}}}
$$

FIGURE 1B. TEST CIRCUIT
FIGURE 1. SWITCHING TIMES

## Test Circuits and Waveforms (Continued)



FIGURE 2A. MEASUREMENT POINTS
FIGURE 2B. TEST CIRCUIT
FIGURE 2. BREAK-BEFORE-MAKE TIME


Repeat test for all switches.
FIGURE 3. HSx SWITCH ron TEST CIRCUIT


Repeat test for all switches.

FIGURE 4. FSx SWITCH ron TEST CIRCUIT

## Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 5. CAPACITANCE TEST CIRCUIT


FIGURE 7A. MEASUREMENT POINTS


Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

FIGURE 6. CROSSTALK TEST CIRCUIT

|tro-tri| Delay Due to Switch for Rising Input and Rising Output Signals.
|tfo-tfi| Delay Due to Switch for Falling Input and Falling Outpui Signals.
|tskew_0| Change in Skew through the Switch for Output Signa |tskew_i| Change in Skew through the Switch for Input Signals.

FIGURE 7B. TEST CIRCUIT

FIGURE 7. SKEW TEST

## Application Block Diagram



## Detailed Description

The ISL54200 device is a dual single pole/double throw (SPDT) analog switch that operates from a single DC power supply in the range of 2.7 V to 5.5 V . It was designed to function as a dual 2-to-1 multiplexer to select between a USB high-speed transceiver and a USB full-speed transceiver in portable battery powered products. It is offered in a TDFN package and a small $\mu$ TQFN package for use in MP3 players, cameras, PDAs, cellphones, and other personal media players. The device has an enable pin to open all switches.
The part consists of two $7 \Omega$ full speed (FSx) switches and two $4.5 \Omega$ high speed (HSx) switches. The FSx switches can swing from OV to $\mathrm{V}_{\mathrm{DD}}$. They were designed to pass USB full speed (12Mbps) differential data signals with minimal distortion. The HSx switches have high bandwidth and low capacitance to pass USB high-speed (480Mbps) differential data signals with minimal edge and phase distortion.
The ISL54200 was designed for MP3 players, cameras, cellphones, and other personal media player applications that have both high-speed and full-speed transceivers and need to multiplex between these USB sources to a single USB host (computer). A typical application block diagram of this functionality is shown on page 9.

A detailed description of the two types of switches are provided in the following sections.

## FSx Switches (FSD1, FSD2)

The two FSx switches (FSD1, FSD2) are bidirectional switches that can pass rail-to-rail signals. When powered with a 3.3 V supply, these switches have a nominal ron resistance of $7 \Omega$ over the signal range of $O \mathrm{~V}$ to 3.3 V . They were specifically designed to pass USB full-speed
(12Mbps) differential signals and meet the USB 2.0 fullspeed signal quality specifications. See Figure 8.
The FSx switches can also pass USB high speed signals (480Mbps) but do not quite meet the USB 2.0 high speed signal quality eye diagram compliance requirement.

The maximum signal range for the FSx switches is from -1.5 V to $\mathrm{V}_{\mathrm{DD}}$. The signal voltage should not be allowed to exceed the $V_{D D}$ voltage rail or go below ground by more than -1.5 V .
When operated with a 2.7 V to 3.6 V supply, the FSx switches are active (turned ON) whenever the IN logic control voltage is $\leq 0.5 \mathrm{~V}$ and the EN logic voltage $\geq 1.4 \mathrm{~V}$.

## HSx Switches (HSD1, HSD2)

The two HSx switches (HSD2, HSD1) are bi-directional switches that can pass rail-to-rail signals. When powered with a 3.3 V supply, these switches have a nominal ron of $4.5 \Omega$ over the signal range of 0 V to 400 mV with a ron flatness of $0.4 \Omega$. The ron matching between the HSD1 and HSD2 switches over this signal range is only $0.01 \Omega$, ensuring minimal impact by the switches to USB high speed signal transitions. As the signal level increases, the ron switch resistance increases. At signal level of 3.3 V , the switch resistance is nominally $20 \Omega$.

The HSx switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals typically in the range of 0 V to 400 mV . They have low capacitance and high bandwidth to pass the USB high-speed signals with minimum edge and phase distortion to meet USB 2.0 high speed signal quality specifications. See Figures 9 and 10.
The HSx switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB
requirements for USB 2.0 full-speed signaling. See Figure 11.
The maximum signal range for the HSx switches is from -1.5 V to $\mathrm{V}_{\mathrm{DD}}$. The signal voltage should not be allowed to exceed the $V_{D D}$ voltage rail or go below ground by more than -1.5 V .
The HSx switches are active (turned ON) whenever the IN voltage is $\geq 1.4 \mathrm{~V}$ and the EN logic voltage $\geq 1.4 \mathrm{~V}$ when operated with a 2.7 V to 3.6 V supply.

## ISL54200 Operation

The discussion that follows will discuss using the ISL54200 in the typical application shown in the "Application Block Diagram" on page 9.

## POWER

The power supply connected at the VDD (pin 1) provides the DC bias voltage required by the ISL54200 part for proper operation. The ISL54200 can be operated with a VDD voltage in the range of 2.7 V to 5.5 V . When used in a USB application, the VDD voltage should be kept in the range of 3.0 V to 5.5 V to ensure you get the proper signal levels for good signal quality.
A $0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F}$ decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible.

## LOGIC CONTROL

The state of the ISL54200 device is determined by the voltage at the IN pin (pin 2) and the EN pin (pin 10). IN is only active when the EN pin is logic " 1 " (High). Refer to the "Truth Table" on page 3.
The EN pin is internally pulled low through a $4 \mathrm{M} \Omega$ resistor to ground. For logic "0" (Low) it can be driven low or allowed to Float. The IN pin must be driven low or high and cannot be left floating.

## Logic Control Voltage Levels:

```
EN = Logic "0" (Low) when V VN }\leq0.5\textrm{V}\mathrm{ or Floating.
EN = Logic "1" (High) when V VN }\geq1.4\textrm{V
IN = Logic "0" (Low) when V VIN }\leq0.5\textrm{V}
IN = Logic "1" (High) when V VIN \geq1.4V
```


## Full-speed Mode

If the IN pin = Logic " 0 " and the EN pin = Logic " 1 ", the part will be in the full-speed mode. In this mode, the FSD1 and FSD2 switches are ON and the HSD1 and HSD2 switches are OFF (high impedance). In a typical application, $\mathrm{V}_{\mathrm{DD}}$ will be in the range of 2.8 V to 3.6 V and will be connected to the battery or LDO of the portable media device. When a computer or USB hub is plugged into the common USB connector and the part is in the full-speed mode, a link will be established between the full-speed driver section of the media player and the computer. The device will be able to transmit and receive data from the computer at a data rate of 12 Mbps .

## High-speed Mode

If the IN pin = Logic " 1 " and the EN pin = Logic " 1 ", the part will go into high-speed mode. In high-speed mode, the HSD1 and HSD2 switches are ON and the FSD1 and FSD2 switches are OFF (high impedance). When a USB cable from a computer or USB hub is connected at the common USB connector and the part is in the high-speed mode, a link will be established between the high-speed driver section of the media player and the computer. The device will be able to transmit and receive data from the computer at a data rate of 480 Mbps .

## All Switches OFF Mode

If the IN pin = Logic " 0 " or Logic " 1 " and the EN pin = Logic " 0 ", all of the switches will turn OFF (high impedance).
The all OFF state can be used to switch between the two USB sections of the media player. When disconnecting from one USB device to the other USB device, you can momentarily put the ISL54200 switch in the "all off" state in order to get the computer to disconnect from the one device so it can properly connect to the other USB device when that channel is turned ON.

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless otherwise Specified


FIGURE 8. EYE PATTERN: 12MBPS USB SIGNAL WITH FSx SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


TIME SCALE (0.2ns/DIV)
FIGURE 9. EYE PATTERN WITH FAR END MASK: 480MBPS USB SIGNAL WITH HSx SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 10. EYE PATTERN WITH NEAR END MASK: 480MBPS USB SIGNAL WITH HSX SWITCHES IN THE SIGNAL PATH

## Typical Performance Curves $T_{A}=+25^{\circ} \mathrm{C}$, Unless otherwise Specified (Continued)



FIGURE 11. EYE PATTERN: 12MBPS USB SIGNAL WITH HSx SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 12. HSx SWITCH ON-RESISTANCE vs SWITCH VOLTAGE


FIGURE 13. OFF-ISOLATION


FIGURE 14. CROSSTALK

## Die Characteristics

## SUBSTRATE AND TDFN THERMAL PAD

 POTENTIAL (POWERED UP):GND

## TRANSISTOR COUNT:

98

## PROCESS:

Submicron CMOS

## Revision History

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| 5/17/10 | FN6408.2 | Updated Pb -free bullet in "Features" on page 1 and Pb -free notes 3 and 4 in "Ordering Information" on page 2 per Mark Kwoka's new verbiage based on lead finish. Added TB347 link note 2 to "Ordering Information" on page 2 for reel specifications. <br> In "Thermal Information" on page 4, added $\theta_{\mathrm{JC}}$ for both TDFN and UTQFN packages. Updated $\theta_{\mathrm{JA}}$ for $\mu$ TQFN from 140 to 145 . Added applicable $\theta_{\mathrm{JA}} / \theta_{\mathrm{JC}}$ notes 7 through 10 . <br> Changed "Positive Supply Current, IDD" on page 6 for full temp from: 80 nA to 500 nA Limit changes required to improve yield (PCN required) <br> Changes to "L10.2.1×1.6A" on page 17 as follows: <br> Converted to new POD format (Moved dimensions from table onto drawing) <br> Corrected leadframe thickness in Detail x from 0.2 REF to 0.125 REF <br> Corrected Note 4 to read "...between 0.15 mm and $0.30 \mathrm{~mm} . .$. ", it previously read "...between .015 mm and $0.30 \mathrm{~mm} . .$. " <br> Corrected the word "indentifier" in Note 8 to read "identifier". <br> Changes to "L10.3x3A" on page 18 as follows: Added Typical Recommended Land Pattern <br> Put into new data sheet format. Changes include: <br> Addd "Related Literature*(see page 16)" on page 1 <br> Added MSL note 5 to "Ordering Information" on page 2 <br> Added "Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$." to common conditions of "Electrical Specfications" table beginning on page 4. Bolded applicable specs. <br> Added "Products" on page 16 <br> Added "Revision History" on page 16 <br> Updated the "Pin Descriptions" on page 3 to show the thermal pad. <br> Added latch-up level to "Absolute Maximum Ratings" on page 4. |
| 7/11/07 | FN6408.1 | Made changes to "Pin Descriptions" on page 3 <br> Made changes to Bandwidth in "DYNAMIC CHARACTERISTICS" on page 5 <br> On page 11 to page 14 , made changes to eye diagram axis labels |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL54200

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php
© Copyright Intersil Americas LLC 2007-2010. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## L10.2.1x1.6A

10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 5, 3/10


NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All Dimensions are in millimeters. Angles are in degrees. Dimensions in ( ) for Reference Only.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$

Lead width dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Maximum package warpage is 0.05 mm .
6. Maximum allowable burrs is $\mathbf{0 . 0 7 6 \mathrm { mm }}$ in all directions.
7. Same as JEDEC MO-255UABD except:

No lead-pull-back, MIN. Package thickness $=0.45$ not 0.50 mm
Lead Length dim. $=0.45 \mathrm{~mm}$ max. not 0.42 mm .
The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## Thin Dual Flat No-Lead Plastic Package (TDFN)



L10.3x3A
10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.70 | 0.75 | 0.80 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.20 REF |  |  | - |
| b | 0.20 | 0.25 | 0.30 | 5,8 |
| D | 2.95 | 3.0 | 3.05 | - |
| D2 | 2.25 | 2.30 | 2.35 | 7,8 |
| E | 2.95 | 3.0 | 3.05 | - |
| E2 | 1.45 | 1.50 | 1.55 | 7,8 |
| e | 0.50 BSC |  |  | - |
| k | 0.25 | - | - | - |
| L | 0.25 | 0.30 | 0.35 | 8 |
| N | 10 |  |  |  |
| Nd | 5 |  |  |  |

Rev. 4 8/09
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on $D$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Compliant to JEDEC MO-229-WEED-3 except for D2 dimensions.


TYPICAL RECOMMENDED LAND PATTERN

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX MUX36S16IRSNR TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR HEF4053BT.653 PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 LTC4305IDHD\#PBF CD4053BPWRG4 74HC4053D. 653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB.112 74HC4052PW. 112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4053DB.112 74HCT4067D.112 74HCT4351D. 112 74LV4051PW. 112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ AD7506JNZ

