The ISL55110 and ISL55111 are dual high speed MOSFET drivers intended for applications requiring accurate pulse generation and buffering. Target applications include ultrasound, CCD imaging, piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high-speed operation with low skew, as required in large CCD array imaging applications.
The ISL55110, ISL55111 are compatible with 3.3 V and 5 V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width. The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in anti-phase.

ISL55110 and ISL55111 have a power-down mode for low power consumption during equipment standby times, making it ideal for portable products.

The ISL55110 and ISL55111 are available in 16 Ld Exposed pad QFN packaging and 8 Ld TSSOP. Both devices are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- 5 V to 12 V pulse amplitude
- High current drive 3.5A
- $6 n s$ minimum pulse width
- 1.5 ns rise and fall times, 100 pF load
- Low skew
- 3.3V and 5V logic compatible
- In-phase (ISL55110) and anti-phase outputs (ISL55111)
- Small QFN and TSSOP packaging
- Low quiescent current
- Pb-free (RoHS compliant)


## Applications

- Ultrasound MOSFET driver
- CCD array horizontal driver
- Clock driver circuits


## Related Literature

- AN1283, "ISL55110_11EVAL1Z, ISL55110_11EVAL2Z Evaluation Board User's Manual"

ISL55110 AND ISL55111 DUAL DRIVER

*ENABLE AVAILABLE IN QFN PACKAGE ONLY
**ISL55111 IN-B IS INVERTING
FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

## Pin Configurations



## Pin Descriptions

| 16 LD QFN | 8 LD TSSOP | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | 1 | VDD | Logic power. |
| 10 | 6 | VH | Driver high rail supply. |
| 11 | 7 | GND | Ground, return for both VH rail and VDD logic supply. This is also the potential of the QFN's exposed pad (EP). |
| 3 | 2 | PD | Power-down. Active logic high places part in power-down mode. |
| 2 | - | ENABLE | QFN packages only. When the ENABLE pin is low, the device will operate normally (outputs controlled by the inputs). When the ENABLE pin is tied high, the output will be tri-stated. In other words, it will act as if it is open or floating regardless of what is on the IN-x pins. This provides high-speed enable control over the driver outputs. |
| 5 | 4 | IN-A | Logic level input that drives OA to VH rail or ground. Not inverted. |
| 4 | 3 | IN-B, $\overline{\mathrm{IN}-\mathrm{B}}$ | Logic level input that drives OB to VH rail or ground. Not inverted on ISL55110, inverted on ISL55111. |
| 9 | 5 | OA | Driver output related to IN-A. |
| 12 | 8 | OB | Driver output related to IN-B. |
| $\begin{gathered} 6,7,8,13,14 \\ 15,16 \end{gathered}$ | - | NC | No internal connection. |
| EP | - | EP | Exposed thermal pad. Connect to GND and follow good thermal pad layout guidelines. |

## Ordering Information

| PART NUMBER (Notes 1, $\underline{\mathbf{2}}, \underline{3}$ ) | PART MARKING | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (RoHS Compliant) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| ISL55110IRZ | 55110IRZ | -40 to +85 | 16 Ld QFN | L16.4x4A |
| ISL55110IVZ | 55110 IVZ | -40 to +85 | 8 Ld TSSOP | M8.173 |
| ISL55111IRZ | 55111IRZ | -40 to +85 | 16 Ld QFN | L16.4×4A |
| ISL55111IVZ | 55111 IVZ | -40 to +85 | 8 Ld TSSOP | M8.173 |
| ISL55110EVAL1Z | TSSOP Evaluation Board |  |  |  |
| ISL55110EVAL2Z | QFN Evaluation Board |  |  |  |
| ISL55111EVAL1Z | TSSOP Evaluation Board |  |  |  |
| ISL55111EVAL2Z | QFN Evaluation Board |  |  |  |

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to $T B 347$ for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL55110, ISL55111. For more information on MSL please see techbrief TB363.

| Absolute Maximum Ratings ( $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ to GND | 14.0V |
| $V_{\text {DD }}$ to GND | 6.5 V |
| VIN-A, VIN-B, PD, ENABLE | (GND - 0.5V) to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}\right)$ |
| OA, OB........ | (GND - 0.5) to (VH + 0.5V) |
| Maximum Peak Output Current | 300 mA |
| ESD Rating |  |
| Human Body Model |  |

## Thermal Information

| Thermal Resistance | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\text {JC }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right.$ ) |
| :---: | :---: | :---: |
| 16 Ld (4×4) QFN Package (Notes 5, 6) | 45 | 3.0 |
| 8 Ld TSSOP Package (Notes 4, 7) | 140 | 46 |
| Maximum Junction Temperature (Plastic Package) ........... $+150^{\circ} \mathrm{C}$ |  |  |
| Maximum Storage Temperature Range . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Pb-free reflow profile |  | ee TB493 |

## Recommended Operating Conditions

| Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Drive Supply Voltage ( $\mathrm{V}_{\mathrm{H}}$ ) | 5 V to 13.2 V |
| Logic Supply Voltage (VDD) | 2.7 V to 5.5V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+150^{\circ} \mathrm{C}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief tB379 for details.
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
6. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
7. For $\theta_{\mathrm{Jc}}$, the "case temp" location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

DC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 8) } \end{gathered}$ | TYP | MAX <br> (Note 8 ) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC CHARACTERISTICS |  |  |  |  |  |  |
| VIX_LH | Logic Input Threshold - Low-to-High | $\mathrm{I}_{\mathrm{IH}}=1 \mu \mathrm{~A}$ : VIN-A, VIN-B | 1.32 | 1.42 | 1.52 | V |
| VIX_HL | Logic Input Threshold - High-to-Low | $\mathrm{I}_{\text {IL }}=1 \mu \mathrm{~A}:$ VIN-A, VIN-B | 1.12 | 1.22 | 1.32 | v |
| VHYS | Logic Input Hysteresis | VIN-A, VIN-B |  | 0.2 |  | v |
| VIH | Logic Input High Threshold | PD | 2.0 |  | VDD | V |
| VIL | Logic Input Low Threshold | PD | 0 |  | 0.8 | v |
| VIH | Logic Input High Threshold | ENABLE - QFN only | 2.0 |  | VDD | V |
| VIL | Logic Input Low Threshold | ENABLE-QFN only | 0 |  | 0.8 | v |
| IIX_H | Input Current Logic High | VIN-A, VIN-B = VDD |  | 10 | 20 | nA |
| IIX_L | Input Current Logic Low | VIN-A, VIN-B $=0 \mathrm{~V}$ |  | 10 | 20 | nA |
| II_H | Input Current Logic High | PD = VDD |  | 10 | 20 | nA |
| II_L | Input Current Logic Low | PD $=0 \mathrm{~V}$ |  | 10 | 15 | nA |
| II_H | Input Current Logic High | $\overline{\text { ENABLE }}=$ VDD (QFN only) |  |  | 12 | $\mu \mathrm{A}$ |
| II_L | Input Current Logic Low | $\overline{\text { ENABLE }}=0 \mathrm{OV}$ (QFN only) | -25 |  |  | nA |
| DRIVER CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{r}_{\text {DS }}$ | Driver Output Resistance | OA, OB |  | 3 | 6 | $\Omega$ |
| $\mathrm{l}_{\mathrm{DC}}$ | Driver Output DC Current (>2s) |  |  | 100 |  | mA |
| ${ }^{\text {AC }}$ | Peak Output Current | Design Intent; verified via simulation. |  | 3.5 |  | A |
| VOH to VOL | Driver Output Swing Range | $O A$ or $O B=$ " 1 ", voltage referenced to GND | 3 |  | 13.2 | v |

DC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENTS |  |  |  |  |  |  |
| IDD | Logic Supply Quiescent Current | PD = Low |  | 4.0 | 6.0 | mA |
| IDD-PDN | Logic Supply Power-down Current | PD = High |  |  | 12 | $\mu \mathrm{A}$ |
| IH | Driver Supply Quiescent Current | PD = Low, outputs unloaded |  |  | 15 | $\mu \mathrm{A}$ |
| IH_PDN | Driver Supply Power-down Current | PD = High |  |  | 2.5 | $\mu \mathrm{A}$ |

AC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## SWITCHING CHARACTERISTICS

| $\mathrm{t}_{\mathrm{R}}$ | Driver Rise Time | Figure 2, OA, OB: $\begin{aligned} & C L=100 \mathrm{pF} / 1 \mathrm{k} \\ & 10 \% \text { to } 90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V} \end{aligned}$ |  | 1.2 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{F}}$ | Driver Fall Time | Figure 2, OA, OB: $\begin{aligned} & C L=100 \mathrm{pF} / 1 \mathrm{k} \\ & 10 \% \text { to } 90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V} \end{aligned}$ |  | 1.4 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Driver Rise Time | Figure 2, OA, OB: CL = 1nF $10 \%$ to $90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V}$ |  | 6.2 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Driver Fall Time | Figure 2, OA, OB: CL = 1nF $10 \%$ to $90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V}$ |  | 6.9 | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 100pF/1k |  | 10.9 | ns |
| tpdF | Input to Output Propagation Delay |  |  | 10.7 | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 330pF |  | 12.8 | ns |
| tpdF | Input to Output Propagation Delay |  |  | 12.5 | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 680pF |  | 14.5 | ns |
| tpdF | Input to Output Propagation Delay |  |  | 14.1 | ns |
| tSkewR | Channel-to-Channel tpdR Spread with Same Loads Both Channels | Figure 3, All loads |  | <0.5 | ns |
| tSkewF | Channel-to-Channel tpdF Spread with Same Loads Both Channels | Figure 3, All loads |  | <0.5 | ns |
| FMAX | Maximum Operating Frequency |  | 70 |  | MHz |
| TMIN | Minimum Pulse Width |  | 6 |  | ns |
| $P D_{\text {EN }}$ | Power-down to Power-on Time |  |  | 650 | ns |
| PD ${ }_{\text {DIS }}$ | Power-on to Power-down Time |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{EN}}$ | Enable time; $\overline{\text { ENABLE }}$ switched high to low. |  |  | 40 | ns |
| ${ }^{\text {DIS }}$ | Disable time; $\overline{\text { ENABLE }}$ switched low to high. |  |  | 40 | ns |

NOTE:
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.


FIGURE 2. TEST CIRCUIT; OUTPUT RISE $\left(t_{R}\right) /$ FALL $\left(t_{F}\right)$ TIMES

$t_{\text {SKEW }} \mathbf{R}=\mid \operatorname{tpdR}$ CHN A - tpdR CHN B|
FIGURE 3. TEST CIRCUIT; PROPAGATION (tPD) DELAY
Typical Performance Curves (See TTpical Pertomance Cures Discussion" on pase (11)


FIGURE 4. DRIVER $r_{O N}$ vs $\mathbf{V}_{H}$ VOLTAGE (SOURCING CURRENT)


FIGURE 5. DRIVER ron vs $\mathbf{V}_{H}$ VOLTAGE (SINKING CURRENT)

## Typical Performance Curves (see Typical Performance cures 1 Isussion" on pase 11) (Coniturued)



FIGURE 6. $r_{\text {ON }}$ vs $V_{D D}$ VOLTAGE (SOURCING CURRENT)


FIGURE 8. QUIESCENT $I_{D D}$ vs $V_{D D}$

$\mathrm{V}_{\mathrm{H}}$, DRIVE RAIL (V)
FIGURE 10. QUIESCENT $\mathbf{I}_{\mathbf{H}}$ vs $\mathbf{V}_{\mathrm{H}}$


FIGURE 7. $r_{\text {ON }}$ vs $V_{\text {DD }}$ VOLTAGE (SINKING CURRENT)


FIGURE 9. OPERATING IDD vs $V_{H}$ AT 50MHz (NO LOAD)

$\mathrm{V}_{\mathrm{H}}$, DRIVE RAIL (V)
FIGURE 11. OPERATING $\mathbf{I}_{H}$ vs $\mathbf{V}_{H}$ AT 50MHz (NO LOAD)

## Typical Performance Curves (sse Typical Pertormance curves Iscussion" on pase 11 ) (Conitinued)



FIGURE 12. IDD vs FREQUENCY (DUAL CHANNEL, NO LOAD)


FIGURE 14. VIH LOGIC THRESHOLDS vs VDD



FIGURE 13. IH vs FREQUENCY (DUAL CHANNEL, NO LOAD)


FIGURE 15. VIL LOGIC THRESHOLDS vs VDD


FIGURE 17. $\mathbf{t}_{\mathbf{F}}$ vs TEMPERATURE

## Typical Performance Curves (sse Typical Pertormance curves iscussion" on pase 11) (Coniturued)



FIGURE 18. tpdR vs TEMPERATURE


FIGURE 20. $t_{R}$ vs $V_{D D}$


FIGURE 22. $t_{R}$ vs $V_{H}$


FIGURE 19. tpdF vs TEMPERATURE


FIGURE 21. $t_{F}$ vs $V_{D D}$


FIGURE 23. $\mathbf{t}_{\mathbf{F}}$ vs $\mathbf{V}_{\mathrm{H}}$

Typical Performance Curves (See 'Tyical Performance Cuves 0 iscussion on on pase e 11) (continued)


FIGURE 24. tpdR vs $V_{D D}$


FIGURE 26. tpdR vs $\mathbf{V}_{\mathrm{H}}$


FIGURE 28. tSkewR vs TEMPERATURE


FIGURE 25. tpdF vs $V_{D D}$


FIGURE 27. tpdF vs $\mathrm{V}_{\mathrm{H}}$


FIGURE 29. tSkewF vs TEMPERATURE

## Typical Performance Curves (sse Expical Perormanece curves iscussion" on pase 11) (Continued)



FIGURE 30. tSkewR vs VDD


FIGURE 32. $\mathbf{t S k e w}$ vs $\mathbf{V}_{\mathbf{H}}$

## Typical Performance Curves Discussion

## ron

The $r_{O N}$ source is tested by placing the device in constant drive high condition and connecting a -50mA constant current source to the driver output. The voltage drop is measured from $\mathrm{V}_{\mathrm{H}}$ to driver output for $\mathrm{r}_{\mathrm{ON}}$ calculations.

The $r_{O N}$ sink is tested by placing the device in constant driver low condition and connecting a +50 mA constant current source. The voltage drop from driver out to ground is measured for $r_{\text {ON }}$ calculations.

## Dynamic Tests

All dynamic tests are conducted with ISL55110 and ISL55111 evaluation board(s) (ISL55110_11EVAL2Z). Driver loads are soldered to the evaluation board. Measurements are collected with P6245 active FET Probes and TDS5104 oscilloscope. Pulse stimulus is provided by HP8131 pulse generator.

The ISL55110 and ISL55111 evaluation boards provide test point fields for leadless connection to either an active FET


FIGURE 31. tSkewF vs VD


FIGURE 33. tSkewF vs $\mathbf{V}_{\mathrm{H}}$
probe or differential probe. "TP - IN_A/_B" test points are used for monitoring pulse input stimulus. "TP - OA/OB" allows monitoring of driver output waveforms. $\mathrm{C}_{6}$ and $\mathrm{C}_{7}$ are the usual placement for driver loads. $\mathbf{R}_{3}$ and $\mathbf{R}_{4}$ are not populated and are provided for user-specified, more complex load characterization.

## Pin Skew

Pin skew measurements are based on the difference in propagation delay of the two channels. Measurements are made on each channel from the $50 \%$ point on the stimulus point to the $50 \%$ point on the driver output. The difference in the propagation delay for Channel $A$ and Channel $B$ is considered to be skew.

Both rising propagation delay and falling propagation delay are measured and report as tSkewR and tSkewF.

## 50MHz Tests

50 MHz Tests reported as no load actually include evaluation board parasitics and a single TEK 6545 FET probe. However, no driver load components are installed and $\mathrm{C}_{6}$ through $\mathrm{C}_{9}$ and $\mathrm{R}_{3}$ through $\mathrm{R}_{6}$ are not populated.

## General

3. The ambient tests are repeated with $\mathrm{V}_{\mathrm{DD}}$ of 3.3 V and $\mathrm{V}_{\mathrm{H}}$ data points of $3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V}$ and 12 V .
The most dynamic measurements are presented in three ways:
4. Over-temperature with a $\mathrm{V}_{\mathrm{DD}}$ of 3.6 V and $\mathrm{V}_{\mathrm{H}}$ of 12 V .
5. At ambient with $\mathrm{V}_{\mathrm{H}}$ set to 12 V and $\mathrm{V}_{\mathrm{DD}}$ data points of 2.5 V , $3.5 \mathrm{~V}, 4.5 \mathrm{~V}$ and 5.50 V .


FIGURE 34. ISL55110_11EVAL2Z (QFN) EVALUATION BOARD

## Detailed Description

The ISL55110 and ISL55111 are dual high-speed MOSFET drivers intended for applications requiring accurate pulse generation and buffering. Target applications include ultrasound, CCD imaging, automotive piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high-speed operation with low skew as required in large CCD array imaging applications.

The ISL55110 and ISL55111 are compatible with 3.3 V and 5 V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width. The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in anti-phase. Both channels of the device have independent inputs to allow external time phasing if required.

In addition to driving power MOSFETs, the ISL55110 and ISL55111 are well suited for other applications such as bus, control signal and clock drivers for large memory arrays on microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge pump voltage inverters.

## Input Stage

The input stage is a high impedance buffer with rise/fall hysteresis. This means that the inputs will be directly compatible with both TTL and lower voltage logic over the entire $\mathrm{V}_{\mathrm{DD}}$ range.
The user should treat the inputs as high-speed pins and keep rise and fall times to <2ns.

## Output Stage

The ISL55110 and ISL55111 outputs are high-power CMOS drivers swinging between ground and $\mathrm{V}_{\mathrm{H}} \cdot$ At $\mathrm{V}_{\mathrm{H}}=12 \mathrm{~V}$, the output impedance of the inverter is typically $3.0 \Omega$. The high peak current capability of the ISL55110 and ISL55111 enables it to drive a 330 pF load to 12 V with a rise time of $<3.0 \mathrm{~ns}$ over the full temperature range. The output swing of the ISL55110 and ISL55111 comes within $<30 \mathrm{mV}$ of the $\mathrm{V}_{\mathrm{H}}$ and Ground rails.

## Application Notes

Although the ISL55110 and ISL55111 are simply dual level shifting drivers, there are several areas to which careful attention must be paid.

## Grounding

Since the input and the high current output current paths both include the ground pin, it is very important to minimize any common impedance in the ground return. Since the ISL55111 has one inverting input, any common impedance will generate negative feedback and may degrade the delay times and rise and fall times. Use a ground plane if possible or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ISL55110 and ISL55111 as possible.

## Bypassing

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors, which have a low impedance over a wide frequency range should be used. A $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a low inductance $0.1 \mu \mathrm{~F}$ capacitor is usually sufficient bypassing.

## Output Damping

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

1. Reduce inductance by making printed circuit board traces as short as possible.
2. Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
3. Use small damping resistor in series with the output of the ISL55110 and ISL55111. Although this reduces ringing, it will also slightly increase the rise and fall times.
4. Use good bypassing techniques to prevent supply voltage ringing.

## Power Dissipation Calculation

The Power dissipation equation has three components:

1. Quiescent power dissipation.
2. Power dissipation due to internal parasitics.
3. Power dissipation because of the load capacitor.

Power dissipation due to internal parasitics is usually the most difficult to accurately quantitize. This is primarily due to crowbar current which is a product of both the high and low drivers conducting effectively at the same time during driver transitions. Design goals always target the minimum time for this condition to exist. Given that how often this occurs is a product of frequency, crowbar effects can be characterized as internal capacitance.

Lab tests are conducted with driver outputs disconnected from any load. With design verification packaging, bond wires are removed to aid in the characterization process. Based on laboratory tests and simulation correlation of those results, Equation 1 defines the ISL55110 and ISL55111 power dissipation per channel:

$$
\begin{align*}
\mathrm{P}= & \mathrm{V}_{\mathrm{DD}} \times 3.3 \mathrm{e}-3+10 \mathrm{pF} \times \mathrm{V}_{\mathrm{DD}}{ }^{2} \times \mathrm{f}+135 \mathrm{pF} \times \mathrm{VH}^{2} \times \mathrm{f}+ \\
& \mathrm{CL} \times \mathrm{VH}^{2} \times \mathrm{f}(\text { Watts } / \text { Channel }) \tag{EQ.1}
\end{align*}
$$

- Where 3.3 mA is the quiescent current from the $\mathrm{V}_{\mathrm{DD}}$. This forms a small portion of the total calculation. When figuring two channel power consumption, only include this current once.
- 10 pF is the approximate parasitic capacitor (inverters, etc.), which the $\mathrm{V}_{\mathrm{DD}}$ drives.
- 135 pF is the approximate parasitic at the $\mathrm{D}_{\text {OUT }}$ and its buffers. This includes the effect of the crowbar current.
- $C_{L}$ is the load capacitor being driven.


## Power Dissipation Discussion

Specifying continuous pulse rates, driver loads and driver level amplitudes are key in determining power supply requirements, as well as dissipation/cooling necessities. Driver output patterns also impact these needs. The faster the pin activity, the greater the need to supply current and remove heat.

As detailed in the "Power Dissipation Calculation" on page 13, power dissipation of the device is calculated by taking the DC current of the $\mathrm{V}_{\mathrm{DD}}$ (logic) and $\mathrm{V}_{\mathrm{H}}$ current (driver rail) times the respective voltages and adding the product of both calculations. The average DC current measurements of $I_{D D}$ and IH should be done while running the device with the planned $V_{D D}$ and $V_{H}$ levels and driving the required pulse activity of both channels at the desired operating frequency and driver loads.

Therefore, the user must address power dissipation relative to the planned operating conditions. Even with a device mounted per Notes 4 or 5 under "Thermal Information", given the high speed pulse rate and amplitude capability of the ISL55110 and ISL55111, it is possible to exceed the $+150^{\circ} \mathrm{C}$ "absolute maximum junction temperature". Therefore, it is important to calculate the maximum junction temperature for the application to determine if operating conditions need to be modified for the device to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:
$P_{\text {DMAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\theta_{\text {JA }}}$
Where:

- TJMAX $=$ Maximum junction temperature
- $\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $P_{\text {DMAX }}=$ Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads. Power also depends on number of channels changing state and frequency of operation. The extent of continuous active pulse generation will greatly effect dissipation requirements.

The user should evaluate various heatsink/cooling options in order to control the ambient temperature part of the equation. This is especially true if the user's applications require continuous, high-speed operation. A review of the $\theta_{\mathrm{JA}}$ ratings of the TSSOP and QFN packages clearly show the QFN package to have better thermal characteristics.

The reader is cautioned against assuming a calculated level of thermal performance in actual applications. A careful inspection of conditions in your application should be conducted. Great care must be taken to ensure die temperature does not exceed $+150^{\circ} \mathrm{C}$ Absolute Maximum Thermal Limits.

Important Note: The ISL55110 and ISL55111 QFN package metal plane is used for heat sinking of the device. It is electrically connected to ground (i.e., pin11).

## Power Supply Sequencing

Apply $\mathrm{V}_{\mathrm{DD}}$, then $\mathrm{V}_{\mathrm{H}}$.

## Power-Up Considerations

Digital inputs should never be undriven. Do not apply slow analog ramps to the inputs. Again, place decoupling caps as close to the package as possible for both $V_{D D}$ and especially $V_{H}$.

## Special Loading

With most applications, the user will usually have a special load requirement. Please contact Intersil for evaluation boards.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| January 29, 2015 | FN6228.8 | Page 1, "Description" section, 4th sentence, removed the word "automotive" before the word piezoelectric". "Applications", removed 3rd bullet item: "Automotive piezo driver applications" |
| May 30, 2014 | FN6228.7 | Throughout document, changed "HIZ" to "ENABLE" and "PDN" pin references to "PD". <br> Page 2, "Pin Descriptions" table; Changed "Function" entries for GND and ENABLE pins. Added EP row. <br> Page 3, "Ordering Info" table; Added "TSSOP" or "QFN" to the Evaluation board entries to clarify. <br> Page 4 and page 5; Changed "Driver Output Swing Range" Test Conditions entry from "VH voltage to Ground" to "OA or OB = "1", Voltage referenced to GND and changed "Driver Supply Quiescent Current" "Test Conditions" entry from "No resistive load DOUT" to "Outputs Unloaded". Added "Figure 1" reference to the driver rise and fall time "Test Conditions". <br> Page 5; Changed "t ${ }_{E N}$ " and "tDIS" descriptions. <br> Figure 2 on page 6: changed "Thresholds" to "Times" in title. Figure 3 on page 6: in "tSKEWR" equation, changed "CHN 1" and "CHN 2" to "CHN A" and "CHN B" and added "absolute value" indicator. Figures 4 and 5 : changed "Resistance" to "Voltage" in titles. <br> Figures 6 and 7: changed "Resistance" to "Voltage" in titles. Figures 9 and 11: added "Operating" to titles. <br> Figure 12: Fixed Y-axis scale. Figures 14 and 15: Added "vs. VDD" to titles. <br> Figures 32 and 33 : changed $X$-axis Label from " $\mathrm{V}_{\mathrm{DD}}$ " to " VH ". <br> Figure 34: Added "QFN" to title. <br> "Power Dissipation Discussion" on page 14, changed "It is electrically connected to the negative supply potential ground" to "It is electrically connected to ground (i.e., pin11)" and, in the "Special Loading" section, removed text "or to request a device characterization to your requirements in our lab". |
| August 8, 2013 | FN6228.6 | Page 4 In Electrical Spec Table changed units from mA to $\mu \mathrm{A}$ II_H Input Current Logic <br> High <br> ENABLE = VDD <br> (QFN only)- |
| July 9, 2012 | FN6228.5 | Page 4- Removed "Recommended Operating Conditions table", which was located above dc electrical spec. table and placed in the abs max ratings table to meet Intersil standards. <br> Page 5 - DC Electrical Spec: Modified IH-PDN parameter (Driver Supply Power-Down Current) Max limit value from $1 \mu$ to $2.5 \mu$. <br> Added Revision History table on page 15. |
| February 9, 2011 | FN6228.4 | For 8 Id TSSOP, added theta JC value of 46C/W. Added foot note that for TSSOP package theta JC the case temp location is measured in the center of the top of the package. |
| February 4, 2011 |  | Page 1: Added following sentence to 3rd paragraph: "Both inputs of the device have independent inputs to allow external time phasing if required." <br> Updated Tape \& Reel note in Ordering Information on page 3 from "Add "-T" suffix for tape and reel." to new standard "Add "-T*" suffix for tape and reel." The "*" covers all possible tape and reel options <br> Added MSL note to Ordering Information <br> Page 5: Updated over temp note in Min Max column of spec tables from "Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested." to new standard "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." <br> Page 13: Changed Equation 1 from: <br> P VDD?3.3e-= 3+10pF?VDD2?f+135pF?VH2?f+ (EQ. 1) <br> CL?VH2?f (Watts/Channel) To P VDD $3.3 \mathrm{e}-\times 3+10 \mathrm{pF} \times \mathrm{VDD} 2 \times \mathrm{f}+135 \mathrm{pF} \times \mathrm{VH} 2 \times \mathrm{f}+\mathrm{CL} \times \mathrm{VH} 2$ <br> (Watts/Channel) (EQ. 1) <br> Page 14: Removed the following sentence from "Power Supply Sequencing": <br> "The ISL55110, ISL55111 references both VDD and the VH driver supplies with respect to Ground. Therefore, apply VDD, then VH." <br> Replaced with: "Apply VDD, then VH." <br> Added subsection "Power Up Considerations" and moved text that was in the "Power Supply Sequencing" section to this section. ("Digital Inputs should...especially VH.") <br> Page 18- Updated POD M8.173 as follows: <br> Updated to new POD standards as follows: Moved dimensions from table onto drawing. Added Land Pattern. No dimension changes. |
| March 14, 2008 | FN6228.0 | Initial Release |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2006-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)


BOTTOM VIEW


FOR ODD TERUIIIML/SIDE


FOR EVEN TERMMNAL/SIDE

L16.4x4A
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220-VGGD-10)

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.80 | 0.90 | 1.00 | - |
| A1 | - | - | 0.05 | - |
| A2 | - | - | 1.00 | 9 |
| A3 | 0.20 REF |  |  | 9 |
| b | 0.18 | 0.25 | 0.30 | 5, 8 |
| D | 4.00 BSC |  |  | - |
| D1 | 3.75 BSC |  |  | 9 |
| D2 | 2.30 | 2.40 | 2.55 | 7, 8 |
| E | 4.00 BSC |  |  | - |
| E1 | 3.75 BSC |  |  | 9 |
| E2 | 2.30 | 2.40 | 2.55 | 7, 8 |
| e | 0.50 BSC |  |  | - |
| k | 0.25 | - | - | - |
| L | 0.30 | 0.40 | 0.50 | 8 |
| L1 | - | - | 0.15 | 10 |
| N | 16 |  |  | 2 |
| Nd | 4 |  |  | 3 |
| Ne | 4 |  |  | 3 |
| P | - | - | 0.60 | 9 |
| q | - | - | 12 | 9 |
|  |  |  |  | Rev. 2 3/0 |

## NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. $N$ is the number of terminals.
3. Nd and Ne refer to the number of terminals on each $D$ and $E$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P \& q are present when Anvil singulation method is used and not present for saw singulation.
10. Depending on the method of lead termination at the edge of the package, a maximum 0.15 mm pull back (L1) maybe present. $L$ minus $L 1$ to be equal to or greater than 0.3 mm .

## Package Outline Drawing

## M8.173

8 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 2, 01/10


SIDE VIEW


TYPICAL RECOMMENDED LAND PATTERN


DETAIL "X"

NOTES:

1. Dimensions are in millimeters.

Dimensions in () for Reference Only.
2. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
3. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 per side.
4. Dimensions are measured at datum plane H .
5. Dimensioning and tolerancing per ASME Y14.5M-1994.
6. Dimension on lead width does not include dambar protrusion. Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm .
7. Conforms to JEDEC MO-153, variation AC. Issue E

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ

