The ISL55110 and ISL55111 are dual high speed MOSFET drivers intended for applications requiring accurate pulse generation and buffering. Target applications include ultrasound, CCD imaging, piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high-speed operation with low skew, as required in large CCD array imaging applications.
The ISL55110, ISL55111 are compatible with 3.3 V and 5 V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width. The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in anti-phase.

ISL55110 and ISL55111 have a power-down mode for low power consumption during equipment standby times, making it ideal for portable products.

The ISL55110 and ISL55111 are available in 16 Ld Exposed pad QFN packaging and 8 Ld TSSOP. Both devices are specified for operation over the full $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- 5V to 12 V pulse amplitude
- High current drive 3.5A
- 6ns minimum pulse width
- 1.5 ns rise and fall times, 100 pF load
- Low skew
- 3.3V and 5V logic compatible
- In-phase (ISL55110) and anti-phase outputs (ISL55111)
- Small QFN and TSSOP packaging
- Low quiescent current
- Pb-free (RoHS compliant)


## Applications

- Ultrasound MOSFET driver
- CCD array horizontal driver
- Clock driver circuits

ISL55110 AND ISL55111 DUAL DRIVER

*ENABLE AVAILABLE IN QFN PACKAGE ONLY
**ISL55111 IN-B IS INVERTING
FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

## Pin Configurations



## Pin Descriptions

| 16 LD QFN | 8 LD TSSOP | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | 1 | VDD | Logic power. |
| 10 | 6 | VH | Driver high rail supply. |
| 11 | 7 | GND | Ground, return for both VH rail and VDD logic supply. This is also the potential of the QFN's exposed pad (EP). |
| 3 | 2 | PD | Power-down. Active logic high places part in power-down mode. |
| 2 | - | ENABLE | QFN packages only. When the ENABLE pin is low, the device will operate normally (outputs controlled by the inputs). When the ENABLE pin is tied high, the output will be tri-stated. In other words, it will act as if it is open or floating regardless of what is on the IN -x pins. This provides high-speed enable control over the driver outputs. |
| 5 | 4 | IN-A | Logic level input that drives OA to VH rail or ground. Not inverted. |
| 4 | 3 | IN-B, $\overline{\text { IN-B }}$ | Logic level input that drives OB to VH rail or ground. Not inverted on ISL55110, inverted on ISL55111. |
| 9 | 5 | OA | Driver output related to IN-A. |
| 12 | 8 | OB | Driver output related to IN-B. |
| $\begin{gathered} 6,7,8,13,14 \\ 15,16 \end{gathered}$ | - | NC | No internal connection. |
| EP | - | EP | Exposed thermal pad. Connect to GND and follow good thermal pad layout guidelines. |

## Ordering Information

| PART NUMBER (Notes 2, 3) | PART MARKING | PACKAGE DESCRIPTION (RoHS Compliant) | PKG. DWG. \# | CARRIER TYPE <br> (Note 1) | TEMP. RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL55110IRZ | 55110IRZ | 16 Ld QFN | L16.4x4A | Tube | -40 to $+85^{\circ} \mathrm{C}$ |
| ISL55110IRZ-T |  |  |  | Reel, 6k |  |
| ISL55110IRZ-T7A |  |  |  | Reel, 250 |  |
| ISL55110IVZ | 55110 IVZ | 8 Ld TSSOP | M8.173 | Tube |  |
| ISL55110IVZ-T |  |  |  | Reel, 2.5k |  |
| ISL55110IVZ-T7A |  |  |  | Reel, 250 |  |
| ISL55111/RZ | 55111IRZ | 16 Ld QFN | L16.4x4A | Tube |  |
| ISL55111IRZ-T |  |  |  | Reel, 6k |  |
| ISL55111IVZ | 55111 IVZ | 8 Ld TSSOP | M8.173 | Tube |  |
| ISL55111IVZ-T |  |  |  | Reel, 2.5k |  |
| ISL55110EVAL1Z | TSSOP Evaluation Board |  |  |  |  |
| ISL55110EVAL2Z | QFN Evaluation Board |  |  |  |  |
| ISL55111EVAL1Z | TSSOP Evaluation Board |  |  |  |  |
| ISL55111EVAL2Z | QFN Evaluation Board |  |  |  |  |

## NOTES:

1. See TB347 for details about reel specifications.
2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), see the device information pages for ISL55110 and ISL55111. For more information about MSL, see TB363.

| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ to GND | 14.0V |
| $V_{\text {DD }}$ to GND | 6.5V |
| VIN-A, VIN-B, PD, ENABLE | (GND - 0.5 V ) to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}\right)$ |
| OA, OB | . (GND - 0.5) to (VH + 0.5V) |
| Maximum Peak Output Current | 300 mA |
| ESD Rating |  |
| Human Body Model . . . | 3 kV |

## Thermal Information

| Thermal Resistance | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\text {JC }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: |
| 16 Ld (4×4) QFN Package (Notes 5, 6) | 45 | 3.0 |
| 8 Ld TSSOP Package ( Notes 4, 7) | 140 | 46 |
| Maximum Junction Temperature (Plastic Package) . . . . . . . . . +15 |  |  |
| Maximum Storage Temperature Range. . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| b-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493 |  |  |

## Recommended Operating Conditions

| Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Drive Supply Voltage ( $\mathrm{V}_{\mathrm{H}}$ ) | 5 V to 13.2 V |
| Logic Supply Voltage (VD) | 2.7V to 5.5V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | . $+150^{\circ} \mathrm{C}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high-effective thermal conductivity test board in free air. See TB379 for details.
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with direct attach features. See TB379.
6. For $\theta_{\mathrm{Jc}}$, the case temperature location is the center of the exposed metal pad on the package underside.
7. For $\theta_{\mathrm{JC}}$, the case temperature location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

DC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC CHARACTERISTICS |  |  |  |  |  |  |
| VIX_LH | Logic Input Threshold - Low-to-High | $I_{I H}=1 \mu A: V I N-A, ~ V I N-B$ | 1.32 | 1.42 | 1.52 | V |
| VIX_HL | Logic Input Threshold - High-to-Low | $\mathrm{I}_{\text {IL }}=1 \mu \mathrm{~A}:$ VIN-A, VIN-B | 1.12 | 1.22 | 1.32 | V |
| VHYS | Logic Input Hysteresis | VIN-A, VIN-B |  | 0.2 |  | V |
| VIH | Logic Input High Threshold | PD | 2.0 |  | VDD | V |
| VIL | Logic Input Low Threshold | PD | 0 |  | 0.8 | V |
| VIH | Logic Input High Threshold | ENABLE - QFN only | 2.0 |  | VDD | V |
| VIL | Logic Input Low Threshold | ENABLE- QFN only | 0 |  | 0.8 | V |
| IIX_H | Input Current Logic High | VIN-A, VIN-B = VDD |  | 10 | 20 | nA |
| IIX_L | Input Current Logic Low | VIN-A, VIN-B $=0 \mathrm{~V}$ |  | 10 | 20 | nA |
| II_H | Input Current Logic High | PD = VDD |  | 10 | 20 | nA |
| II_L | Input Current Logic Low | $\mathrm{PD}=0 \mathrm{~V}$ |  | 10 | 15 | nA |
| II_H | Input Current Logic High | $\overline{\text { ENABLE }}=$ VDD (QFN only) |  |  | 12 | $\mu \mathrm{A}$ |
| II_L | Input Current Logic Low | $\overline{\text { ENABLE }}=0 \mathrm{~V}$ (QFN only) | -25 |  |  | nA |
| DRIVER CHARACTERISTICS |  |  |  |  |  |  |
| ${ }^{\text {D }}$ S | Driver Output Resistance | OA, OB |  | 3 | 6 | $\Omega$ |
| $I_{\text {DC }}$ | Driver Output DC Current (>2s) |  |  | 100 |  | mA |
| $\mathrm{I}_{\mathrm{AC}}$ | Peak Output Current | Design Intent; verified via simulation. |  | 3.5 |  | A |
| VOH to VOL | Driver Output Swing Range | $O A$ or $O B=" 1$ ", voltage referenced to GND | 3 |  | 13.2 | V |

DC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN (Note 8) | TYP |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENTS |  |  |  |  |  |  |
| IDD | Logic Supply Quiescent Current | PD = Low |  | 4.0 | 6.0 | mA |
| IDD-PDN | Logic Supply Power-down Current | PD = High |  |  | 12 | $\mu \mathrm{A}$ |
| IH | Driver Supply Quiescent Current | PD = Low, outputs unloaded |  |  | 15 | $\mu \mathrm{A}$ |
| IH_PDN | Driver Supply Power-down Current | PD = High |  |  | 2.5 | $\mu \mathrm{A}$ |

AC Electrical Specifications $\mathrm{V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Driver Rise Time | Figure 2, OA, OB: $\begin{aligned} & C L=100 \mathrm{pF} / 1 \mathrm{k} \\ & 10 \% \text { to } 90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V} \end{aligned}$ |  | 1.2 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Driver Fall Time | Figure 2, OA, OB: $\begin{aligned} & C L=100 \mathrm{pF} / 1 \mathrm{k} \\ & 10 \% \text { to } 90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V} \end{aligned}$ |  | 1.4 |  | ns |
| $t_{R}$ | Driver Rise Time | Figure 2, OA, OB: CL = 1nF $10 \%$ to $90 \%, \mathrm{VOH}-\mathrm{VOL}=12 \mathrm{~V}$ |  | 6.2 |  | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Driver Fall Time | Figure 2, OA, OB: CL = 1nF $10 \%$ to $90 \%$, VOH - VOL $=12 \mathrm{~V}$ |  | 6.9 |  | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 100pF/1k |  | 10.9 |  | ns |
| tpdF | Input to Output Propagation Delay |  |  | 10.7 |  | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 330pF |  | 12.8 |  | ns |
| tpdF | Input to Output Propagation Delay |  |  | 12.5 |  | ns |
| tpdR | Input to Output Propagation Delay | Figure 3, load 680pF |  | 14.5 |  | ns |
| tpdF | Input to Output Propagation Delay |  |  | 14.1 |  | ns |
| tSkewR | Channel-to-Channel tpdR Spread with Same Loads Both Channels | Figure 3, All loads |  | <0.5 |  | ns |
| tSkewF | Channel-to-Channel tpdF Spread with Same Loads Both Channels | Figure 3, All loads |  | <0.5 |  | ns |
| FMAX | Maximum Operating Frequency |  | 70 |  |  | MHz |
| TMIN | Minimum Pulse Width |  | 6 |  |  | ns |
| $\mathrm{PD}_{\mathrm{EN}}$ | Power-down to Power-on Time |  |  | 650 |  | ns |
| PD ${ }_{\text {DIS }}$ | Power-on to Power-down Time |  |  | 40 |  | ns |
| $t_{\text {EN }}$ | Enable time; $\overline{\text { ENABLE }}$ switched high to low. |  |  | 40 |  | ns |
| ${ }^{\text {DIS }}$ | Disable time; $\overline{\text { ENABLE }}$ switched low to high. |  |  | 40 |  | ns |

NOTE:
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.


FIGURE 2. TEST CIRCUIT; OUTPUT RISE $\left(t_{R}\right) /$ FALL $\left(t_{F}\right)$ TIMES

$t_{\text {SKEW }}$ = |tpdR CHN A - tpdR CHN B|
FIGURE 3. TEST CIRCUIT; PROPAGATION (tPD) DELAY
Typical Performance Curves (see 'Tvicala Peformance Curves Discussion" on pase 11)


FIGURE 4. DRIVER $r_{O N}$ vs $\mathbf{V}_{H}$ VOLTAGE (SOURCING CURRENT)


FIGURE 5. DRIVER $r_{O N}$ vs $\mathbf{V}_{\mathbf{H}}$ VOLTAGE (SINKING CURRENT)

## Typical Performance Curves (see Typical Pertormance curves iscussion" on pase 11) (continued)



FIGURE 6. $r_{O N}$ vs $V_{D D}$ VOLTAGE (SOURCING CURRENT)


FIGURE 8. QUIESCENT IDD vs VDD

$\mathrm{V}_{\mathrm{H}}$, DRIVE RAIL (V)
FIGURE 10. QUIESCENT $\mathbf{I}_{\mathrm{H}}$ vs $\mathbf{V}_{\mathrm{H}}$


FIGURE 7. $r_{O N}$ vs $V_{\text {DD }}$ VOLTAGE (SINKING CURRENT)


FIGURE 9. OPERATING IDD vs $V_{H}$ AT 50MHz (NO LOAD)


FIGURE 11. OPERATING $\mathbf{I}_{\mathrm{H}}$ vs $\mathbf{V}_{\mathbf{H}}$ AT 50MHz (NO LOAD)

## Typical performance Curves (See "Typical Performance Curves Discussion" on page 11) (Continued)



FIGURE 12. IDD vs FREQUENCY (DUAL CHANNEL, NO LOAD)


FIGURE 14. VIH LOGIC THRESHOLDS vs $V_{\text {DD }}$



FIGURE 13. IH vs FREQUENCY (DUAL CHANNEL, NO LOAD)


FIGURE 15. VIL LOGIC THRESHOLDS vs $V_{D D}$


FIGURE 17. $\mathbf{t}_{\mathbf{F}}$ vs TEMPERATURE

## Typical Performance Curves (sse "Iypical Peftomannee curves iscussion" on pase 11 ) (Continued)



FIGURE 18. tpdR vs TEMPERATURE


FIGURE 20. $t_{R}$ vs $V_{D D}$


FIGURE 22. $t_{R}$ vs $\mathbf{V}_{\mathbf{H}}$


FIGURE 19. tpdF vs TEMPERATURE


FIGURE 21. $t_{F}$ vs $V_{D D}$


FIGURE 23. $\mathbf{t}_{\mathbf{F}}$ vs $\mathbf{V}_{\mathrm{H}}$



FIGURE 24. tpdR vs $V_{D D}$


FIGURE 26. $\operatorname{tpdR}$ vs $\mathbf{V}_{\mathbf{H}}$


FIGURE 28. tSkewR vs TEMPERATURE


FIGURE 25. tpdF vs $V_{D D}$


FIGURE 27. tpdF vs $\mathbf{V}_{\mathrm{H}}$


FIGURE 29. tSkewF vs TEMPERATURE

Typical Performance Curves (sse Typical Pertomance Curves Disussion" on prase 11) (Continued)


FIGURE 30. tSkewR vs $V_{D D}$


FIGURE 32. $\mathbf{t S k e w}$ vs $\mathbf{V}_{\mathbf{H}}$

## Typical Performance Curves Discussion

## ron

The $r_{O N}$ source is tested by placing the device in constant drive high condition and connecting a -50 mA constant current source to the driver output. The voltage drop is measured from $\mathrm{V}_{\mathrm{H}}$ to driver output for $\mathrm{r}_{\mathrm{ON}}$ calculations.

The $r_{O N}$ sink is tested by placing the device in constant driver low condition and connecting a +50 mA constant current source. The voltage drop from driver out to ground is measured for ron calculations.

## Dynamic Tests

All dynamic tests are conducted with ISL55110 and ISL55111 evaluation board(s) (ISL55110_11EVAL2Z). Driver loads are soldered to the evaluation board. Measurements are collected with P6245 active FET Probes and TDS5104 oscilloscope. Pulse stimulus is provided by HP8131 pulse generator.

The ISL55110 and ISL55111 evaluation boards provide test point fields for leadless connection to either an active FET


FIGURE 31. tSkewF vs $V_{D D}$


FIGURE 33. tSkewF vs $\mathbf{V}_{\mathrm{H}}$
probe or differential probe. "TP - IN_A/_B" test points are used for monitoring pulse input stimulus. "TP - OA/OB" allows monitoring of driver output waveforms. $C_{6}$ and $C_{7}$ are the usual placement for driver loads. $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ are not populated and are provided for user-specified, more complex load characterization.

## Pin Skew

Pin skew measurements are based on the difference in propagation delay of the two channels. Measurements are made on each channel from the $50 \%$ point on the stimulus point to the $50 \%$ point on the driver output. The difference in the propagation delay for Channel $A$ and Channel $B$ is considered to be skew.

Both rising propagation delay and falling propagation delay are measured and report as tSkewR and tSkewF .

## 50MHz Tests

50 MHz Tests reported as no load actually include evaluation board parasitics and a single TEK 6545 FET probe. However, no driver load components are installed and $\mathrm{C}_{6}$ through $\mathrm{C}_{9}$ and $\mathrm{R}_{3}$ through $\mathrm{R}_{6}$ are not populated.

## General

The most dynamic measurements are presented in three ways:

1. Over-temperature with a $V_{D D}$ of 3.6 V and $\mathrm{V}_{\mathrm{H}}$ of 12 V .
2. At ambient with $V_{H}$ set to 12 V and $\mathrm{V}_{\mathrm{DD}}$ data points of 2.5 V , $3.5 \mathrm{~V}, 4.5 \mathrm{~V}$ and 5.50 V .
3. The ambient tests are repeated with $V_{D D}$ of 3.3 V and $\mathrm{V}_{\mathrm{H}}$ data points of $3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V}$ and 12 V .


FIGURE 34. ISL55110_11EVAL2Z (QFN) EVALUATION BOARD

## Detailed Description

The ISL55110 and ISL55111 are dual high-speed MOSFET drivers intended for applications requiring accurate pulse generation and buffering. Target applications include ultrasound, CCD imaging, automotive piezoelectric distance sensing and clock generation circuits.

With a wide output voltage range and low ON-resistance, these devices can drive a variety of resistive and capacitive loads with fast rise and fall times, allowing high-speed operation with low skew as required in large CCD array imaging applications.

The ISL55110 and ISL55111 are compatible with 3.3 V and 5 V logic families and incorporate tightly controlled input thresholds to minimize the effect of input rise time on output pulse width.
The ISL55110 has a pair of in-phase drivers while the ISL55111 has two drivers operating in anti-phase. Both channels of the device have independent inputs to allow external time phasing if required.

In addition to driving power MOSFETs, the ISL55110 and ISL55111 are well suited for other applications such as bus, control signal and clock drivers for large memory arrays on microprocessor boards, where the load capacitance is large and low propagation delays are required. Other potential applications include peripheral power drivers and charge pump voltage inverters.

## Input Stage

The input stage is a high impedance buffer with rise/fall hysteresis. This means that the inputs will be directly compatible with both TTL and lower voltage logic over the entire $V_{D D}$ range. The user should treat the inputs as high-speed pins and keep rise and fall times to <2ns.

## Output Stage

The ISL55110 and ISL55111 outputs are high-power CMOS drivers swinging between ground and $\mathrm{V}_{\mathrm{H}} \cdot$ At $\mathrm{V}_{\mathrm{H}}=12 \mathrm{~V}$, the output impedance of the inverter is typically $3.0 \Omega$. The high peak current capability of the ISL55110 and ISL55111 enables it to drive a 330 pF load to 12 V with a rise time of $<3.0 \mathrm{~ns}$ over the full temperature range. The output swing of the ISL55110 and ISL55111 comes within $<30 \mathrm{mV}$ of the $\mathrm{V}_{\mathrm{H}}$ and Ground rails.

## Application Notes

Although the ISL55110 and ISL55111 are simply dual level shifting drivers, there are several areas to which careful attention must be paid.

## Grounding

Since the input and the high current output current paths both include the ground pin, it is very important to minimize any common impedance in the ground return. Since the ISL55111 has one inverting input, any common impedance will generate negative feedback and may degrade the delay times and rise and fall times. Use a ground plane if possible or use separate ground returns for the input and output circuits. To minimize any common inductance in the ground return, separate the input and output circuit ground returns as close to the ISL55110 and ISL55111 as possible.

## Bypassing

The rapid charging and discharging of the load capacitance requires very high current spikes from the power supplies. A parallel combination of capacitors, which have a low impedance over a wide frequency range should be used. A $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a low inductance $0.1 \mu \mathrm{~F}$ capacitor is usually sufficient bypassing.

## Output Damping

Ringing is a common problem in any circuit with very fast rise or fall times. Such ringing will be aggravated by long inductive lines with capacitive loads. Techniques to reduce ringing include:

1. Reduce inductance by making printed circuit board traces as short as possible.
2. Reduce inductance by using a ground plane or by closely coupling the output lines to their return paths.
3. Use small damping resistor in series with the output of the ISL55110 and ISL55111. Although this reduces ringing, it will also slightly increase the rise and fall times.
4. Use good bypassing techniques to prevent supply voltage ringing.

## Power Dissipation Calculation

The Power dissipation equation has three components:

1. Quiescent power dissipation.
2. Power dissipation due to internal parasitics.
3. Power dissipation because of the load capacitor.

Power dissipation due to internal parasitics is usually the most difficult to accurately quantitize. This is primarily due to crowbar current which is a product of both the high and low drivers conducting effectively at the same time during driver transitions. Design goals always target the minimum time for this condition to exist. Given that how often this occurs is a product of frequency, crowbar effects can be characterized as internal capacitance.

Lab tests are conducted with driver outputs disconnected from any load. With design verification packaging, bond wires are removed to aid in the characterization process. Based on laboratory tests and simulation correlation of those results, Equation 1 defines the ISL55110 and ISL55111 power dissipation per channel:

$$
\begin{align*}
\mathrm{P}= & \mathrm{V}_{\mathrm{DD}} \times 3.3 \mathrm{e}-3+10 \mathrm{pF} \times \mathrm{V}_{\mathrm{DD}}{ }^{2} \times \mathrm{f}+135 \mathrm{pF} \times \mathrm{VH}^{2} \times \mathrm{f}+ \\
& \mathrm{CL} \times \mathrm{VH}^{2} \times \mathrm{f}(\text { Watts } / \text { Channel }) \tag{EQ.1}
\end{align*}
$$

- Where 3.3 mA is the quiescent current from the $\mathrm{V}_{\mathrm{DD}}$. This forms a small portion of the total calculation. When figuring two channel power consumption, only include this current once.
- 10 pF is the approximate parasitic capacitor (inverters, etc.), which the $\mathrm{V}_{\mathrm{DD}}$ drives.
- 135 pF is the approximate parasitic at the $\mathrm{D}_{\text {OUT }}$ and its buffers. This includes the effect of the crowbar current.
- $C_{L}$ is the load capacitor being driven.


## Power Dissipation Discussion

Specifying continuous pulse rates, driver loads and driver level amplitudes are key in determining power supply requirements, as well as dissipation/cooling necessities. Driver output patterns also impact these needs. The faster the pin activity, the greater the need to supply current and remove heat.

As detailed in the "Power Dissipation Calculation" on page 13, power dissipation of the device is calculated by taking the DC current of the $\mathrm{V}_{\mathrm{DD}}$ (logic) and $\mathrm{V}_{\mathrm{H}}$ current (driver rail) times the respective voltages and adding the product of both calculations. The average DC current measurements of $I_{D D}$ and $I H$ should be done while running the device with the planned $V_{D D}$ and $V_{H}$ levels and driving the required pulse activity of both channels at the desired operating frequency and driver loads.

Therefore, the user must address power dissipation relative to the planned operating conditions. Even with a device mounted per Notes 4 or $\underline{5}$ under "Thermal Information", given the high speed pulse rate and amplitude capability of the ISL55110 and ISL55111, it is possible to exceed the $+150^{\circ} \mathrm{C}$ "absolute maximum junction temperature". Therefore, it is important to calculate the maximum junction temperature for the application to determine if operating conditions need to be modified for the device to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:
$P_{\text {DMAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\theta_{\text {JA }}}$
Where:

- $\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature
- $\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $P_{\text {DMAX }}=$ Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads. Power also depends on number of channels changing state and frequency of operation. The extent of continuous active pulse generation will greatly effect dissipation requirements.

The user should evaluate various heatsink/cooling options in order to control the ambient temperature part of the equation. This is especially true if the user's applications require continuous, high-speed operation. A review of the $\theta_{\mathrm{JA}}$ ratings of the TSSOP and QFN packages clearly show the QFN package to have better thermal characteristics.

The reader is cautioned against assuming a calculated level of thermal performance in actual applications. A careful inspection of conditions in your application should be conducted. Great care must be taken to ensure die temperature does not exceed $+150^{\circ} \mathrm{C}$ Absolute Maximum Thermal Limits.

Important Note: The ISL55110 and ISL55111 QFN package metal plane is used for heat sinking of the device. It is electrically connected to ground (i.e., pin11).

## Power Supply Sequencing

Apply $\mathrm{V}_{\mathrm{DD}}$, then $\mathrm{V}_{\mathrm{H}}$.

## Power-Up Considerations

Digital inputs should never be undriven. Do not apply slow analog ramps to the inputs. Again, place decoupling caps as close to the package as possible for both $V_{D D}$ and especially $V_{H}$.

## Special Loading

With most applications, the user will usually have a special load requirement. Contact Renesas for evaluation boards.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| Apr 29, 2021 | 9.0 | Updated links throughout. <br> Updated Ordering information table to include the tape and reel versions and updated notes. <br> Removed About Intersil section. <br> Updated POD L16.4x4A to the latest version changes are as follows: <br> Updated to new POD format by removing table listing dimensions and moving dimensions onto drawing. <br> Added Typical Recommended Land Pattern. Removed package option. <br> Updated bottom view: 2.40 to $2.45+0.10 /-0.152 .45$ (2 dimensions) <br> Updated typical recommend land pattern: 2.40 to 2.45 |
| Jan 29, 2015 | 8.0 | Page 1, "Description" section, 4th sentence, removed the word "automotive" before the word piezoelectric". "Applications", removed 3rd bullet item: "Automotive piezo driver applications" |
| May 30, 2014 | 7.0 | Throughout document, changed "HIZ" to "ENABLE" and "PDN" pin references to "PD". <br> Page 2, "Pin Descriptions" table; Changed "Function" entries for GND and ENABLE pins. Added EP row. <br> Page 3, "Ordering Info" table; Added "TSSOP" or "QFN" to the Evaluation board entries to clarify. <br> Page 4 and page 5; Changed "Driver Output Swing Range" Test Conditions entry from "VH voltage to Ground" to "OA or OB = "1", Voltage referenced to GND and changed "Driver Supply Quiescent Current" "Test Conditions" entry from "No resistive load DOUT" to "Outputs Unloaded". Added "Figure 1" reference to the driver rise and fall time "Test Conditions". <br> Page 5; Changed " $\mathrm{t}_{\text {EN" }}$ and "t DIS " descriptions. <br> Figure 2 on page 6: changed "Thresholds" to "Times" in title. Figure 3 on page 6: in "tSKEWR" equation, changed "CHN 1" and "CHN 2" to "CHN A" and "CHN B" and added "absolute value" indicator. Figures 4 and $\underline{5}$ : changed "Resistance" to "Voltage" in titles. <br> Figures 6 and 7: changed "Resistance" to "Voltage" in titles. Figures 9 and 11: added "Operating" to titles. <br> Figure 12: Fixed Y-axis scale. Figures 14 and 15: Added "vs. VDD" to titles. <br> Figures 32 and 33: changed X -axis Label from " $\mathrm{V}_{\mathrm{DD}}$ " to "VH". <br> Figure 34: Added "QFN" to title. <br> "Power Dissipation Discussion" on page 14, changed "It is electrically connected to the negative supply potential ground" to "It is electrically connected to ground (i.e., pin11)" and, in the "Special Loading" section, removed text "or to request a device characterization to your requirements in our lab". |
| August 8, 2013 | 6.0 | Page 4 In Electrical Spec Table changed units from mA to $\mu \mathrm{A}$ II_H Input Current Logic <br> High <br> ENABLE = VDD <br> (QFN only)- |
| July 9, 2012 | 5.0 | Page 4- Removed "Recommended Operating Conditions table", which was located above dc electrical spec. table and placed in the abs max ratings table to meet Intersil standards. <br> Page 5 - DC Electrical Spec: Modified IH-PDN parameter (Driver Supply Power-Down Current) Max limit value from $1 \mu$ to $2.5 \mu$. <br> Added Revision History table on page 15. |

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision. (Continued)

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| Feb 9, 2011 | 4.0 | For 8 Id TSSOP, added theta JC value of 46C/W. Added foot note that for TSSOP package theta JC the case temp location is measured in the center of the top of the package. <br> Page 1: Added following sentence to 3rd paragraph: "Both inputs of the device have independent inputs to allow external time phasing if required." <br> Updated Tape \& Reel note in Ordering Information on page 3 from "Add "-T" suffix for tape and reel." to new standard "Add "-T*" suffix for tape and reel." The "*" covers all possible tape and reel options <br> Added MSL note to Ordering Information <br> Page 5: Updated over temp note in Min Max column of spec tables from "Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested." to new standard "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design." <br> Page 13: Changed Equation 1 from: <br> P VDD?3.3e-= 3+10pF?VDD2?f+135pF?VH2?f+ (EQ. 1) <br> CL?VH2?f (Watts/Channel) To P VDD $3.3 \mathrm{e}-\times 3+10 \mathrm{pF} \times \mathrm{VDD} 2 \times \mathrm{f}+135 \mathrm{pF} \times \mathrm{VH} 2 \times \mathrm{f}+\mathrm{CL} \times \mathrm{VH} 2$ <br> (Watts/Channel) (EQ. 1) <br> Page 14: Removed the following sentence from "Power Supply Sequencing": <br> "The ISL55110, ISL55111 references both VDD and the VH driver supplies with respect to Ground. Therefore, apply VDD, then VH." <br> Replaced with: "Apply VDD, then VH." <br> Added subsection "Power Up Considerations" and moved text that was in the "Power Supply Sequencing" section to this section. ("Digital Inputs should...especially VH.") <br> Page 18- Updated POD M8.173 as follows: <br> Updated to new POD standards as follows: Moved dimensions from table onto drawing. Added Land Pattern. No dimension changes. |
| Dec 16, 2008 | 3.0 | Typical timing for Power Down / Up and HIZ On / Off have been updated. Removed Max values for Power Down / Up and HIZ On / Off parameters. Updated Pb-free Note to new verbiage based on lead finish. Corrected part marking for ISL55111IRZ (was previously missing a "1"). Updated verbiage for Note 4 to "Parameters with Min/Max..." |
| Dec 12, 2007 | 2.0 | Silicon was re-spun to improve/balance Pulse width characteristics |
| Mar 21, 2007 | 1.0 | Updated POD from L16.4x4 to L16.4x4A in ordering information and page 14. |
| Mar 3, 2007 | 0.0 | Initial Release |

## Package Outline Drawings

L16.4x4A
16 Lead Quad Flat No-Lead Plastic Package
Rev 4, 7/17


## M8. 173

8 Lead Thin Shrink Small Outline Package (TSSOP)
Rev 2, 01/10


TOP VIEW


SIDE VIEW


TYPICAL RECOMMENDED LAND PATTERN


## NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
3. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 per side.
4. Dimensions are measured at datum plane H .
5. Dimensioning and tolerancing per ASME Y14.5M-1994.
6. Dimension on lead width does not include dambar protrusion. Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm .
7. Conforms to JEDEC MO-153, variation AC. Issue E

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
$\underline{00053 \mathrm{P} 0231} 5695657.404 .7355 .5$ LT4936 57.904 .0755 .05882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P

