The ISL6186 USB power controller family provides overcurrent (OC) fault protection for one or more USB ports.

This product family consists of eight individual functional product variants and three package options and is operation rated for a nominal +2.5 V to +5 V range and specified over the full commercial and industrial temperature ranges.
Each ISL6186 type incorporates a $45 \mathrm{~m} \Omega$ P-channel MOSFET power switch for power control and features internal current monitoring, accurate current limiting, and current limited delay to turn-off for system supply protection along with control and communication I/O.

The ISL6186 family offers product variants with specified continuous output current levels of 1.5A, 3A or 3.6A, enable active high or low inputs, and latch off or automatic retry after overcurrent turn-off, making these devices well suited for many low-power applications.

This family of ICs is offered in an industry standard SOIC package as well as in the $70 \%$ smaller $3 \times 3$ DFN package, which provides the same performance and an additional Power-Good output feature in the smallest possible (10 Ld DFN) package.

## Features

- 2.5V to 5V Operating Range
- $45 \mathrm{~m} \Omega$ Integrated Power P-channel MOSFET Switches
- Continuous Current Options for 1.5A, 3A and 3.6A
- Thermally Insensitive 12 ms of Current Limiting Prior to Turn-Off
- Output Discharges with Reverse Current Blocking When Disabled
- Latch-off or Auto Restart and Enable Polarity Options
- $1 \mu \mathrm{~A}$ Off-State Supply Current
- Industry Standard Pin-for-Pin SOIC and Smaller DFN Packages Available


## Applications

- USB Port Power Management Including USB 3.0
- Low Power Electronic Circuit Limiting and Breaker


FIGURE 1. TYPICAL APPLICATION


FIGURE 2. NORMALIZED $r_{D S(O N)}$ TEMPERATURE CHARACTERISTIC CURVE

## Simplified Block Diagram



## Pin Configurations



## Pin Descriptions

| PIN NUMBER |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 8 \mathrm{Ld} \\ \text { SOIC/DFN } \end{gathered}$ | 10 Ld DFN | SYMBOL |  |
| 1 | 1 | GND | IC ground reference |
| 2, 3 | 2, 3, 4 | VIN | Chip bias, Controlled Voltage Input, Undervoltage Lock Out (UVLO). $\mathrm{V}_{I N}$ provides chip bias voltage. At $\mathrm{V}_{\mathrm{IN}}$ $<1.7 \mathrm{~V}$, chip functionality is disabled, $\overline{\mathrm{FLT}}$ is active and floating and OUT is held low. Range OV to 5.5V |
| 4 | 5 | EN/EN | Enable/Disable inputs, Active high (EN) and active low ( $\overline{\mathrm{EN}}$ ) options enable the power switch. These inputs have internal $1 \mathrm{M} \Omega$ pull-off resistors. Range $O V$ to $V_{I N}$ |

## Pin Descriptions (Continued)

| PIN NUMBER |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 8 \mathrm{Ld} \\ \text { SOIC/DFN } \end{gathered}$ | 10 Ld DFN | SYMBOL | DESCRIPTION |
| 5 | 6 | $\overline{\text { FLT }}$ | Overcurrent Fault Indicator. Overcurrent fault indicator. $\overline{\text { FLT }}$ floats and is disabled until $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{UVLO}}$. This output is pulled low after the current limit time-out period has expired. Fault is not signaled due to over-temperature shut down. Range $O V$ to $\mathrm{V}_{\mathrm{IN}}$ |
| 6, 7, 8 | 7, 8, 9 | OUT | Controlled Supply Output. Upon an OC condition, IOUT is current limited. Current limit response time is within $200 \mu \mathrm{~s}$. This output will remain in current limit for a nominal 12 ms before being turned off either for the latch or auto retry versions. Range OV to $\mathrm{V}_{\mathrm{IN}}$ |
| - | 10 | $\overline{\text { PGD }}$ | Open drain Power-Good output that pulls low 40 ms after $\mathrm{V}_{\text {OUT }}=90 \%$ of $\mathrm{V}_{\mathrm{IN}}$ and rises after $\mathrm{V}_{\text {OUT }}<85 \%$ of $\mathrm{V}_{\mathrm{IN}}$. Range OV to $\mathrm{V}_{\mathrm{IN}}$ |
| PD (DFN only) | PD | EPAD | Thermal Dissipation Exposed PAD Range: Connect to GND. |

## Ordering Information

| PART NUMBER (Notes 1, 2, 3) | PART MARKING | $\begin{aligned} & \text { EN/EN } \\ & \text { INPUT } \end{aligned}$ | $V_{I N}=5 \mathrm{~V}$ MAXIMUM CONTINUOUS IOUT <br> (A) | LATCH/ AUTO RETRY | POWER-GOOD OUTPUT | TEMP. <br> RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISL61861ACBZ | 61861A CBZ | EN | 1.5 | LATCH | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861BCBZ | 61861B CBZ | EN | 1.5 | RETRY | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861CCBZ | 61861C CBZ | EN | 3 | LATCH | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861DCBZ | 61861D CBZ | EN | 3 | RETRY | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861ECBZ | 61861E CBZ | $\overline{\mathrm{EN}}$ | 1.5 | LATCH | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861FCBZ | 61861F CBZ | $\overline{\mathrm{EN}}$ | 1.5 | RETRY | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861GCBZ | 61861G CBZ | $\overline{\mathrm{EN}}$ | 3 | LATCH | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61861HCBZ | 61861H CBZ | $\overline{\mathrm{EN}}$ | 3 | RETRY | NO | 0 to +70 | 8 Ld SOIC | M8.15 |
| ISL61862ACRZ | 62AC | EN | 1.5 | LATCH | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862BCRZ | 62BC | EN | 1.5 | RETRY | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862CCRZ | 62CC | EN | 3 | LATCH | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862DCRZ | 62DC | EN | 3 | RETRY | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862ECRZ | 62EC | $\overline{\mathrm{EN}}$ | 1.5 | LATCH | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862FCRZ | 62FC | EN | 1.5 | RETRY | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862GCRZ | 62GC | $\overline{\mathrm{EN}}$ | 3 | LATCH | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61862HCRZ | 62HC | EN | 3 | RETRY | NO | 0 to +70 | 8 Ld DFN | L8.3x3J |
| ISL61863ACRZ | 63AC | EN | 1.5 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863BCRZ | 63BC | EN | 1.5 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863CCRZ | 63CC | EN | 3 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863DCRZ | 63DC | EN | 3 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863ECRZ | 63EC | EN | 1.5 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863FCRZ | 63FC | EN | 1.5 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863GCRZ | 63GC | $\overline{\mathrm{EN}}$ | 3 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863HCRZ | 63HC | $\overline{\mathrm{EN}}$ | 3 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863ICRZ | 63IC | EN | 3.6 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |

Ordering Information (continued)

| PART NUMBER (Notes 1, 2, 3) | PART MARKING | EN/EN INPUT | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ MAXIMUM CONTINUOUSIOUT (A) | LATCH/ AUTO RETRY | POWER-GOOD OUTPUT | TEMP. <br> RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISL61863JCRZ | 63JC | EN | 3.6 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863KCRZ | 63KC | EN | 3.6 | LATCH | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61863LCRZ | 63LC | EN | 3.6 | RETRY | YES | 0 to +70 | 10 Ld DFN | L10.3x3 |
| ISL61861AIBZ | 61861A IBZ | EN | 1.5 | LATCH | NO | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861BIBZ | 61861B IBZ | EN | 1.5 | RETRY | NO | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861CIBZ | 61861C IBZ | EN | 3 | LATCH | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861DIBZ | 61861D IBZ | EN | 3 | RETRY | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861EIBZ | 61861E IBZ | EN | 1.5 | LATCH | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861FIBZ | 61861F IBZ | EN | 1.5 | RETRY | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861GIBZ | 61861G IBZ | EN | 3 | LATCH | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61861HIBZ | 61861H IBZ | $\overline{\mathrm{EN}}$ | 3 | RETRY | No | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL61862AIRZ | 62AI | EN | 1.5 | LATCH | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862BIRZ | 62BI | EN | 1.5 | RETRY | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862CIRZ | 62CI | EN | 3 | LATCH | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862DIRZ | 62DI | EN | 3 | RETRY | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862EIRZ | 62EI | EN | 1.5 | LATCH | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862FIRZ | 62FI | EN | 1.5 | RETRY | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862GIRZ | 62GI | $\overline{\mathrm{EN}}$ | 3 | LATCH | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61862HIRZ | 62HI | $\overline{\mathrm{EN}}$ | 3 | RETRY | No | -40 to +85 | 8 Ld DFN | L8.3x3J |
| ISL61863AIRZ | 63AI | EN | 1.5 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863BIRZ | 63BI | EN | 1.5 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863CIRZ | 63CI | EN | 3 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863DIRZ | 63DI | EN | 3 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863EIRZ | 63EI | EN | 1.5 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863FIRZ | 63FI | EN | 1.5 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863GIRZ | 63GI | EN | 3 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863HIRZ | 63HI | EN | 3 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863IIRZ | 6311 | EN | 3.6 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863JIRZ | 63J | EN | 3.6 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863KIRZ | 63KI | EN | 3.6 | LATCH | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61863LIRZ | 63LI | EN | 3.6 | RETRY | YES | -40 to +85 | 10 Ld DFN | L10.3x3 |
| ISL61861EVAL1Z (ISL61861C) |  | EN | 3 | LATCH | NO | - | 8 Ld SOIC | EVAL BOARD |
| ISL61862EVAL1Z (ISL61862F) |  | EN | 1.5 | RETRY | No | - | 8 Ld DFN | EVAL BOARD |
| ISL61863EVAL1Z (ISL61863L) |  | $\overline{\mathrm{EN}}$ | 3.6 | RETRY | YES | - | 10 Ld DFN | EVAL BOARD |

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to $T B 347$ for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6186. For more information on MSL please see Tech Brief TB363.
Absolute Maximum Ratings
Supply Voltage (VIN to GND, Note 7) ..... 6.5V
EN, FAULT. ..... VIN
OUT. GND - 0.3V to VIN 0.3V

$\qquad$
Output Current

$\qquad$
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) .....  3kV
Machine Model (Per MIL-STD-883 Method 3015.7) ..... 300V
Latch Up (Tested per JESD-78B; Class 2, Level A) 100mA

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathrm{W}\right)$ | $\theta_{\text {JC }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 8 Lead SOIC Package (Note 4). | 120 | N/A |
| 8 Lead 3x3 DFN Package (Notes 5, 6) ... | 48 | 6 |
| 10 Lead 3x3 DFN Package (Notes 5, 6) . . | 48 | 6 |
| Maximum Junction Temperature |  | $+150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range |  | ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile...................... http://www.intersil.com/pbfree/Pb-FreeR | low.asp | see link below |

## Operating Conditions

| Commercial Temperature Range | $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Industrial Temperature Range | $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 2.5 V to 5.5 |

....... 2.5 V to 5.5 V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
6. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
7. All voltages are relative to GND, unless otherwise specified.

Electrical Specifications $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$, Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SWITCH |  |  |  |  |  |  |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \mathbf{5 0}$ | ON-Resistance at 5.0V (Pulse Tested) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ | - | 45 | 48 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+85^{\circ} \mathrm{C}$ | - | 50 | 54 | $\mathrm{m} \Omega$ |
| $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ _33 | ON-Resistance at 3.3V (Pulse Tested) | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ | - | 54 | 57 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+85^{\circ} \mathrm{C}$ | - | 61 | 64 | $\mathrm{m} \Omega$ |
| ${ }^{\text {r }}$ DS(ON)_25 | On Resistance at 2.5V (Pulse Tested) | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ | - | 65 | 69 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=+85^{\circ} \mathrm{C}$ | - | 74 | 79 | $\mathrm{m} \Omega$ |
| VOUT_DIS | Disabled Output Voltage | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Switch Disabled, 50 $\mu \mathrm{A}$ Load | - | 22 | 45 | mV |
| ROUT_PD | Output Pull-Down Resistor | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, Switch Disabled | 3.4 | 5 | 6 | $\mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\text {OUT }}$ Rise Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, 10 \%$ to $90 \%$ | - | 10 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Slow $\mathrm{V}_{\text {OUT }}$ Turn-off Fall Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, 90 \%$ to $10 \%$ | - | 200 | - | $\mu \mathrm{s}$ |
| CURRENT CONTROL |  |  |  |  |  |  |
| lout_CONT_5 | Maximum Continuous Current, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ <br> Guaranteed by the Minimum $I_{\text {trip }}$ Current Specification | ISL6186xA, B, E, F | - | - | 1.5 | A |
| IOUT_CONT_5 |  | ISL6186xC, D, G, H | - | - | 3.0 | A |
| IOUT_CONT_5 |  | ISL6186xI, J, K, L (10 Ld DFN) | - | - | 3.6 | A |
| lout_CONT_3 | Maximum Continuous Current, $V_{I N}=3.3 V$ <br> Guaranteed by the Minimum $I_{\text {trip }}$ Current Specification | ISL6186xA, B, E, F | - | - | 1.5 | A |
| IOUT_CONT_3 |  | ISL6186xC, D, G, H | - | - | 2.5 | A |
| IOUT_CONT_3 |  | ISL61861I, J, K, L (10 Ld DFN) | - | - | 2.7 | A |
| IOUT_CONT_2 | Maximum Continuous Current,$V_{I N}=2.5 \mathrm{~V}$ | ISL6186xA, B, E, F | - | 1.2 | - | A |
| IOUT_CONT_2 |  | ISL61861C, D, G, H (SOIC) | - | 1.8 | - | A |
| IOUT_CONT_2 |  | ISL61862, ISL61863 C, D, G, H (DFN) | - | 2 | - | A |
| IOUT_CONT_2 |  | ISL61863I, J, K, L (10 Ld DFN) | - | 2 | - | A |

Electrical Specifications $\mathrm{V}_{1 \mathrm{~N}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$, Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ITRIP_5 | Trip Current, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | ISL6186xA, B, E, F | 1.7 | 2.5 | 3.3 | A |
| ITRIP_5 |  | ISL6186xC, D, G, H | 3.0 | 3.9 | 4.5 | A |
| ${ }_{\text {TRIP_5 }}$ |  | ISL61863I, J, K, L (10 Ld DFN) | 3.7 | 3.9 | 5.0 | A |
| ITRIP_3 | Trip Current, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | ISL6186xA, B, E, F | 1.7 | 2.1 | 2.7 | A |
| ITRIP_3 |  | ISL6186xC, D, G, H | 2.8 | 3.5 | 4.0 | A |
| ITRIP_3 |  | ISL61863I, J, K, L (10 Ld DFN) | 3.5 | 3.9 | 4.3 | A |
| ITRIP_2 | Trip Current, $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | ISL6186xA, B, E, F | - | 1.8 | - | A |
| ITRIP_2 |  | ISL6186xC, D, G, H | - | 3.2 | - | A |
| ITRIP_2 |  | ISL61863I, J, K, L (10 Ld DFN) | - | 3.4 | - | A |
| ILIM_5 | Current Limit, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | ISL6186xA, B, E, F, V ${ }_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 1.37 | 1.6 | 1.81 | A |
| ILIM_5 |  | ISL6186xC, D, G, H, V ${ }_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 2.82 | 3.1 | 3.42 | A |
| ILIM_5 |  | ISL61863I, J, K, L, (10 Ld DFN) $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 3.24 | 3.6 | 4.00 | A |
| ILIM_3 | Current Limit, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | ISL6186xA, B, E, F, VIN $-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 1.35 | 1.5 | 1.77 | A |
| ILIM_3 |  | ISL6186xC, D, G, H, $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 2.72 | 3.0 | 3.35 | A |
| ILIM_3 |  | ISL61863I, J, K, L (10 Ld DFN), $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 3.22 | 3.5 | 3.95 | A |
| ILIM_2 | Current Limit, $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | ISL6186xA, B, E, F, VIN $-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 1.30 | 1.5 | 1.70 | A |
| ILIM_2 |  | ISL6186xC, D, G, H, $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 2.55 | 2.9 | 3.14 | A |
| ILIM_2 |  | ISL61863I, J, K, L (10 Ld DFN), $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | 3.07 | 3.3 | 3.75 | A |
| $\mathrm{l}_{\text {cc_5 }}$ | Short Circuit Current, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | ISL6186xA, B, E, F, V ${ }_{\text {OUT }}=0 \mathrm{~V}$ | 1.45 | 2.0 | 2.35 | A |
| $\mathrm{I}_{\text {c_ } ~ 5 ~}$ |  | ISL6186xC, D, G, H, V ${ }_{\text {OUT }}=0 \mathrm{~V}$ | 2.60 | 3.4 | 4.50 | A |
| $\mathrm{Isc}_{\text {c } 5}$ |  | ISL61863I, J, K, L (10 Ld DFN), $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 2.48 | 3.5 | 5.00 | A |
| $\mathrm{l}_{\text {cc_3 }}$ | Short Circuit Current, $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | ISL6186XA, B, E, F, V ${ }_{\text {OUT }}=0 \mathrm{~V}$ | 0.95 | 1.2 | 1.50 | A |
| $\mathrm{Isc}_{\text {c }}$ |  | ISL6186XC, D, G, H, V ${ }_{\text {OUT }}=0 \mathrm{~V}$ | 1.95 | 2.2 | 2.70 | A |
| $\mathrm{l}_{\mathrm{sc} \text { _3 }}$ |  | ISL61863I, J, K, L (10 Ld DFN), $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 2.00 | 2.5 | 3.00 | A |
| $\mathrm{Isc}_{\text {_2 }}$ | Short Circuit Current, $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | ISL6186xA, B, E, F, V ${ }_{\text {OUT }}=0 V$ | - | 1.1 | - | A |
| $\mathrm{I}_{\mathrm{sc} \text { _2 }}$ |  | ISL6186xC, D, G, H, V ${ }_{\text {OUT }}=0 \mathrm{~V}$ | - | 2.1 | - | A |
| $\mathrm{Isc}_{\text {_2 }}$ |  | ISL61863I, J, K, L, (10 Ld DFN) $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 2.4 | - | A |
| tsett $_{\text {lim }}$ | OC to Limit Settling Time | $\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{\mathrm{L}}=2 \mathrm{I}_{\mathrm{LIM}}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$ to within $10 \%$ of $\mathrm{I}_{\mathrm{LIM}}$ | - | 200 | - | $\mu \mathrm{s}$ |
| tsettlim_sev | Severe OC to Limit Settling Time | $\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{\mathrm{L}}=4 \mathrm{I}_{\mathrm{LIM}}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$ to within $10 \%$ of $\mathrm{I}_{\mathrm{LIM}}$ | - | 30 | - | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ LL | Current Limit Duration | $\mathrm{IOUT}=\mathrm{I}_{\text {LIM }}$ | 9.2 | 12 | 15 | ms |
| $t_{\text {RTY }}$ | Automatic Retry Period |  | 0.80 | 1 | 1.35 | S |
| I/O PARAMETERS |  |  |  |  |  |  |
| Vfault_lo | Fault Output Voltage | Fault $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | - | - | 0.45 | V |
| Ifault | Fault Leakage |  | - | 5 | - | $\mu \mathrm{A}$ |
| Venr_5 | ENABLE/ENABLE Rising Threshold | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 1.5 | 1.8 | 2 | V |
| Hys_Venr_5 | EN/ $\overline{\text { EN }}$ Threshold Hysteresis | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 65 | 140 | 175 | mV |
| Venr_3 | ENABLE/ENABLE Rising Threshold | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | 1.0 | 1.3 | 1.6 | V |
| Hys_Venr_3 | EN/ $\overline{\text { EN }}$ Threshold Hysteresis | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | 30 | 80 | 120 | mV |
| Venr_2 | ENABLE/ENABLE Rising Threshold | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ | 0.95 | 1.1 | 1.3 | V |
| Hys_Venr_2 | EN/EN Threshold Hysteresis | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | 10 | 70 | 110 | mV |

Electrical Specifications $\mathrm{V}_{I N}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$, Unless Otherwise Specified. Boldface limits apply over the operating temperature range, $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 8) | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 8) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ren_h | ENABLE Pull-Down Resistor | Enable asserted high options | 0.6 | 1 | 1.55 | $\mathrm{M} \Omega$ |
| Ren_I | ENABLE Pull-Up Resistor | Enable asserted low options | 0.6 | 1 | 1.55 | $\mathrm{M} \Omega$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Enable to Output Turn-on Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$, Enable $50 \%$ to Output 90\% | - | 0.1 | - | ms |
| $\mathrm{t}_{\text {OFF }}$ | Enable to Output Turn-off Time | $\mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}$, Enable 50\% to Output 10\% | - | 0.25 | - | ms |
| $\mathrm{t}_{\mathrm{pdPGF}}$ | Enable to Power Good Output Rising Time | Disable to Power-Good De-assert | - | 30 | - | ns |
| PG Vth | Power Good Threshold | PGD pulls low when $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | 88 | 91 | 95 | \% |
| PGN Vth | Power Not Good Threshold | PGD release high when $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | 78 | 86 | 93 | \% |
| ${ }^{\text {VVthr2PG }}$ | PG Vth to $\overline{\text { PG }}$ Falling | $\overline{\text { PG delay after PG Vth }}$ | - | 1.5 | - | $\mu \mathrm{s}$ |
| tVthf2PG | PGN Vth to $\overline{\text { PG Rising }}$ | $\overline{\text { PG }}$ delay after PGN Vth | - | 45 | - | $\mu s$ |
| BIAS PARAMETERS |  |  |  |  |  |  |
| IVDD | Enabled $\mathrm{V}_{\text {IN }}$ Current | Switches Closed, OUTPUT = OPEN | - | 57 | 75 | $\mu \mathrm{A}$ |
| IVDD | Disabled VIN Current | Switches Open, OUTPUT = OPEN | - | 3.5 | 5.5 | $\mu \mathrm{A}$ |
| VUVLO | Rising POR Threshold | $\mathrm{V}_{\text {IN }}$ Rising to functional operation | - | 2.1 | 2.3 | V |
| IVR | Reverse Blocking Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ | - | 0.3 | 2.0 | $\mu \mathrm{A}$ |
| Temp_dis | Over-Temperature Disable |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ |
| Temp_hys | Over-Temperature Hysteresis |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

NOTE:
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Introduction

The ISL6186 is a single channel overcurrent (OC) fault protection IC for the +2.5 V to +5 V environment. Each ISL6186 has a $45 \mathrm{~m} \Omega$ P-channel MOSFET power switch for power control. An enabling input and fault reporting output compatible with 2.5 V to 5 V logic allows for external control and reporting. This device features an integrated power switch with current monitoring, accurate current limiting, reverse bias protection, and current limited timed delay to turn-off for system reliability. See Figures 11 through 27 for typical operational waveforms including both undercurrent and overcurrent situations.

The ISL6186 offers current sense and limiting with $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ to guarantee continuous current levels of 1.5A, 3A and 3.6A, making these devices well suited for a myriad of USB and other low-power (18W max) port power management applications and configurations.

The ISL6186 also provides thermally insensitive timed OC turn-off and fault notification, isolating and protecting the voltage bus in the event of a peripheral OC or short circuit independent of the ambient thermal condition.

The ISL6186 undervoltage lockout feature prevents turn-on of the output unless the correct ENABLE state and $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\text {UVLO }}$ are present. During initial turn-on, the ISL6186 prevents false fault reporting by blanking the fault signal.

During operation, once an OC condition is detected, the output is current limited for $\mathrm{t}_{\mathrm{CL}}$ to allow transient OC conditions to pass. If still in current limit after the current limit period has elapsed, the output is then turned off and the fault is reported by pulling the FAULT output low. On the latch-off options, after turn-off, both the output and the FAULT signal are latched low until reset by the enable signal being de-asserted or a POR occurring. At this time, the FAULT signal will clear and the switch is ready to be turned back on. On the auto restart options, the ISL6186 will attempt to periodically turn on the output as long as the enable is asserted.
When disabled, the ISL6186 has a low quiescent supply current and output to input reverse current flow blocking capability.

The ISL6186 family is provided with enable polarity options and an industry standard 8 Ld SOIC pinout along with two versions in the $70 \%$ smaller $3 \times 3$ DFN. The 8 Ld DFN package offers the same performance as the 8 Ld SOIC whereas the 10 Ld DFN offers higher current capability in the smallest possible package due to its lower package electrical and thermal resistance. Additionally, the 10 Ld DFN has a Power-Good output $\overline{\text { PGD }}$ that pulls low 40 ms after $\mathrm{V}_{\text {OUT }}>90 \%$ of $\mathrm{V}_{\text {IN }}$ and rises after $\mathrm{V}_{\text {OUT }}<85 \%$ of $\mathrm{V}_{\mathrm{IN}}$.

## Functional Description

## Power On Reset (POR)

The ISL6186 POR feature inhibits device functionality when $\mathrm{V}_{\mathrm{IN}}$ $<\mathrm{V}_{\text {UVLO }}$.

## Reverse Polarity Protection

In any event in which the power switch is disabled or powered down, and $\mathrm{V}_{\text {OUT }}>\mathrm{V}_{\mathrm{IN}}$, there will be no output to input current flow, nor will the output voltage appear on the input.

## Soft-Start

Upon enable, the voltage on the VOUT pin will ramp up according to the equation: $\mathrm{I}_{\mathrm{LIM}} / \mathrm{C}_{\text {OUT }}(\mathrm{V} / \mathrm{s})$. Resistive or active load will slow the $\mathrm{V}_{\text {OUT }}$ ramp-up toward the top of its curve.

## Fault Blanking On Start-Up

During initial turn-on, the ISL6186 prevents nuisance faults being reported to the system controller by blanking the fault signal until the internal FET is fully enhanced.

## Current Trip and Limiting Levels

The ISL6186 provides integrated current sensing in the MOSFET, which allows for rapid control of OC events. Once an OC condition is detected, the ISL6186 goes into its current limiting (CL) control mode. The ISL6186 is variant specified to allow a continuous current (ICONT) operation of 1.5A, 3A or 3.6A. As the current increases past its continuous current rating, it will reach a level that causes the device to enter its current limit mode; that is, the current trip level. The current trip level is in all cases adequately above the $\mathrm{I}_{\mathrm{CONT}}$ rating so as not to cause unintended false faults. The current limit is specified at $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }}-1 \mathrm{~V}$ to test a known representative condition and is featured at a nominal value slightly higher than the continuous current rating. The speed of this current limiting control is inversely related to the magnitude of the OC fault. Thus, a hard overcurrent is more quickly pulled to its limiting value than a marginal $O C$ condition.

## Typical Performance Curves



FIGURE 3. SWITCH ON-RESISTANCE AT 0.5A

## Over-Temperature Shutdown

Although the ISL6186 has an over-temperature shutdown and lockout feature because of the 12 ms timed shutdown, the thermal shutdown is likely only to be invoked in extremely high ambient temperatures. $\overline{\text { FAULT }}$ does not respond to OT events.

The over- temperature protection invokes and disables the switch turn-on operation. Once the die temperature is $\sim+140^{\circ} \mathrm{C}$, it will turn off an already on switch at $\sim+150^{\circ} \mathrm{C}$ and releases the part to operation once the die temperature falls to $\sim+120^{\circ} \mathrm{C}$.

## Turn-off Time Delay

During operation, once an OC condition is detected, the output is current limited for $\sim 12 \mathrm{~ms}$ to allow transient OC conditions to pass. If still in current limit and after the current limit period has elapsed, the output is then turned off, and the fault is reported by pulling the FAULT output low. The internal 12 ms timer starts upon current limiting and is independent of ambient or IC thermal conditions, thus providing more consistent operation over the entire temperature range.

## Latch-off Restart/Auto-Restart Start

After turn-off, with the latch-off options, both the output and the FAULT signal are latched low until reset by the enable signal being de-asserted, at which time the $\overline{\text { FAULT }}$ signal will clear and the IC is ready for enable to assert. On the auto-restart options, the ISL6186 will attempt to periodically turn on the output at approximately 1 s intervals as long as the enable is asserted. If the OC condition remains indefinitely, so will the fault indication and the restart attempts, until such time as the thermal protection feature is invoked, thus increasing the restart period.

## Power-Good Output

This feature is an active low, open-drain, power-good indicator that asserts after $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}>90 \%$ and de-asserts when $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ $<85 \%$. It immediately de-asserts upon the IC being disabled.

## Active Output Pull-down

Another ISL6186 feature is the $10 \mathrm{k} \Omega$ active pull-down on the outputs to $<60 \mathrm{mV}$ above GND when the device is disabled, thus ensuring discharge of the load.


FIGURE 4. NORMALIZED SWITCH RESISTANCE

## Typical Performance Curves (continued)



FIGURE 5. 1.5A CONTINUOUS CURRENT CHARACTERISTICS


FIGURE 7. 3.6A CONTINUOUS CURRENT CHARACTERISTICS


FIGURE 9. LIMITING CURRENT $\pm 3$ SIGMA, $V_{I N}=5 V$


FIGURE 6. 3A CONTINUOUS CURRENT CHARACTERISTICS


FIGURE 8. LIMITING CURRENT $\pm 3$ SIGMA, $\mathrm{V}_{\mathbf{I N}}=5 \mathrm{~V}$.


FIGURE 10. LIMITING CURRENT $\pm 3$ SIGMA, $\mathrm{V}_{\mathbf{I N}}=5 \mathrm{~V}$

## Typical Performance Curves (Continued)



FIGURE 11. 1.5A VARIANT ILIM WAVEFORM


FIGURE 13. 3.6A VARIANT ILIM WAVEFORM w PG



FIGURE 12. 3A VARIANT ILIM WAVEFORM


FIGURE 14. LISL6186 TURN-ON w PG
$R_{L}=10 \Omega$

## Typical Performance Curves (continued)



FIGURE 17. OC RAMP RATE ILIM WAVEFORMS




FIGURE 18. PEAK CURRENT SETTLING TIMES


FIGURE 20. TURN-ON INTO MOMENTARY OC


FIGURE 22. TURN-OFF w $\overline{\mathbf{P G}}$

## Typical Performance Curves (continued)



FIGURE 23. $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ TURN-ON INTO $0.88 \Omega$


FIGURE 24. TURN-ON INTO TO 18WLOAD

## Test Circuits


$\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}=\mathrm{V} /\left(\mathrm{V}_{\mathrm{OUT}} / 10 \Omega\right)$
FIGURE 25A. ${ }^{\text {r }}$ DS(ON)
FIGURE 25B. CURRENT LIMITING
FIGURE 25. DC TEST CIRCUIT


FIGURE 26A. TRANSIENT TEST CIRCUIT


FIGURE 27. TRANSIENT WAVEFORM MEASUREMENT POINTS

ISL61863EVAL1Z Schematic and Photo


NOTE: *PGD Output only available on ISL61863 types

FIGURE 28A. ISL61863EVAL1Z SCHEMATIC


FIGURE 28B. ISL61863EVAL1Z BOARD PHOTO

## Application Information

## Using the ISL6186XEVAL1Z Platform General and Biasing Information

There are three evaluation platforms for the ISL6186 family. There is one for each package style, each with a different continuous output current level and representing a mix of enable polarity and output retry or latch options. The standard available evaluation board options are listed at the end of the Ordering Information table, which starts on page 3. Figure 28A illustrates the schematic for the 10 Ld DFN ISL61863EVAL1Z. Other than the unique PGOOD output on the ISL61863 types, all the schematics and functions are the same across all three package types. Consult the individual package pinouts on page 2 for those differences.

The evaluation platform is biased and monitored through a few labeled test points. See Table 1 for test point assignments and descriptions.

TABLE 1. ISL61863EVAL1Z TEST POINT ASSIGNMENTS

| TP NAME | DESCRIPTION |
| :---: | :--- |
| GND | Eval Board and IC Gnd |
| VIN | Eval Board, IC Bias and Power Input |
| EN | Enable Switch |
| OUT | Power-Good Output Power Output |
| PG | Fault Output |
| FLT |  |

Upon proper bias of the evaluation platform and correct enabling of the IC, the ISL6186 will have a nominal $\mathrm{V}_{\mathrm{IN}} / 5.1 \Omega$ load current that is below the continuous current rating passing through each enabled switch. See Figures 14 to 16 for typical ISL6186 turn-on and turn-off waveforms.

External current loading in excess of the trip current level for the particular part being evaluated will result in the ISL6186 entering current limiting mode. Figure 11 illustrates current limiting mode
for the ISL6186 product variants with 1.5A of continuous load current rating. The scope shot shows current limiting for $\sim 12 \mathrm{~ms}$ before it is turned off and the fault signal is asserted.

## Application Considerations

See Table 2 for a listing of the ISL6186XEVAL1Z board components.

## Decoupling $\mathbf{V I N}_{\text {IN }}$

Application considerations for the ISL6186 family are widely accepted best industry practices. Good decoupling practices on the $\mathrm{V}_{\mathrm{IN}}$ pin must be followed by placement close to the IC, with at least $2.2 \mu \mathrm{~F}$ being recommended. For the 3.0 and 3.6 A versions, at least $33 \mu \mathrm{~F}$ is recommended to prevent spiking and glitching on $\mathrm{V}_{\mathrm{IN}}$ during an OC event. Use good PCB layout practices to reduce input and output inductance to the ISL6186.

## Loading VOut

When designing with the 3A and 3.6A versions in an implementation in which the output may be unloaded (open) while the ISL6186 is turned on, a minimum of $4.7 \mu \mathrm{~F}$ of capacitive loading is recommended to prevent high dv/dt from unnecessarily activating the surge/ESD circuitry.

## Continuous Current Ratings

The ISL6186 provides several continuous current rated devices specified at $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ : these are the $1.5 \mathrm{~A}, 3 \mathrm{~A}$ and 3.6 A options, which are capable over the entire temperature extreme. At $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, current capability is degraded, and the ISL6186 is specified at 1.5 A and 3 A . At $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$, there are no specifications, but a typical value is provided in the specification table as guidance for $+25^{\circ} \mathrm{C}$ operation. This degraded capability is due to the higher $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ of the FET switch at the lower bias voltage.

Enhanced thermal characteristics and an increased number of bond wires allows the 10 Ld DFN to have a higher current capability than either the 8 Ld SOIC or 8 Ld DFN.

TABLE 2. ISL6186XEVAL1Z BOARD COMPONENT LISTING

| COMPONENT DESIGNATOR | COMPONENT FUNCTION | COMPONENT DESCRIPTION |
| :---: | :---: | :---: |
| U1 | ISL6186 | Intersil, ISL6186 |
| R1 | Output Load Resistor | $5.1 \Omega, 5 \%$, 3W |
| R2 | FLT Output Pull-up Resistor | $10 \mathrm{k} \Omega, 0805$ |
| $\begin{gathered} \text { R3 } \\ \text { * only on ISL61863EVAL1Z } \end{gathered}$ | PGD Output Pull-up Resistor | $10 \mathrm{k} \Omega, 0805$ |
| C1 | Decoupling Capacitor | $2.2 \mu \mathrm{~F}$ on ISL61862EVAL1Z <br> $33 \mu \mathrm{~F}$ on ISL61861EVAL1Z and ISL61863EVAL1Z |
| C2 | Load Capacitor | 10رF 16V Electrolytic, Radial Lead |

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| $10 / 17 / 11$ | FN7698.2 | Changed throughout document ISL61861AEVAL1Z, ISL61862HEVAL1Z, ISL61863LEVAL1Z <br> To: ISL61861EVAL1Z, ISL61862EVAL1Z, ISL61863EVAL1Z |
| $9 / 1 / 11$ | FN7698.1 | Initial release to web. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL6186

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php
© Copyright Intersil Americas LLC 2011. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

L8.3x3J
8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
Rev 0 9/09


TOP VIEW


BOTTOM VIEW


NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## Package Outline Drawing

## L10.3x3

## 10 LEAD DUAL FLAT PACKAGE (DFN)

Rev 6, 09/09


TOP VIEW


TYPICAL RECOMMENDED LAND PATTERN


DETAIL "X"

SEE DETAIL "X"


NOTES:

1. Dimensions are in millimeters.

Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Lead width applies to the metallized terminal and is measured between 0.18 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 indentifier may be either a mold or mark feature.

## Package Outline Drawing

## M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 3, 3/11


## NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. Package length does not include mold flash, protrusions or gate burrs Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch ).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1714-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.875EVALZ ADP2102-1.8-EVALZ ADP2102-2EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB-110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL$\underline{1.8 E V / N O P B}$ LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV EVAL-ADM1186-1MBZ EVAL-ADM1186-2MBZ

