## +5 V or +12 V Single-Phase Synchronous Buck Converter PWM Controller with Integrated MOSFET Gate Drivers

The ISL8105, ISL8105A is a simple single-phase PWM controller for a synchronous buck converter. It operates from +5 V or +12 V bias supply voltage. With integrated linear regulator, boot diode, and N-Channel MOSFET gate drivers, the ISL8105, ISL8105A reduces external component count and board space requirements. These make the IC suitable for a wide range of applications.

Utilizing voltage-mode control, the output voltage can be precisely regulated to as low as 0.6 V . The 0.6 V internal reference features a maximum tolerance of $\pm 1.0 \%$ over the commercial temperature range, and $\pm 1.5 \%$ over the industrial temperature range. Two fixed oscillator frequency versions are available; 300kHz (ISL8105 for high efficiency applications) and 600 kHz (ISL8105A for fast transient applications).

The ISL8105, ISL8105A features the capability of safe start-up with pre-biased load. It also provides overcurrent protection by monitoring the ON-resistance of the bottom-side MOSFET to inhibit PWM operation appropriately. During start-up interval, the resistor connected to BGATE/BSOC pin is employed to program overcurrent protection condition. This approach simplifies the implementation and does not deteriorate converter efficiency.

## Pinouts

ISL8105, ISL8105A
(10 LD 3X3 DFN) TOP VIEW



## Features

- Operates from +5 V or +12 V Bias Supply Voltage
- 1.0 V to 12 V Input Voltage Range (up to 20 V possible with restrictions; see "Input Voltage Considerations" on page 9)
- 0.6 V to $\mathrm{V}_{\mathrm{IN}}$ Output Voltage Range
- 0.6V Internal Reference Voltage
- $\pm 1.0 \%$ Tolerance Over the Commercial Temperature Range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
- $\pm 1.5 \%$ Tolerance Over the Industrial Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.
- Integrated MOSFET Gate Drivers that Operate from
$\mathrm{V}_{\mathrm{BIAS}}(+5 \mathrm{~V}$ to +12 V )
- Bootstrapped High-side Gate Driver with Integrated Boot Diode
- Drives N-Channel MOSFETs
- Simple Voltage-Mode PWM Control
- Traditional Dual Edge Modulation
- Fast Transient Response
- High-Bandwidth Error Amplifier
- Full 0\% to 100\% Duty Cycle
- Fixed Operating Frequency
- 300kHz for ISL8105
- 600kHz for ISL8105A
- Fixed Internal Soft-Start with Pre-biased Load Capability
- Lossless, Programmable Overcurrent Protection
- Uses Bottom-side MOSFET's rDS(ON)
- Enable/Disable Function Using COMP/EN Pin
- Output Current Sourcing and Sinking Currents
- Pb-Free (RoHS Compliant)


## Applications

- 5 V or 12 V DC/DC Regulators
- Industrial Power Systems
- Telecom and Datacom Applications
- Test and Measurement Instruments
- Distributed DC/DC Power Architecture
- Point of Load Modules


## Ordering Information

| PART NUMBER (Note) | PART MARKING | SWITCHING FREQUENCY (kHz) | TEMPERATURE RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE (Pb-Free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL8105CRZ* | 5CRZ | 300 | 0 to +70 | 10 Ld DFN | L10.3×3C |
| ISL8105IBZ* | 8105 IBZ | 300 | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL8105IRZ* | 5IRZ | 300 | -40 to +85 | 10 Ld DFN | L10.3x3C |
| ISL8105ACRZ* | 05AZ | 600 | 0 to +70 | 10 Ld DFN | L10.3×3C |
| ISL8105AIBZ* | 8105 AIBZ | 600 | -40 to +85 | 8 Ld SOIC | M8.15 |
| ISL8105AIRZ* | 5AIZ | 600 | -40 to +85 | 10 Ld DFN | L10.3x3C |
| ISL8105AEVAL1Z | Evaluation Board |  |  |  |  |

*Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100\% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Typical Application Diagram




## Absolute Maximum Ratings



## Thermal Information



## Recommended Operating Conditions

Bias Voltage, $\mathrm{V}_{\text {BIAS }} \ldots \ldots+5 \mathrm{~V} \pm 10 \%,+12 \mathrm{~V} \pm 20 \%$, or 6.5 V to 14.4 V Ambient Temperature Range

ISL8105C, ISL8105AC . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
ISL8105I, ISL8105AI. . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature Range. . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. $\theta_{J A}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
2. For $\theta_{\mathrm{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY CURRENTS |  |  |  |  |  |  |
| Shutdown $\mathrm{V}_{\text {BIAS }}$ Supply Current | IVBIAS_S | $\mathrm{V}_{\text {BIAS }}=12 \mathrm{~V}$; Disabled | 4 | 5.2 | 7 | mA |
| DISABLE |  |  |  |  |  |  |
| Disable Threshold (COMP/EN pin) | $V_{\text {DISABLE }}$ |  | 0.375 | 0.4 | 0.425 | V |
| OSCILLATOR |  |  |  |  |  |  |
| Nominal Frequency Range | fosc | ISL8105C | 270 | 300 | 330 | kHz |
|  |  | ISL8105I | 240 | 300 | 330 | kHz |
|  | fosc | ISL8105AC | 540 | 600 | 660 | kHz |
|  |  | ISL8105AI | 510 | 600 | 660 | kHz |
| Ramp Amplitude (Note 3) | $\Delta \mathrm{V}_{\text {OSC }}$ |  |  | 1.5 |  | $\mathrm{V}_{\text {P-P }}$ |
| POWER-ON RESET |  |  |  |  |  |  |
| Rising $\mathrm{V}_{\text {BIAS }}$ Threshold | VPOR_R |  | 3.9 | 4.1 | 4.3 | V |
| $\mathrm{V}_{\text {BIAS }}$ POR Threshold Hysteresis | VPOR_H |  | 0.30 | 0.35 | 0.40 | V |
| REFERENCE |  |  |  |  |  |  |
| Nominal Reference Voltage | $\mathrm{V}_{\text {REF }}$ |  |  | 0.6 |  | V |
| Reference Voltage Tolerance |  | ISL8105C ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) | -1.0 |  | +1.0 | \% |
|  |  | ISL8105I ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) | -1.5 |  | +1.5 | \% |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| DC Gain (Note 3) | GAIN ${ }_{\text {DC }}$ |  |  | 96 |  | dB |
| Unity Gain-Bandwidth (Note 3) | UGBW |  |  | 20 |  | MHz |
| Slew Rate (Note 3) | SR |  |  | 9 |  | V/us |
| GATE DRIVERS |  |  |  |  |  |  |
| TGATE Source Resistance | RTG-SRCh | $\mathrm{V}_{\text {BIAS }}=14.5 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 3.0 |  | $\Omega$ |



| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TGATE Source Resistance | RTG-SRCI | $\mathrm{V}_{\mathrm{BIAS}}=4.25 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 3.5 |  | $\Omega$ |
| TGATE Sink Resistance | RTG-SNKh | $\mathrm{V}_{\text {BIAS }}=14.5 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.7 |  | $\Omega$ |
| TGATE Sink Resistance | RTG-SNKI | $\mathrm{V}_{\text {BIAS }}=4.25 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.7 |  | $\Omega$ |
| BGATE Source Resistance | R ${ }_{\text {BG-SRCh }}$ | $\mathrm{V}_{\text {BIAS }}=14.5 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.4 |  | $\Omega$ |
| BGATE Source Resistance | RBG-SRCI | $\mathrm{V}_{\text {BIAS }}=4.25 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.75 |  | $\Omega$ |
| BGATE Sink Resistance | R ${ }_{\text {BG-SNKh }}$ | $\mathrm{V}_{\text {BIAS }}=14.5 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.0 |  | $\Omega$ |
| BGATE Sink Resistance | RBG-SNKI | $\mathrm{V}_{\text {BIAS }}=4.25 \mathrm{~V}, 50 \mathrm{~mA}$ Source Current |  | 2.1 |  | $\Omega$ |

OVERCURRENT PROTECTION (OCP)

| BSOC Current Source | $\mathrm{I}_{\text {BSOC }}$ | ISL8105C; BGATE/BSOC Disabled | 19.5 | 21.5 | 23.5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ISL8105I; BGATE/BSOC Disabled | 18.0 | 21.5 | 23.5 | $\mu \mathrm{A}$ |

NOTE:
3. Limits established by characterization and are not production tested.

## Functional Pin Description (SOIC, DFN)

## BOOT (SOIC Pin 1, DFN Pin 1)

This pin provides ground referenced bias voltage to the top-side MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive an N -Channel MOSFET (equal to $V_{\text {BIAS }}$ minus the on-chip BOOT diode voltage drop), with respect to LX.

## TGATE (SOIC Pin 2, DFN Pin 2)

Connect this pin to the gate of top-side MOSFET; it provides the PWM-controlled gate drive. It is also monitored by the adaptive shoot-through protection circuitry to determine when the top-side MOSFET has turned off.

## GND (SOIC Pin 3, DFN Pin 4)

This pin represents the signal and power ground for the IC. Tie this pin to the ground island/plane through the lowest impedance connection available.

## BGATE/BSOC (SOIC Pin 4, DFN Pin 5)

Connect this pin to the gate of the bottom-side MOSFET; it provides the PWM-controlled gate drive (from $V_{\text {BIAS }}$ ). This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turned off.
During a short period of time following Power-On Reset (POR) or shut-down release, this pin is also used to determine the current limit threshold of the converter. Connect a resistor ( $\mathrm{R}_{\mathrm{BSOC}}$ ) from this pin to GND. See "Overcurrent Protection (OCP)" on page 7 for equations. An overcurrent trip cycles the soft-start function, after two dummy soft-start time-outs. Some of the text describing the BGATE function may leave off the BSOC part of the name, when it is not relevant to the discussion.

## VBIAS (SOIC Pin 5, DFN Pin 6)

This pin provides the bias supply for the ISL8105, as well as the bottom-side MOSFET's gate and the BOOT voltage for the top-side MOSFET's gate. An internal 5 V regulator will supply bias if $\mathrm{V}_{\text {BIAS }}$ rises above 6.5 V (but the BGATE/BSOC and BOOT will still be sourced by $\mathrm{V}_{\text {BIAS }}$ ). Connect a well decoupled +5 V or +12 V supply to this pin.

## FB (SOIC Pin 6, DFN Pin 8)

This pin is the inverting input of the internal error amplifier. Use FB, in combination with the COMP/EN pin, to compensate the voltage-control feedback loop of the converter. A resistor divider from the output to GND is used to set the regulation voltage.

## COMP/EN (SOIC Pin 7, DFN Pin 9)

This is a multiplexed pin. During soft-start and normal converter operation, this pin represents the output of the error amplifier. Use COMP/EN, in combination with the FB pin, to compensate the voltage-control feedback loop of the converter.
Pulling COMP/EN Iow ( $\mathrm{V}_{\text {DISABLE }}=0.4 \mathrm{~V}$ nominal) will disable (shut-down) the controller, which causes the oscillator to stop, the BGATE and TGATE outputs to be held low, and the soft-start circuitry to re-arm. The external pull-down device will initially need to overcome maximum of 5 mA of COMP/EN output current. However, once the IC is disabled, the COMP output will also be disabled, so only a $20 \mu \mathrm{~A}$ current source will continue to draw current.
When the pull-down device is released, the COMP/EN pin will start to rise at a rate determined by the $20 \mu \mathrm{~A}$ charging up the capacitance on the COMP/EN pin. When the COMP/EN pin rises above the $V_{\text {DISABLE }}$ trip point, the ISL8105 will begin a new initialization and soft-start cycle.

## LX (SOIC Pin 8, DFN Pin 10)

Connect this pin to the source of the top-side MOSFET and the drain of the bottom-side MOSFET. It is used as the sink for the TGATE driver and to monitor the voltage drop across the bottom-side MOSFET for overcurrent protection. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the top-side MOSFET has turned off.

## N/C (DFN Only; Pin3, Pin 7)

These two pins in the DFN package are No Connect.

## Functional Description

## Initialization (POR and OCP Sampling)

Figure 1 shows a start-up waveform of ISL8105. The Power-ON-Reset (POR) function continually monitors the bias voltage at the VBIAS pin. Once the rising POR threshold is exceeded 4 V ( $\mathrm{V}_{\text {POR }}$ nominal), the POR function initiates the Overcurrent Protection (OCP) sample and hold operation (while COMP/EN is $\sim 1 \mathrm{~V}$ ). When the sampling is complete, $\mathrm{V}_{\text {OUT }}$ begins the soft-start ramp.


FIGURE 1. POR AND SOFT-START OPERATION
If the COMP/EN pin is held low during power-up, the initialization will be delayed until the COMP/EN is released and its voltage rises above the $V_{\text {DISABLE }}$ trip point.
Figure 2 shows a typical power-up sequence in more detail. The initialization starts at $t_{0}$, when either $V_{\text {BIAS }}$ rises above $V_{P O R}$, or the COMP/EN pin is released (after POR). The COMP/EN will be pulled up by an internal $20 \mu \mathrm{~A}$ current source, but the timing will not begin until the COMP/EN exceeds the $V_{\text {DISABLE }}$ trip point (at $\mathrm{t}_{1}$ ). The external capacitance of the disabling device, as well as the compensation capacitors, will determine how quickly the $20 \mu \mathrm{~A}$ current source will charge the COMP/EN pin. With typical values, it should add a small delay compared to the soft-start times. The COMP/EN will continue to ramp to $\sim 1 \mathrm{~V}$.

From $t_{1}$, there is a nominal 6.8 ms delay, which allows the VBIAS pin to exceed 6.5 V (if rising up towards 12 V ), so that the internal bias regulator can turn on cleanly. At the same
time, the BGATE/BSOC pin is initialized by disabling the BGATE driver and drawing BSOC (nominal $21.5 \mu \mathrm{~A}$ ) through $\mathrm{R}_{\text {BSOC }}$. This sets up a voltage that will represent the BSOC trip point. At $t_{2}$, there is a variable time period for the OCP sample and hold operation ( 0 ms to 3.4 ms nominal; the longer time occurs with the higher overcurrent setting). The sample and hold uses a digital counter and DAC to save the voltage, so the stored value does not degrade, for as long as the $\mathrm{V}_{\text {BIAS }}$ is above $\mathrm{V}_{\text {POR }}$. See "Overcurrent Protection (OCP)" on page 7 for more details on the equations and variables. Upon the completion of sample and hold at $t_{3}$, the soft-start operation is initiated, and the output voltage ramps up between $t_{4}$ and $\mathrm{t}_{5}$.


FIGURE 2. BGATE/BSOC AND SOFT-START OPERATION

## Soft-Start and Pre-Biased Outputs

Functionally, the soft-start internally ramps the reference on the non-inverting terminal of the error amp from 0 V to 0.6 V in a nominal 6.8 ms . The output voltage will thus follow the ramp, from zero to final value, in the same 6.8 ms (the actual ramp seen on the $\mathrm{V}_{\text {OUT }}$ will be less than the nominal time), due to some initialization timing, between $t_{3}$ and $t_{4}$ ).

The ramp is created digitally, so there will be 64 small discrete steps. There is no simple way to change this ramp rate externally, and it is the same for either frequency version of the IC $(300 \mathrm{kHz}$ or 600 kHz$)$.
After an initialization period ( $t_{3}$ to $t_{4}$ ), the error amplifier (COMP/EN pin) is enabled, and begins to regulate the converter's output voltage during soft-start. The oscillator's triangular waveform is compared to the ramping error amplifier voltage. This generates LX pulses of increasing width that charge the output capacitors. When the internally generated soft-start voltage exceeds the reference voltage $(0.6 \mathrm{~V})$, the soft-start is complete and the output should be in regulation at the expected voltage. This method provides a rapid and controlled output voltage rise; there is no large inrush current charging the output capacitors. The entire start-up sequence from POR typically takes up to 17 ms ; up


FIGURE 3. SOFT-START WITH PRE-BIAS
to 10.2 ms for the delay and OCP sample and 6.8 ms for the soft-start ramp.

Figure 3 shows the normal curve in blue; initialization begins at $t_{0}$, and the output ramps between $t_{1}$ and $t_{2}$. If the output is pre-biased to a voltage less than the expected value, as shown by the red curve, the ISL8105, ISL8105A will detect that condition. Neither MOSFET will turn on until the soft-start ramp voltage exceeds the output; $\mathrm{V}_{\text {OUT }}$ starts seamlessly ramping from there. If the output is pre-biased to a voltage above the expected value, as in the gray curve, neither MOSFET will turn on until the end of the soft-start, at which time it will pull the output voltage down to the final value. Any resistive load connected to the output will help pull down the voltage (at the RC rate of the $R$ of the load and the $C$ of the output capacitance).

If the $\mathrm{V}_{\text {IN }}$ for the synchronous buck converter is from a different supply that comes up after $\mathrm{V}_{\text {BIAS }}$, the soft-start would go through its cycle, but with no output voltage ramp. When $\mathrm{V}_{\text {IN }}$ turns on, the output would follow the ramp of the $\mathrm{V}_{\text {IN }}$ from zero up to the final expected voltage (at close to $100 \%$ duty cycle, with COMP/EN pin $>4 \mathrm{~V}$ ). If $\mathrm{V}_{\text {IN }}$ is too fast, there may be excessive inrush current charging the output capacitors (only the beginning of the ramp, from zero to $\mathrm{V}_{\text {OUT }}$ matters here). If this is not acceptable, then consider changing the sequencing of the power supplies, or sharing the same supply, or adding sequencing logic to the COMP/EN pin to delay the soft-start until the $\mathrm{V}_{\text {IN }}$ supply is ready (see "Input Voltage Considerations" on page 9).
If the IC is disabled after soft-start (by pulling COMP/EN pin low), and then enabled (by releasing the COMP/EN pin), then the full initialization (including OCP sample) will take place. However, there is no new OCP sampling during overcurrent retries. If the output is shorted to GND during soft-start, the OCP will handle it, as described in the next section.

If the output is shorted to GND during soft-start, the OCP will handle it, as described in the next section.

## Overcurrent Protection (OCP)

The overcurrent function protects the converter from a shorted output by using the bottom-side MOSFET's on-resistance, $\mathrm{r}_{\mathrm{DS}(\mathrm{ON}) \text {, to monitor the current. A resistor }}$ ( $\mathrm{R}_{\mathrm{BSOC}}$ ) programs the overcurrent trip level (see "Typical Application Diagram" on page 2). This method enhances the converter's efficiency and reduces cost by eliminating a current sensing resistor. If overcurrent is detected, the output immediately shuts off, it cycles the soft-start function in a hiccup mode ( 2 dummy soft-start time-outs, then up to one real one) to provide fault protection. If the shorted condition is not removed, this cycle will continue indefinitely.

Following POR (and 6.8ms delay), the ISL8105, ISL8105A initiates the Overcurrent Protection sample and hold operation. The BGATE driver is disabled to allow an internal $21.5 \mu \mathrm{~A}$ current source to develop a voltage across $\mathrm{R}_{\text {BSOC }}$. The ISL8105, ISL8105A samples this voltage (which is referenced to the GND pin) at the BGATE/BSOC pin, and holds it in a counter and DAC combination. This sampled voltage is held internally as the Overcurrent Set Point, for as long as power is applied, or until a new sample is taken after coming out of a shut-down.

The actual monitoring of the bottom-side MOSFET's on-resistance starts 200ns (nominal) after the edge of the internal PWM logic signal (that creates the rising external BGATE signal). This is done to allow the gate transition noise and ringing on the LX pin to settle out before monitoring. The monitoring ends when the internal PWM edge (and thus BGATE) goes low. The OCP can be detected anywhere within the above window.

If the regulator is running at high TGATE duty cycles (around $75 \%$ for 600 kHz or $87 \%$ for 300 kHz operation), then the BGATE pulse width may not be wide enough for the OCP to properly sample the $r_{\mathrm{DS}(\mathrm{ON})}$. For those cases, if the BGATE is too narrow (or not there at all) for 3 consecutive pulses, then the third pulse will be stretched and/or inserted to the 425ns minimum width. This allows for OCP monitoring every third pulse under this condition. This can introduce a small pulse-width error on the output voltage, which will be corrected on the next pulse; and the output ripple voltage will have an unusual 3-clock pattern, which may look like jitter. If the OCP is disabled (by choosing a too-high value of $\mathrm{R}_{\mathrm{BSOC}}$, or no resistor at all), then the pulse stretching feature is also disabled. Figure 4 illustrates the BGATE pulse width stretching, as the width gets smaller.


FIGURE 4. BGATE PULSE STRETCHING
The overcurrent function will trip at a peak inductor current (IPEAK) determined by Equation 1:
$\mathrm{I}_{\text {PEAK }}=\frac{2 \times \mathrm{I}_{\mathrm{BSOC}} \times \mathrm{R}_{\mathrm{BSOC}}}{\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}}$
where $\mathrm{I}_{\mathrm{BSOC}}$ is the internal BSOC current source $(21.5 \mu \mathrm{~A}$ typical). The scale factor of 2 doubles the trip point of the MOSFET voltage drop, compared to the setting on the $\mathrm{R}_{\mathrm{BSOC}}$ resistor. The OC trip point varies in a system mainly due to the MOSFET's rDS(ON) variations (over process, current and temperature). To avoid overcurrent tripping in the normal operating load range, find the $\mathrm{R}_{\mathrm{BSOC}}$ resistor from Equation 1 with:

1. The maximum $r_{\mathrm{DS}(\mathrm{ON})}$ at the highest junction temperature
2. The minimum $I_{B S O C}$ from the specification table
3. Determine $I_{\text {PEAK }}$ for IPEAK $>I_{\text {OUT(MAX) }}+\frac{(\Delta I)}{2}$, where $\Delta I$ is the output inductor ripple current.
For an equation for the ripple current, see "Output Inductor Selection" on page 13.

The range of allowable voltages detected ( $2^{*} \|_{B S O C}{ }^{*} R_{B S O C}$ ) is 0 mV to 475 mV ; but the practical range for typical

MOSFETs is typically in the 20 mV to 120 mV ballpark ( $500 \Omega$ to $3000 \Omega$ ). If the voltage drop across $R_{B S O C}$ is set too low, that can cause almost continuous OCP tripping and retry. It would also be very sensitive to system noise and inrush current spikes, so it should be avoided. The maximum usable setting is around 0.2 V across $\mathrm{R}_{\mathrm{BSOC}}(0.4 \mathrm{~V}$ across the MOSFET); values above that might disable the protection. Any voltage drop across $\mathrm{R}_{\mathrm{BSOC}}$ that is greater than 0.3 V ( 0.6 V MOSFET trip point) will disable the OCP. The preferred method to disable OCP is simply to remove the resistor, which will be detected as no OCP.

Note that conditions during power-up or during a retry may look different than normal operation. During power-up in a 12 V system, the IC starts operation just above 4 V ; if the supply ramp is slow, the soft-start ramp might be over well before 12 V is reached. So with bottom-side gate drive voltages, the $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFETs will be higher during power-up, effectively lowering the OCP trip. In addition, the ripple current will likely be different at lower input voltage.

Another factor is the digital nature of the soft-start ramp. On each discrete voltage step, there is in effect a small load transient, and a current spike to charge the output capacitors. The height of the current spike is not controlled; it is affected by the step size of the output, the value of the output capacitors, as well as the IC error amp compensation. So it is possible to trip the overcurrent with inrush current, in addition to the normal load and ripple considerations.

Figure 5 shows the output response during a retry of an output shorted to GND. At time $\mathrm{t}_{0}$, the output has been turned off, due to sensing an overcurrent condition. There are two internal soft-start delay cycles ( $\mathrm{t}_{1}$ and $\mathrm{t}_{2}$ ) to allow the MOSFETs to cool down, to keep the average power dissipation in retry at an acceptable level. At time $t_{2}$, the output starts a normal soft-start cycle, and the output tries to ramp. If the short is still applied, and the current reaches the BSOC trip point any time during soft-start ramp period, the output will shut off and return to time $t_{0}$ for another delay cycle. Thus, the retry period is two dummy soft-start cycles plus one variable one (which depends on how long it takes to trip the sensor each time). Figure 5 also shows an example where the output gets about half-way up before shutting down; therefore, the retry (or hiccup) time will be around 17 ms . The minimum should be nominally 13.6 ms and the maximum 20.4 ms . If the short condition is finally removed, the output should ramp up normally on the next $t_{2}$ cycle.
Starting up into a shorted load looks the same as a retry into that same shorted load. In both cases, OCP is always enabled during soft-start; once it trips, it will go into retry (hiccup) mode. The retry cycle will always have two dummy time-outs, plus whatever fraction of the real soft-start time passes before the detection and shutoff; at that point, the logic immediately starts a new two dummy cycle time-out.


FIGURE 5. OVERCURRENT RETRY OPERATION

## Output Voltage Selection

The output voltage can be programmed to any level between the 0.6 V internal reference, up to the $\mathrm{V}_{\text {BIAS }}$ supply. The ISL8105, ISL8105A can run at near $100 \%$ duty cycle at zero load, but the $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ of the top-side MOSFET will effectively limit it to something less as the load current increases. In addition, the OCP (if enabled) will also limit the maximum effective duty cycle.

An external resistor divider is used to scale the output voltage relative to the internal reference voltage, and feed it back to the inverting input of the error amp. See "Typical Application Diagram" on page 2 for more detail; $\mathrm{R}_{1}$ is the upper resistor; $\mathrm{R}_{\text {OFFSET }}$ (shortened to $\mathrm{R}_{0}$ below) is the lower one. The recommended value for $R_{1}$ is $1 \mathrm{k} \Omega$ to $5 \mathrm{k} \Omega$ ( $\pm 1 \%$ for accuracy) and then ROFFSET is chosen according to Equations 2 and 3 . Since $R_{1}$ is part of the compensation circuit (see "Feedback Compensation" on page 11), it is often easier to change R ${ }_{\text {OFFSET }}$ to change the output voltage; that way the compensation calculations do not need to be repeated. If $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$, then R $\mathrm{R}_{\text {OFFSET }}$ can be left open. Output voltages less than 0.6 V are not available.

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V} \cdot \frac{\left(\mathrm{R}_{1}+\mathrm{R}_{0}\right)}{\mathrm{R}_{0}} \tag{EQ.2}
\end{equation*}
$$

$R_{0}=\frac{R_{1} \cdot 0.6 \mathrm{~V}}{\mathrm{~V}_{\text {OUT }}-0.6 \mathrm{~V}}$

## Input Voltage Considerations

The "Typical Application Diagram" on page 2 shows a standard configuration where $\mathrm{V}_{\text {BIAS }}$ is either $5 \mathrm{~V}( \pm 10 \%)$ or $12 \mathrm{~V}( \pm 20 \%)$; in each case, the gate drivers use the $V_{\text {BIAS }}$ voltage for BGATE and BOOT/TGATE. In addition, VBIAS is allowed to work anywhere from 6.5 V up to the 14.4 V maximum. The $\mathrm{V}_{\text {BIAS }}$ range between 5.5 V and 6.5 V is NOT allowed for long-term reliability reasons, but transitions through it to voltages above 6.5 V are acceptable.

There is an internal 5 V regulator for bias; it turns on between 5.5 and 6.5 V . Some of the delay after POR is there to allow a typical power supply to ramp-up past 6.5 V before the soft-start ramps begins. This prevents a disturbance on the output, due to the internal regulator turning on or off. If the transition is slow (not a step change), the disturbance should be minimal. So while the recommendation is to not have the output enabled during the transition through this region, it may be acceptable. The user should monitor the output for their application to see if there is any problem.
The $\mathrm{V}_{\text {IN }}$ to the top-side MOSFET can share the same supply as $V_{\text {BIAS }}$ but can also run off a separate supply or other sources, such as outputs of other regulators. If $\mathrm{V}_{\text {BIAS }}$ powers up first, and the $V_{I N}$ is not present by the time the initialization is done, then the soft-start will not be able to ramp the output, and the output will later follow part of the $\mathrm{V}_{\text {IN }}$ ramp when it is applied. If this is not desired, then change the sequencing of the supplies, or use the COMP/EN pin to disable $\mathrm{V}_{\text {OUT }}$ until both supplies are ready.
Figure 6 shows a simple sequencer for this situation. If
$V_{\text {BIAS }}$ powers up first, $Q_{1}$ will be off, and $R_{3}$ pulling to $V_{B I A S}$ will turn $Q_{2}$ on, keeping the ISL8105, ISL8105A in shutdown. When $V_{I N}$ turns on, the resistor divider $R_{1}$ and $R_{2}$ determines when $Q_{1}$ turns on, which will turn off $Q_{2}$ and release the shut-down. If $V_{I N}$ powers up first, $Q_{1}$ will be on, turning $Q_{2}$ off; so the ISL8105, ISL8105A will start-up as soon as $\mathrm{V}_{\text {BIAS }}$ comes up. The $\mathrm{V}_{\text {DISABLE }}$ trip point is 0.4 V nominal, so a wide variety of NFET's or NPN's or even some logic IC's can be used as Q1 or $Q_{2}$; but $Q_{2}$ must be low leakage when off (open-drain or open-collector) so as not to interfere with the COMP output. $Q_{2}$ should also be placed near the COMP/EN pin.

The $\mathrm{V}_{\text {IN }}$ range can be as low as $\sim 1 \mathrm{~V}$ (for $\mathrm{V}_{\text {OUT }}$ as low as the 0.6 V reference). It can be as high as 20 V (for $\mathrm{V}_{\text {OUT }}$ just below $\mathrm{V}_{\mathrm{IN}}$ ). There are some restrictions for running high $\mathrm{V}_{\mathrm{IN}}$ voltage.

The first consideration for high $\mathrm{V}_{\text {IN }}$ is the maximum BOOT voltage of 36 V . The $\mathrm{V}_{\text {IN }}$ (as seen on LX) $+\mathrm{V}_{\text {BIAS }}$ (boot voltage - the diode drop) + any ringing (or other transients) on the BOOT pin must be less than 36 V . If $\mathrm{V}_{\text {IN }}$ is 20 V , that limits $\mathrm{V}_{\mathrm{BIAS}}+$ ringing to 16 V .

The second consideration for high $\mathrm{V}_{I N}$ is the maximum (BOOT - $\mathrm{V}_{\text {BIAS }}$ ) voltage; this must be less than 24 V . Since $\mathrm{BOOT}=\mathrm{V}_{I N}+\mathrm{V}_{\mathrm{BIAS}}+$ ringing, that reduces to $\left(\mathrm{V}_{\mathrm{IN}}+\right.$ ringing $)$


FIGURE 6. SEQUENCER CIRCUIT
must be $<24 \mathrm{~V}$. So based on typical circuits, a 20 V maximum $\mathrm{V}_{\text {IN }}$ is a good starting assumption; the user should verify the ringing in their particular application.

Another consideration for high $\mathrm{V}_{\text {IN }}$ is duty cycle. Very low duty cycles (such as 20 V in to 1.0 V out, for $5 \%$ duty cycle) require component selection compatible with that choice (such as low rids(ON) bottom-side MOSFET, and a good LC output filter). At the other extreme (for example, 20 V in to 12 V out), the top-side MOSFET needs to be low $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$. In addition, if the duty cycle gets too high, it can affect the overcurrent sample time. In all cases, the input and output capacitors and both MOSFETs must be rated for the voltages present.

## Switching Frequency

The switching frequency is either a fixed 300 kHz or 600 kHz , depending on the part number chosen (ISL8105 is 300 kHz ; ISL8105A is 600 kHz ; the generic name "ISL8105" may apply to either in the rest of this document, except when choosing the frequency). However, all of the other timing mentioned (POR delay, OCP sample, soft-start, etc.) is independent of the clock frequency (unless otherwise noted).

## BOOT Refresh

In the event that the TGATE is on for an extended period of time, the charge on the boot capacitor can start to sag, raising the $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ of the top-side MOSFET. The ISL8105 has a circuit that detects a long TGATE on-time (nominal $100 \mu \mathrm{~s}$ ), and forces the BGATE to go higher for one clock cycle, which will allow the boot capacitor some time to recharge. Separately, the OCP circuit has a BGATE pulse stretcher (to be sure the sample time is long enough), which can also help refresh the boot. But if OCP is disabled (no current sense resistor), the regular boot refresh circuit will still be active.

## Current Sinking

The ISL8105 incorporates a MOSFET shoot-through protection method which allows a converter to sink current as well as source current. Care should be exercised when designing a converter with the ISL8105 when it is known that the converter may sink current.

When the converter is sinking current, it is behaving as a boost converter that is regulating its input voltage. This means that the converter is boosting current into the $\mathrm{V}_{\text {IN }}$ rail. If there is nowhere for this current to go, such as to other distributed loads on the $\mathrm{V}_{\mathrm{IN}}$ rail, through a voltage limiting protection device, or other methods, the capacitance on the $\mathrm{V}_{\text {IN }}$ bus will absorb the current. This situation will allow voltage level of the $\mathrm{V}_{I N}$ rail (also LX ) to increase. If the voltage level of the LX is increased to a level that exceeds the maximum voltage rating of the ISL8105, then the IC will experience an irreversible failure and the converter will no longer be operational. Ensuring that there is a path for the current to follow other than the capacitance on the rail will prevent this failure mode.

## Application Guidelines

## Layout Considerations

As in any high-frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding.


FIGURE 7. PRINTED CIRCUIT BOARD POWER AND GROUND PLANES OR ISLANDS

Figure 7 shows the critical power components of the converter. To minimize the voltage overshoot/undershoot, the interconnecting wires indicated by heavy lines should be part of ground or power plane in a printed circuit board. The components shown in Figure 8 should be located as close together as possible. Please note that the capacitors $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\mathrm{O}}$ each represent numerous physical capacitors. Locate the ISL8105 within three inches of the MOSFETs, $\mathrm{Q}_{1}$ and $Q_{2}$. The circuit traces for the MOSFETs' gate and source connections from the ISL8105 must be sized to handle up to 1A peak current.

Proper grounding of the IC is important for correct operation in noisy environments. The GND pin should be connected to a large copper fill under the IC which is subsequently connected to board ground at a quiet location on the board, typically found at an input or output bulk (electrolytic) capacitor.

Figure 8 shows the circuit traces that require additional layout consideration. Use single point and ground plane construction for the circuits shown. Locate the resistor, $\mathrm{R}_{\mathrm{BSOC}}$, close to the BGATE/BSOC pin as the internal BSOC current source is only $21.5 \mu \mathrm{~A}$.


FIGURE 8. PRINTED CIRCUIT BOARD SMALL SIGNAL LAYOUT GUIDELINES
Minimize the loop from any pulldown transistor connected to COMP/EN pin to reduce antenna effect. Provide local decoupling between VBIAS and GND pins as described earlier. Locate the capacitor, $\mathrm{C}_{\mathrm{BOOT}}$, as close as practical to the BOOT and LX pins. All components used for feedback compensation (not shown) should be located as close to the IC as practical.

## Feedback Compensation

This section highlights the design considerations for a voltage-mode controller requiring external compensation. To address a broad range of applications, a type-3 feedback network is recommended (see Figure 9).

Figure 9 highlights the voltage-mode control loop for a synchronous-rectified buck converter, applicable to the ISL8105 circuit. The output voltage ( $\mathrm{V}_{\text {OUT }}$ ) is regulated to the reference voltage, $\mathrm{V}_{\text {REF }}$, level. The error amplifier output (COMP pin voltage) is compared with the oscillator (OSC) triangle wave to provide a pulse-width modulated wave with an amplitude of $\mathrm{V}_{I N}$ at the LX node. The PWM wave is smoothed by the output filter ( L and C ). The output filter capacitor bank's equivalent series resistance is represented by the series resistor ESR.
The modulator transfer function is the small-signal transfer function of $\mathrm{V}_{\text {OUT }} / V_{\text {COMP }}$. This function is dominated by a DC gain, given by $\mathrm{d}_{\mathrm{MAX}} \mathrm{V}_{\mathrm{IN}} / V_{\mathrm{OSC}}$, and shaped by the output filter, with a double pole break frequency at $F_{L C}$ and a zero at $F_{C E}$. For the purpose of this analysis, $C$ and ESR represent the total output capacitance and its equivalent series resistance.
$F_{L C}=\frac{1}{2 \pi \cdot \sqrt{L \cdot C}} \quad F_{C E}=\frac{1}{2 \pi \cdot C \cdot E S R}$
The compensation network consists of the error amplifier (internal to the ISL8105) and the external $\mathrm{R}_{1}$ to $\mathrm{R}_{3}, \mathrm{C}_{1}$ to $\mathrm{C}_{3}$ components. The goal of the compensation network is to provide a closed loop transfer function with high 0 dB crossing frequency ( $\mathrm{F}_{0}$; typically 0.1 to 0.3 of $\mathrm{f}_{\mathrm{SW}}$ ) and adequate phase margin (better than $+45^{\circ}$ ).

Phase margin is the difference between the closed loop phase at $\mathrm{F}_{0 \mathrm{~dB}}$ and $+180^{\circ}$.


FIGURE 9. VOLTAGE-MODE BUCK CONVERTER COMPENSATION DESIGN

Equations 5 through 8 that relate the compensation network's poles, zeros and gain to the components ( $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$ ) in Figure 9. Use the following guidelines for locating the poles and zeros of the compensation network:

1. Select a value for $R_{1}$ ( $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$, typically). Calculate value for $R_{2}$ for desired converter bandwidth ( $F_{0}$ ). If setting the output voltage to be equal to the reference set voltage as shown in Figure 9, the design procedure can be followed as presented in Equation 5.
$R_{2}=\frac{V_{\mathrm{OSC}} \cdot R_{1} \cdot F_{0}}{d_{\mathrm{MAX}} \cdot V_{\text {IN }} \cdot F_{\mathrm{LC}}}$
2. Calculate $\mathrm{C}_{1}$ such that $\mathrm{F}_{\mathrm{Z1}}$ is placed at a fraction of the $\mathrm{F}_{\mathrm{LC}}$, at 0.1 to 0.75 of $\mathrm{F}_{\mathrm{LC}}$ (to adjust, change the 0.5 factor to desired number). The higher the quality factor of the output filter and/or the higher the ratio $F_{C E} / F_{L C}$, the lower the $F_{Z 1}$ frequency (to maximize phase boost at $\mathrm{F}_{\mathrm{LC}}$ ).
$\mathrm{C}_{1}=\frac{1}{2 \pi \cdot \mathrm{R}_{2} \cdot 0.5 \cdot \mathrm{~F}_{\mathrm{LC}}}$
3. Calculate $\mathrm{C}_{2}$ such that $\mathrm{F}_{\mathrm{P} 1}$ is placed at $\mathrm{F}_{\mathrm{CE}}$.
$C_{2}=\frac{C_{1}}{2 \pi \cdot R_{2} \cdot C_{1} \cdot F_{C E}-1}$
4. Calculate $R_{3}$ such that $F_{Z 2}$ is placed at $F_{L C}$. Calculate $C_{3}$ such that $\mathrm{F}_{\mathrm{P} 2}$ is placed below $\mathrm{f}_{\mathrm{SW}}$ (typically, 0.5 to 1.0 times $\mathrm{f}_{\mathrm{SW}}$ ). $\mathrm{f}_{\mathrm{SW}}$ represents the regulator's switching frequency. Change the numerical factor to reflect desired placement of this pole. Placement of $\mathrm{F}_{\mathrm{P} 2}$ lower in
frequency helps reduce the gain of the compensation network at high frequency, in turn reducing the HF ripple component at the COMP pin and minimizing resultant duty cycle jitter.

$$
\begin{align*}
\mathrm{R}_{3} & =\frac{\mathrm{R}_{1}}{\frac{\mathrm{f}_{\mathrm{SW}}}{\mathrm{~F}_{\mathrm{LC}}}-1}  \tag{EQ.8}\\
\mathrm{C}_{3} & =\frac{1}{2 \pi \cdot \mathrm{R}_{3} \cdot 0.7 \cdot \mathrm{f}_{\mathrm{SW}}}
\end{align*}
$$

It is recommended that a mathematical model is used to plot the loop response. Check the loop gain against the error amplifier's open-loop gain. Verify phase margin results and adjust as necessary. The equations in Equation 9, describe the frequency response of the modulator ( $\mathrm{G}_{\text {MOD }}$ ), feedback compensation ( $\mathrm{G}_{\mathrm{FB}}$ ) and closed-loop response ( $\mathrm{G}_{\mathrm{CL}}$ ):

$$
\begin{align*}
& G_{M O D}(f)= \frac{d_{M A X} \cdot V_{I N}}{V_{O S C}} \cdot \frac{1+s(f) \cdot E S R \cdot C}{1+s(f) \cdot(E S R+D C R) \cdot C+s^{2}(f) \cdot L \cdot C} \\
& G_{F B}(f)= \frac{1+s(f) \cdot R_{2} \cdot C_{1}}{s(f) \cdot R_{1} \cdot\left(C_{1}+C_{2}\right)} \cdot \\
& \frac{1+s(f) \cdot\left(R_{1}+R_{3}\right) \cdot C_{3}}{\left(1+s(f) \cdot R_{3} \cdot C_{3}\right) \cdot\left(1+s(f) \cdot R_{2} \cdot\left(\frac{C_{1} \cdot C_{2}}{C_{1}+C_{2}}\right)\right)} \\
& G_{C L}(f)=G_{M O D}(f) \cdot G_{F B}(f) \quad \text { where, } s(f)=2 \pi \cdot f \cdot j \tag{EQ.9}
\end{align*}
$$

## COMPENSATION BREAK FREQUENCY EQUATIONS

$$
\begin{array}{ll}
\mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \pi \cdot \mathrm{R}_{2} \cdot \mathrm{C}_{1}} & \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \pi \cdot \mathrm{R}_{2} \cdot \frac{\mathrm{C}_{1} \cdot \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \\
\mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \pi \cdot\left(\mathrm{R}_{1}+\mathrm{R}_{3}\right) \cdot \mathrm{C}_{3}} & \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \pi \cdot \mathrm{R}_{3} \cdot \mathrm{C}_{3}}
\end{array}
$$

Figure 10 shows an asymptotic plot of the DC/DC converter's gain vs frequency. The actual modulator gain has a high gain peak dependent on the quality factor ( $Q$ ) of the output filter, which is not shown. Using the above guidelines should yield a compensation gain similar to the curve plotted. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at $\mathrm{F}_{\mathrm{P} 2}$ against the capabilities of the error amplifier. The closed loop gain, $\mathrm{G}_{\mathrm{CL}}$, is constructed on the loglog graph of Figure 10 by adding the modulator gain, $\mathrm{G}_{\mathrm{MOD}}$ (in $d B$ ), to the feedback compensation gain, $G_{F B}$ (in dB). This is equivalent to multiplying the modulator transfer function and the compensation transfer function and then plotting the resulting gain.

A stable control loop has a gain crossing with close to a $-20 \mathrm{~dB} /$ decade slope and a phase margin greater than $+45^{\circ}$. Include worst case component variations when determining phase margin. The mathematical model presented makes a number of approximations and is generally not accurate at


FIGURE 10. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
frequencies approaching or exceeding half the switching frequency. When designing compensation networks, select target crossover frequencies in the range of $10 \%$ to $30 \%$ of the switching frequency, fsw.

## Component Selection Guidelines

## Output Capacitor Selection

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout.
Modern microprocessors produce transient load rates above $1 \mathrm{~A} / \mathrm{ns}$. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (effective series resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements. For example, Intel recommends that the high frequency decoupling for the Pentium Pro be composed of at least forty (40) 1.0 mF ceramic capacitors in the 1206 surface-mount package. Follow on specifications have only increased the number and quality of required ceramic decoupling capacitors.

Use only specialized low-ESR capacitors intended for switchingregulator applications for the bulk capacitors. The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the
equivalent series inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading. Unfortunately, ESL is not a specified parameter. Work with your capacitor supplier and measure the capacitor's impedance with frequency to select a suitable component. In most cases, multiple electrolytic capacitors of small case size perform better than a single large case capacitor.

## Output Inductor Selection

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by Equation 11:
$\Delta I=\frac{V_{\text {IN }}-V_{\text {OUT }}}{F_{S} \times L} \cdot \frac{V_{\text {OUT }}}{V_{\text {IN }}}$

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {OUT }}=\Delta \mathrm{I} \times \mathrm{ESR} \tag{EQ.11}
\end{equation*}
$$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the ISL8105 will provide either $0 \%$ or $100 \%$ duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. Equation 12 gives the approximate response time interval for application and removal of a transient load:
$t_{\text {RISE }}=\frac{L_{O} \times I_{\text {TRAN }}}{V_{\text {IN }}-V_{\text {OUT }}} \quad t_{\text {FALL }}=\frac{L_{O} \times I_{\text {TRAN }}}{V_{\text {OUT }}}$
where:
$I_{\text {TRAN }}$ is the transient load current step
$t_{\text {RISE }}$ is the response time to the application of load
$t_{\text {FALL }}$ is the response time to the removal of load
With a lower input source such as 1.8 V or 3.3 V , the worst case response time can be either at the application or removal of load and dependent upon the output voltage setting. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

## Input Capacitor Selection

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the


FIGURE 11. INPUT-CAPACITOR CURRENT MULTIPLIER FOR SINGLE-PHASE BUCK CONVERTER
current needed each time $Q_{1}$ turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of $Q_{1}$ and the source of $Q_{2}$.

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least $1.25 x$ greater than the maximum input voltage and a voltage rating of $1.5 x$ is a conservative guideline. The RMS current rating requirement for the input capacitor of a buck regulator is approximately as shown in Equation 13..
$I_{I N, R M S}=\sqrt{I_{O}^{2}\left(D-D^{2}\right)+\frac{\Delta I^{2}}{12} D} \quad D=\frac{V_{O}}{V I N}$
OR
$\mathrm{I}_{\mathrm{IN}, \mathrm{RMS}}=\mathrm{K}_{\mathrm{ICM}} \cdot \mathrm{I}_{\mathrm{O}}$
For a through-hole design, several electrolytic capacitors (Panasonic HFQ series or Nichicon PL series or Sanyo MV-GX or equivalent) may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surgecurrent at power-up. The TPS series, available from AVX, and the 593D, available series from Sprague, are both surge current tested.

## MOSFET Selection/Considerations

The ISL8105 requires 2 N-Channel power MOSFETs. These should be selected based upon $r_{\text {DS(ON) }}$, gate supply requirements, and thermal management requirements.

In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components: conduction loss and switching loss. The conduction losses are the largest component of power dissipation for both the top and
the bottom-side MOSFETs. These losses are distributed between the two MOSFETs according to duty factor. The switching losses seen when sourcing current will be different from the switching losses seen when sinking current. When sourcing current, the top-side MOSFET realizes most of the switching losses. The bottom-side switch realizes most of the switching losses when the converter is sinking current (see Equation 14). These equations assume linear voltage current transitions and do not adequately model power loss due to the reverse recovery of the upper and lower MOSFET's body diode. The gate-charge losses are dissipated by the ISL8105 and do not heat the MOSFETs. However, large gate charge increases the switching interval, tsw, which increases the MOSFET switching losses. Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.
Losses while Sourcing Current

$$
\mathrm{P}_{\mathrm{TOP}}=10^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{D}+\frac{1}{2} \cdot \mathrm{lo} \times \mathrm{V}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{SW}} \times \mathrm{f}_{\mathrm{S}}
$$

$$
\mathrm{P}_{\mathrm{BOTTOM}}=\mathrm{lo}^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \times(1-\mathrm{D})
$$

Losses while Sinking Current

$$
\begin{align*}
& \mathrm{P}_{\mathrm{TOP}}=1 \mathrm{Io}^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{D} \\
& \mathrm{P}_{\mathrm{BOTTOM}}=1 \mathrm{IO}^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{ON})} \times(1-\mathrm{D})+\frac{1}{2} \cdot \mathrm{Io} \times \mathrm{V}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{SW}} \times \mathrm{f}_{\mathrm{S}} \tag{EQ.14}
\end{align*}
$$

Where:
D is the duty cycle $=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}$,
$t_{S W}$ is the combined switch ON and OFF time, and $f_{S}$ is the switching frequency.
When operating with a 12 V power supply for $\mathrm{V}_{\text {BIAS }}$ (or down to a minimum supply voltage of 6.5 V ), a wide variety of NMOSFETs can be used. Check the absolute maximum $V_{G S}$ rating for both MOSFETs; it needs to be above the highest $V_{\text {BIAS }}$ voltage allowed in the system; that usually means a 20 V $\mathrm{V}_{\mathrm{GS}}$ rating (which typically correlates with a $30 \mathrm{~V} \mathrm{~V}_{\mathrm{DS}}$ maximum rating). Low threshold transistors (around 1V or below) are not recommended for the reasons explained in the next paragraph.
For 5V-only operation, given the reduced available gate bias voltage ( 5 V ), logic-level transistors should be used for both N MOSFETs. Look for $r_{\text {DS(ON) }}$ ratings at 4.5 V . Caution should be exercised with devices exhibiting very low $\mathrm{V}_{\mathrm{GS}(\mathrm{ON})}$ characteristics. The shoot-through protection present aboard the ISL8105 may be circumvented by these MOSFETs if they have large parasitic impedances and/or capacitances that would inhibit the gate of the MOSFET from being discharged below its threshold level before the complementary MOSFET is turned on. Also avoid MOSFETs with excessive switching times; the circuitry is expecting transitions to occur in under 50 ns or so.

## Bootstrap Considerations

Figure 12 shows the top-side gate drive (BOOT pin) supplied by a bootstrap circuit from $\mathrm{V}_{\mathrm{BIAS}}$. The boot capacitor, $\mathrm{C}_{\mathrm{BOOT}}$, develops a floating supply voltage referenced to the LX pin. The supply is refreshed to a voltage of $\mathrm{V}_{\text {BIAS }}$ less the boot diode drop $\left(V_{D}\right)$ each time the lower MOSFET, $Q_{2}$, turns on. Check that the voltage rating of the capacitor is above the maximum $\mathrm{V}_{\text {BIAS }}$ voltage in the system. A 16 V rating should be sufficient for a 12 V system. A value of $0.1 \mu \mathrm{~F}$ is typical for many systems driving single MOSFETs.


FIGURE 12. UPPER GATE DRIVE - BOOTSTRAP OPTION

If $\mathrm{V}_{\text {BIAS }}$ is 12 V , but $\mathrm{V}_{\mathrm{IN}}$ is lower (such as 5 V ), then another option is to connect the BOOT pin to 12 V and remove the BOOT capacitor (although, you may want to add a local capacitor from BOOT to GND). This will make the TGATE $V_{G S}$ voltage equal to $(12 \mathrm{~V}-5 \mathrm{~V}=7 \mathrm{~V})$. That should be high enough to drive most MOSFETs, and low enough to improve the efficiency slightly. Do NOT leave the BOOT pin open, and try to get the same effect by driving BOOT through $V_{\text {BIAS }}$ and the internal diode; this path is not designed for the high current pulses that will result.

For low $\mathrm{V}_{\text {BIAS }}$ voltage applications where efficiency is very important, an external BOOT diode (in parallel with the internal one) may be considered. The external diode drop has to be lower than the internal one. The resulting higher $\mathrm{V}_{\mathrm{G}-\mathrm{S}}$ of the top-side FET will lower its $r_{\text {DS(ON) }}$. The modest gain in efficiency should be balanced against the extra cost and area of the external diode.

For information on the Application circuit, including a complete Bill-of-Materials and circuit board description, can be found in Application Note AN1258.
http://www.intersil.com/data/an/AN1258.pdf

## Dual Flat No-Lead Plastic Package (DFN)



L10.3x3C
10 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.85 | 0.90 | 0.95 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.20 REF |  |  | - |
| b | 0.20 | 0.25 | 0.30 | 5, 8 |
| D | 3.00 BSC |  |  | - |
| D2 | 2.33 | 2.38 | 2.43 | 7, 8 |
| E | 3.00 BSC |  |  | - |
| E2 | 1.59 | 1.64 | 1.69 | 7, 8 |
| e | 0.50 BSC |  |  | - |
| k | 0.20 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | 8 |
| N | 10 |  |  | 2 |
| Nd | 5 |  |  | 3 |

Rev. 1 4/06
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on $D$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. COMPLIANT TO JEDEC MO-229-WEED-3 except for dimensions E2 \& D2.

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed $0.15 \mathrm{~mm}(0.006$ inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 | SC |  | SC | - |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 8 |  | 8 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 1 6/05

# © Copyright Intersil Americas LLC 2005-2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. 

For additional products, see www.intersil.com/en/products.html modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81203MNTXG
NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1015ST65T3G NCP1240AD065R2G
NCP1240FD065R2G NCP1361BABAYSNT1G NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG
TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G
NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BND-ERE1
NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG MCP1633-E/MG
NCV1397ADR2G NCP1246ALD065R2G AZ494AP-E1

