The ISL83204A is a high frequency, medium voltage Full Bridge N-Channel FET driver IC, available in 20 lead plastic SOIC and DIP packages. The ISL83204A includes an input comparator used to facilitate the "hysteresis" and PWM modes of operation. Its HEN (high enable) lead can force current to freewheel in the bottom two external power MOSFETs, maintaining the upper power MOSFETs off. Since it can switch at frequencies up to 1 MHz , the ISL83204A is well suited for driving Voice Coil Motors, switching power amplifiers and power supplies.

ISL83204A can also drive medium voltage brush motors, and two ISL83204As can be used to drive high performance stepper motors, since the short minimum "on-time" can provide fine micro-stepping capability.

Short propagation delays of approximately 55 ns maximize control loop crossover frequencies and dead-times which can be adjusted to near zero to minimize distortion, resulting in precise control of the driven load.

## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | TEMP <br> RANGE <br> (${ }^{\circ}$ C) | PACKAGE | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- | :--- |
| lSL83204AIPZ <br> (Note) | ISL83204AIPZ | -40 to +85 | 20 Ld PDIP <br> (Pb-Free) | E20.3 |
| ISL83204AIBZ* <br> (Note) | ISL83204AIBZ | -40 to +85 | 20 Ld SOIC <br> (Pb-Free) | M20.3 |

*Add "-T" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- Drives N-Channel FET Full Bridge Including High Side Chop Capability
- Bootstrap Supply Max Voltage to 75VDC
- Drives 1000 pF Load at 1 MHz in Free Air at $+50^{\circ} \mathrm{C}$ with Rise and Fall Times of Typically 10ns
- User-Programmable Dead Time
- Charge-Pump and Bootstrap Maintain Upper Bias Supplies
- DIS (Disable) Pin Pulls Gates Low
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels
- Very Low Power Consumption
- Undervoltage Protection
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Applications

- Medium/Large Voice Coil Motors
- Full Bridge Power Supplies
- Switching Power Amplifiers
- Uninterruptible Power Supplies
- High Performance Motor Controls
- Noise Cancellation Systems
- Battery Powered Vehicles


## Pinout

ISL83204A
( 20 LD PDIP, 20 LD SOIC)
TOP VIEW


## Application Block Diagram



Functional Block Diagram (1/2 ISL83204A)


Typical Application (Hysteresis Mode Switching)


## Absolute Maximum Ratings

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{CC}} \ldots \ldots . .$. Logic I/O Voltages . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Voltage on AHS, BHS . -6.0 V (Transient) to $70 \mathrm{~V}\left(+25^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Voltage on AHS, BHS $\ldots-6.0 \mathrm{~V}$ (Transient) to $70 \mathrm{~V}\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ Voltage on ALS, BLS . . . . . . . -2.0V (Transient) to +2.0 V (Transient) Voltage on AHB, BHB $\ldots . . . V_{\text {AHS }}$, $B H S$ Voltage on ALO, BLO. . . . . . . . . . . . . $\mathrm{V}_{\text {ALS }}$ BLS -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ Voltage on AHO, BHO $\ldots \ldots V_{\text {AHS }}$, BHS -0.3 V to $\mathrm{V}_{\text {AHB }}$, BHB +0.3 V Input Current, HDEL and LDEL . . . . . . . . . . . . . . . . . . . -5 mA to 0 mA Phase Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V/ns All Voltages relative to $\mathrm{V}_{\mathrm{SS}}$, unless otherwise specified.

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package | 85 |
| PDIP Package | 75 |
| Maximum Power Dissipation at $+85^{\circ} \mathrm{C}$ |  |
| SOIC Package | 470 mW |
| PDIP Package | 530 mW |
| Storage Temperature Range | C to $+150^{\circ} \mathrm{C}$ |
| Operating Max. Junction Temperature. | . $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10s) (For SOIC - Lead Tips Only) | $+300^{\circ} \mathrm{C}$ |

## Operating Conditions

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{CC}}$ | 5 V to +15 V |
| :---: | :---: |
| Voltage on ALS, BLS | -1.0V to +1.0 V |
| Voltage on AHB, BHB | . $\mathrm{V}_{\text {AHS }}$ BHS +5 V to $\mathrm{V}_{\text {AHS }}$ BHS +15 V |
| Voltage on AHs, BHS. | 60V |
| Input Current, HDEL and LDEL | $-500 \mu \mathrm{~A}$ to $-50 \mu \mathrm{~A}$ |
|  | Range . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications $\quad V_{D D}=V_{C C}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, V_{S S}=V_{A L S}=V_{B L S}=V_{A H S}=V_{B H S}=0 V, R_{H D E L}=R_{L D E L}=100 k$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETERS | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |

## SUPPLY CURRENTS AND CHARGE PUMPS

| $V_{\text {DD }}$ Quiescent Current | IDD | $1 \mathrm{~N}-=2.5 \mathrm{~V}$, Other Inputs $=0 \mathrm{~V}$ | 8 | 11 | 14 | 7 | 14 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Operating Current | IDDO | Outputs switching $f=500 \mathrm{kHz}$, No Load | 8 | 12 | 15 | 8 | 15 | mA |
| $\mathrm{V}_{\text {CC }}$ Quiescent Current | Icc | $\begin{aligned} & \mathrm{IN}-=2.5 \mathrm{~V} \text {, Other Inputs }=0 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\mathrm{ALO}}=\mathrm{I}_{\mathrm{BLO}}=0 \end{aligned}$ | - | 25 | 80 | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Operating Current | I Cco | $\mathrm{f}=500 \mathrm{kHz}$, No Load | 1 | 1.25 | 2.0 | 0.8 | 3 | mA |
| AHB, BHB Quiescent Current -Qpump Output Current | $\mathrm{I}_{\text {AHB }} \mathrm{I}_{\text {I }}{ }^{\text {ab }}$ | $\begin{aligned} & \mathrm{IN}-=2.5 \mathrm{~V} \text {, Other Inputs }=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{AHO}}=\mathrm{I}_{\mathrm{BHO}}=0, \\ & \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AHB}}=\mathrm{V}_{\mathrm{BHB}}=10 \mathrm{~V} \end{aligned}$ | -50 | -25 | -11 | -60 | -10 | $\mu \mathrm{A}$ |
| AHB, BHB Operating Current | $\mathrm{I}_{\mathrm{AHBO}}$, ${ }^{\text {IBHBO }}$ | $\mathrm{f}=500 \mathrm{kHz}$, No Load | 0.62 | 1.2 | 1.5 | 0.5 | 1.9 | mA |
| AHS, BHS, AHB, BHB Leakage Current | $\mathrm{I}_{\text {HLK }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BHS}}=\mathrm{V}_{\mathrm{AHS}}=60 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{AHB}}=\mathrm{V}_{\mathrm{BHB}}=75 \mathrm{~V} \end{aligned}$ | - | 0.02 | 1.0 | - | 10 | $\mu \mathrm{A}$ |
| AHB-AHS, BHB-BHS Qpump Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{AHB}}-\mathrm{V}_{\mathrm{AHS}} \\ & \mathrm{~V}_{\mathrm{BHB}}-\mathrm{V}_{\mathrm{BHS}} \end{aligned}$ | $\mathrm{I}_{\text {AHB }}=\mathrm{I}_{\text {AHB }}=0$, No Load | 11.5 | 12.6 | 14.0 | 10.5 | 14.5 | V |

INPUT COMPARATOR PINS: IN+, IN-, OUT

| Offset Voltage | V OS | Over Common Mode Voltage <br> Range | -10 | 0 | +10 | -15 | +15 | mV |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Bias Current | IIB |  | 0 | 0.5 | 2 | 0 | 4 | $\mu \mathrm{~A}$ |
| Input Offset Current | IOS |  | -1 | 0 | +1 | -2 | +2 | $\mu \mathrm{~A}$ |
| Input Common Mode <br> Voltage Range | CMVR |  | 1 | - | $V_{D D}-1.5$ | 1 | $V_{D D}-1.5$ | V |

Electrical Specifications $V_{D D}=V_{C C}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, \mathrm{~V}_{S S}=V_{A L S}=V_{B L S}=V_{A H S}=V_{B H S}=0 V, R_{H D E L}=R_{L D E L}=100 k$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)

| PARAMETERS | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| Voltage Gain | AVOL |  | - | 25 | - | - | - | $\mathrm{V} / \mathrm{mV}$ |
| OUT High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IN}+>\mathrm{IN}-, \mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ | $V_{D D}-0.4$ | - | - | $V_{D D}-0.5$ | - | V |
| OUT Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IN}+<\mathrm{IN}-, \mathrm{I}_{\mathrm{OL}}=+250 \mu \mathrm{~A}$ | - | - | 0.4 | - | 0.5 | V |
| Low Level Output Current | lOL | $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ | 6.5 | 14 | 19 | 6 | 20 | mA |
| High Level Output Current | IOH | $\mathrm{V}_{\text {OUT }}=6 \mathrm{~V}$ | -17 | -10 | -3 | -20 | -2.5 | mA |
| INPUT PINS: DIS |  |  |  |  |  |  |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | Full Operating Conditions | - | - | 1.0 | - | 0.8 | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Full Operating Conditions | 2.5 | - | - | 2.7 | - | V |
| Input Voltage Hysteresis |  |  | - | 35 | - | - | - | mV |
| Low Level Input Current | IIL | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Full Operating Conditions | -130 | -100 | -75 | -135 | -65 | $\mu \mathrm{A}$ |
| High Level Input Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, Full Operating Conditions | -1 | - | +1 | -10 | +10 | $\mu \mathrm{A}$ |
| INPUT PINS: HEN |  |  |  |  |  |  |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | Full Operating Conditions | - | - | 1.0 | - | 0.8 | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Full Operating Conditions | 2.5 | - | - | 2.7 | - | V |
| Input Voltage Hysteresis |  |  | - | 35 | - | - | - | mV |
| Low Level Input Current | IIL | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Full Operating Conditions | -260 | -200 | -150 | -270 | -130 | $\mu \mathrm{A}$ |
| High Level Input Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, Full Operating Conditions | -1 | - | +1 | -10 | +10 | $\mu \mathrm{A}$ |
| TURN-ON DELAY PINS: LDEL AND HDEL |  |  |  |  |  |  |  |  |
| LDEL, HDEL Voltage | V $\mathrm{HDEL}, \mathrm{V}$ | $l_{\text {HDEL }}=l_{\text {LDEL }}=-100 \mu \mathrm{~A}$ | 4.9 | 5.1 | 5.3 | 4.8 | 5.4 | V |
| GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, AND BHO |  |  |  |  |  |  |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | IOUT $=100 \mathrm{~mA}$ | 0.7 | 0.85 | 1.0 | 0.5 | 1.1 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ | lout $=-100 \mathrm{~mA}$ | 0.8 | 0.95 | 1.1 | 0.5 | 1.2 | V |
| Peak Pullup Current | $\mathrm{l}^{+}$ | $\mathrm{V}_{\text {OUt }}=0 \mathrm{~V}$ | 1.7 | 2.6 | 3.8 | 1.4 | 4.1 | A |
| Peak Pulldown Current | $\mathrm{I}_{0}$ | $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ | 1.7 | 2.4 | 3.3 | 1.3 | 3.6 | A |
| Under Voltage, Rising Threshold | UV+ |  | 8.1 | 8.8 | 9.4 | 8.0 | 9.5 | V |
| Under Voltage, Falling Threshold | UV- |  | 7.6 | 8.3 | 8.9 | 7.5 | 9.0 | V |
| Under Voltage, Hysteresis | HYS |  | 0.25 | 0.4 | 0.65 | 0.2 | 0.7 | V |

Switching Specifications $V_{D D}=V_{C C}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, V_{S S}=V_{A L S}=V_{B L S}=V_{A H S}=V_{B H S}=0 V, R_{H D E L}=R_{L D E L}=10 k$, $C_{L}=1000 \mathrm{pF}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETERS | SYMBOL | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| Lower Turn-off Propagation Delay ( $\mathrm{IN+//N-}$ - to ALO/BLO) | tLPHL |  | - | 40 | 70 | - | 90 | ns |
| Upper Turn-off Propagation Delay ( $\mathrm{N}+/ / \mathrm{N}$ - to $\mathrm{AHO} / \mathrm{BHO}$ ) | $\mathrm{t}_{\mathrm{HPHL}}$ |  | - | 50 | 80 | - | 110 | ns |
| Lower Turn-on Propagation Delay ( $\mathrm{IN}+/ / \mathrm{N}$ - to ALO/BLO) | tLPLH |  | - | 40 | 70 | - | 90 | ns |
| Upper Turn-on Propagation Delay (IN+/IN- to AHO/BHO) | $\mathrm{t}_{\mathrm{HPLH}}$ |  | - | 70 | 110 | - | 140 | ns |
| Rise Time | $t_{R}$ |  | - | 10 | 25 | - | 35 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  | - | 10 | 25 | - | 35 | ns |
| Turn-on Input Pulse Width | tPWIN-ON |  | 50 | - | - | 50 | - | ns |
| Turn-off Input Pulse Width | tpWin-OFF |  | 40 | - | - | 40 | - | ns |
| Disable Turn-off Propagation Delay (DIS - Lower Outputs) | toislow |  | - | 45 | 75 | - | 95 | ns |
| Disable Turn-off Propagation Delay (DIS - Upper Outputs) | toishigh |  | - | 55 | 85 | - | 105 | ns |
| Disable to Lower Turn-on Propagation Delay (DIS - ALO and BLO) | ${ }^{\text {t DLPLH }}$ |  | - | 45 | 70 | - | 90 | ns |
| Refresh Pulse Width (ALO and BLO) | $\mathrm{t}_{\text {REF-PW }}$ |  | 240 | 380 | 500 | 200 | 600 | ns |
| Disable to Upper Enable (DIS - AHO and BHO) | tuen |  | - | 480 | 630 | - | 750 | ns |
| HEN-AHO, BHO Turn-off, Propagation Delay | $\mathrm{t}_{\text {HEN-PHL }}$ | $\mathrm{R}_{\text {HDEL }}=\mathrm{R}_{\text {LDEL }}=10 \mathrm{k}$ | - | 40 | 70 | - | 90 | ns |
| HEN-AHO, BHO Turn-on, Propagation Delay | $\mathrm{t}_{\text {HEN }-\mathrm{PLH}}$ | $\mathrm{R}_{\text {HDEL }}=\mathrm{R}_{\text {LDEL }}=10 \mathrm{k}$ | - | 60 | 90 | - | 110 | ns |

TRUTH TABLE

| INPUT |  |  | OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN+ >IN- | HEN | U/V | DIS | ALO | AHO | BLO | BHO |
| $X$ | X | X | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| $X$ | X | 1 | X | 0 | 0 | 0 | 0 |

## Pin Descriptions

| PIN <br> NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | BHB | B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies $30 \mu \mathrm{~A}$ out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately 12.8 V . |
| 2 | HEN | High-side Enable input. Logic level input that when low overrides IN+/IN- (Pins 6 and 7) to put AHO and BHO drivers (Pins 11 and 20) in low output state. When HEN is high AHO and BHO are controlled by $\mathrm{IN}+/ \mathrm{IN}$ - inputs. The pin can be driven by signal levels of 0 V to 15 V (no greater than $\mathrm{V}_{\mathrm{DD}}$ ). |
| 3 | DIS | DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal levels of 0 V to 15 V (no greater than $\mathrm{V}_{\mathrm{DD}}$ ). |
| 4 | $\mathrm{V}_{\text {SS }}$ | Chip negative supply, generally will be ground. |
| 5 | OUT | OUTput of the input control comparator. This output can be used for feedback and hysteresis. |
| 6 | $\mathrm{IN}+$ | Noninverting input of control comparator. If IN+ is greater than IN- (Pin 7) then ALO and BHO are low level outputs and BLO and AHO are high level outputs. If IN+ is less than IN- then ALO and BHO are high level outputs and BLO and AHO are low level outputs. DIS (Pin 3) high level will override IN+/IN- control for all outputs. HEN (Pin 2) low level will override $\mathrm{IN}+/ \mathrm{IN}$ - control of AHO and BHO . When switching in four quadrant mode, dead time in a half bridge leg is controlled by HDEL and LDEL (Pins 8 and 9). |
| 7 | IN - | Inverting input of control comparator. See IN+ (Pin 6) description. |
| 8 | HDEL | High-side turn-on DELay. Connect resistor from this pin to $\mathrm{V}_{\mathrm{SS}}$ to set timing current that defines the turn-on delay of both high-side drivers. The low-side drivers turn-off with no adjustable delay, so the HDEL resistor guarantees no shoot-through by delaying the turn-on of the high-side drivers. HDEL reference voltage is approximately 5.1 V . |
| 9 | LDEL | Low-side turn-on DELay. Connect resistor from this pin to $\mathrm{V}_{\text {SS }}$ to set timing current that defines the turn-on delay of both low-side drivers. The high-side drivers turn-off with no adjustable delay, so the LDEL resistor guarantees no shoot-through by delaying the turn-on of the low-side drivers. LDEL reference voltage is approximately 5.1 V . |
| 10 | AHB | A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin. Internal charge pump supplies $30 \mu \mathrm{~A}$ out of this pin to maintain bootstrap supply. Internal circuitry clamps the bootstrap supply to approximately 12.8 V . |
| 11 | AHO | A High-side Output. Connect to gate of A High-side power MOSFET. |
| 12 | AHS | A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. |
| 13 | ALO | A Low-side Output. Connect to gate of A Low-side power MOSFET. |
| 14 | ALS | A Low-side Source connection. Connect to source of A Low-side power MOSFET. |
| 15 | $\mathrm{V}_{\mathrm{CC}}$ | Positive supply to gate drivers. Must be same potential as $\mathrm{V}_{\text {DD }}$ (Pin 16). Connect to anodes of two bootstrap diodes. |
| 16 | $V_{\text {DD }}$ | Positive supply to lower gate drivers. Must be same potential as $\mathrm{V}_{\text {CC }}$ (Pin 15). De-couple this pin to $\mathrm{V}_{\text {SS }}$ (Pin 4). |
| 17 | BLS | B Low-side Source connection. Connect to source of B Low-side power MOSFET. |
| 18 | BLO | B Low-side Output. Connect to gate of B Low-side power MOSFET. |
| 19 | BHS | B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. |
| 20 | BHO | B High-side Output. Connect to gate of B High-side power MOSFET. |

## Timing Diagrams



FIGURE 1. BI-STATE MODE


FIGURE 2. HIGH SIDE CHOP MODE


FIGURE 3. DISABLE FUNCTION
 FIGURE 4. QUIESCENT IDD SUPPLY CURRENT vs $V_{D D}$ SUPPLY VOLTAGE


FIGURE 6. SIDE A, B FLOATING SUPPLY BIAS CURRENT vs FREQUENCY (LOAD $=1000 \mathrm{pF}$ )


FIGURE 8. IAHB, IBHB NO-LOAD FLOATING SUPPLY BIAS CURRENT vs FREQUENCY


FIGURE 5. IDDO NO-LOAD IDD SUPPLY CURRENT vs FREQUENCY (Hz)


FIGURE 7. $I_{C C O}$, NO-LOAD $I_{C C}$ SUPPLY CURRENT vs FREQUENCY (Hz) TEMPERATURE


FIGURE 9. COMPARATOR INPUT CURRENT IL vs TEMPERATURE AT $\mathbf{V}_{\mathbf{C M}}=5 \mathrm{~V}$
$\begin{array}{ll}\text { Typical Performance Curves } & V_{D D}=V_{C C}=V_{A H B}=V_{B H B}=12 \mathrm{~V}, \mathrm{~V}_{S S}=V_{A L S}=V_{B L S}=V_{A H S}=V_{B H S}=0 \mathrm{~V}, \\ & R_{H D E L}=R_{L D E L}=100 \mathrm{k}, \text { and } T_{A}=+25^{\circ} \mathrm{C}, \text { Unless Otherwise Specified. (Continued) }\end{array}$


FIGURE 10. DIS LOW LEVEL INPUT CURRENT IIL vs TEMPERATURE


FIGURE 12. AHB - AHS, BHB - BHS NO-LOAD CHARGE PUMP VOLTAGE vs TEMPERATURE


FIGURE 14. DISABLE TO UPPER ENABLE tuen PROPAGATION DELAY vs TEMPERATURE


FIGURE 11. HEN LOW LEVEL INPUT CURRENT IIL vs TEMPERATURE


FIGURE 13. UPPER DISABLE TURN-OFF PROPAGATION DELAY t ${ }_{\text {DISHIGH }}$ vs TEMPERATURE


FIGURE 15. LOWER DISABLE TURN-OFF PROPAGATION DELAY tDISLow vs TEMPERATURE

Typical Performance Curves $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AHB}}=\mathrm{V}_{\mathrm{BHB}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{ALS}}=\mathrm{V}_{\mathrm{BLS}}=\mathrm{V}_{\mathrm{AHS}}=\mathrm{V}_{\mathrm{BHS}}=0 \mathrm{~V}$, $R_{\text {HDEL }}=R_{\text {LDEL }}=100 \mathrm{k}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)


FIGURE 16. $\mathrm{tT}_{\text {REF-PW }}$ REFRESH PULSE WIDTH vs TEMPERATURE


FIGURE 18. UPPER TURN-OFF PROPAGATION DELAY thPhL vs TEMPERATURE


FIGURE 20. LOWER TURN-OFF PROPAGATION DELAY t LPHL vs TEMPERATURE


FIGURE 17. DISABLE TO LOWER ENABLE $t_{\text {DLPLH }}$ PROPAGATION DELAY vs TEMPERATURE


FIGURE 19. UPPER TURN-ON PROPAGATION DELAY thPLH vs TEMPERATURE


FIGURE 21. LOWER TURN-ON PROPAGATION DELAY t LPLH vs TEMPERATURE


FIGURE 22. GATE DRIVE FALL TIME $t_{F}$ vs TEMPERATURE


FIGURE 24. $\mathrm{V}_{\text {LDEL }}, \mathrm{V}_{\text {HDEL }}$ VOLTAGE vs TEMPERATURE


FIGURE 26. LOW LEVEL OUTPUT VOLTAGE $V_{O L}$ vs BIAS SUPPLY AND TEMPERATURE AT $100 \mu \mathrm{~A}$


FIGURE 23. GATE DRIVE RISE TIME $t_{R}$ vs TEMPERATURE


FIGURE 25. HIGH LEVEL OUTPUT VOLTAGE, $\mathrm{V}_{\mathrm{Cc}}-\mathrm{V}_{\mathrm{OH}}$ vs BIAS SUPPLY AND TEMPERATURE AT $100 \mu \mathrm{~A}$


FIGURE 27. PEAK PULLDOWN CURRENT Io. BIAS SUPPLY VOLTAGE

## Typical Performance Curves $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{AHB}}=\mathrm{V}_{B H B}=12 \mathrm{~V}, \mathrm{~V}_{S S}=\mathrm{V}_{A L S}=\mathrm{V}_{\mathrm{BLS}}=\mathrm{V}_{A H S}=\mathrm{V}_{\mathrm{BHS}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{HDEL}}=\mathrm{R}_{\mathrm{LDEL}}=$ 100 K , and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)



FIGURE 28. PEAK PULLUP CURRENT $\mathrm{I}_{\mathrm{O}+}$ vs SUPPLY VOLTAGE


FIGURE 30. HIGH VOLTAGE LEVEL-SHIFT CURRENT vs FREQUENCY AND BUS VOLTAGE


FIGURE 29. LOW VOLTAGE BIAS CURRENT IDD AND ICC (LESS QUIESCENT COMPONENT) vs FREQUENCY AND GATE LOAD CAPACITANCE


FIGURE 31. UNDERVOLTAGE LOCKOUT vs TEMPERATURE


FIGURE 32. MINIMUM DEAD-TIME vs DEL RESISTANCE

## Dual-In-Line Plastic Packages (PDIP)


$-\mathrm{B}-$


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $\mathrm{A}, \mathrm{A} 1$ and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $\mathrm{e}_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch $(0.25 \mathrm{~mm})$.
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B 1 dimension of $0.030-0.045$ inch ( $0.76-1.14 \mathrm{~mm}$ ).

E20.3 (JEDEC MS-001-AD ISSUE D) 20 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.55 | 1.77 | 8 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.980 | 1.060 | 24.89 | 26.9 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.10 | BSC | 2.54 | BSC | - |
| $\mathrm{e}_{\mathrm{A}}$ | 0.30 | BSC | 7.62 | BSC | 6 |
| $\mathrm{e}_{\mathrm{B}}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 20 |  | 20 |  | 9 |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

M20.3 (JEDEC MS-013-AC ISSUE C) 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.014 | 0.019 | 0.35 | 0.49 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.050 |  | BSC | 1.27 BSC |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 20 |  | 20 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 2 6/05

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch ) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed $0.25 \mathrm{~mm}(0.010$ inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch ) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
© Copyright Intersil Americas LLC 2007. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
$00028 \underline{00053 \mathrm{P} 0231} 56956 \underline{57.404 .7355 .5} \underline{\text { LT4936 } 57.904 .0755 .05882900001 \text { 00600P0005 00-9050-LRPP 00-9090-RDPP } 5951900000}$ 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 020740000060100564 $\underline{01312} \underline{0134220000} \underline{60713816} \underline{\mathrm{M} 15730061} \underline{61161-90} \underline{61278-0020}$ 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P

