ISL9106 is a $1.2 \mathrm{~A}, 1.6 \mathrm{MHz}$ step-down regulator, which is ideal for powering low-voltage microprocessors in compact devices such as PDAs and cellular phones. It is optimized for generating low output voltages down to 0.8 V . The supply voltage range is from 2.7 V to 5.5 V allowing the use of a single Li+ cell, three NiMH cells or a regulated 5 V input. 1.6 MHz pulse-width modulation (PWM) switching frequency allows using small external components. It has flexible operation mode selection of forced PWM mode and Skip (Low $\mathrm{I}_{\mathrm{Q}}$ ) mode with typical $17 \mu \mathrm{~A}$ quiescent current for highest light load efficiency to maximize battery life.

The ISL9106 integrates a pair of low ON-resistance P-Channel and N-Channel MOSFETs to maximize efficiency and minimize external component count.
The ISL9106 offers a typical 215ms Power-Good (PG) timer when powered up. The timer output can be reset by RSI. When shutdown, ISL9106 discharges the output capacitor. Other features include internal digital soft-start, enable for power sequence, overcurrent protection, and thermal shutdown.

The ISL9106 is offered in 10 Ld 3mmx3mm DFN package with 0.9 mm typical height. The complete converter can occupy less than $1 \mathrm{~cm}^{2}$ area.

## Ordering Information

| PART <br> NUMBER <br> (Note) | PART <br> MARKING | TEMP. <br> RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (Pb-free) | PKG. <br> DWG. \# |
| :---: | :--- | :---: | :---: | :---: |
| ISL9106IRZ | $106 Z$ | -40 to +85 | 10 Ld $3 \times 3$ DFN | L10.3x3C |
| ISL9106IRZ-T | $106 Z$ | -40 to +85 | 10 Ld $3 \times 3$ DFN | L10.3x3C |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- High Efficiency Integrated Synchronous Buck Regulator with up to $95 \%$ Efficiency
- 2.7V to 5.5V Supply Voltage
- $17 \mu \mathrm{~A}$ Quiescent Supply Current in Skip (Low $\mathrm{I}_{\mathrm{Q}}$ ) Mode
- 1.2A Guaranteed Output Current
- 3\% Output Accuracy Over Temperature/Load/Line
- Selectable Forced PWM Mode and Skip Mode
- Less than $1 \mu \mathrm{~A}$ Logic Controlled Shutdown Current
- 100\% Maximum Duty Cycle for Lowest Dropout
- Discharge Output Cap when Shutdown
- Internal Digital Soft-Start
- Peak Current Limiting, Short Circuit Protection
- Over-Temperature Protection
- Enable, Power Good Function
- 10 Ld 3mmx3mm DFN
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Applications

- Single Li-lon Battery-Powered Equipment
- DSP Core Power
- PDAs and Palmtops


## Pinout



| Absolute Maximum Ratings (Reference to SGND) |  |
| :---: | :---: |
| VIN. | -0.3V to 6.5V |
| EN, RSI, MODE, PG | -0.3V to VIN + 0.3V |
| sw. | -1.5 V to 6.5 V |
| FB | -0.3V to 2.7 V |
| PGND. | -0.3V to 0.3 V |
| Recommended Operating Conditions |  |
| VIN Supply Voltage Range | .... 2.7 V to 5.5 V |
| Load Current | OA to 1.2A |
| Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance (Notes 1, 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \quad \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| $3 \times 3$ DFN Package | $44 \quad 5.5$ |
| Junction Temperature Range. | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb -free reflow profile http://www.intersil.com/pbfre | ........ . see link below low.asp |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
2. $\theta_{\mathrm{JC}}$, "case temperature" location is at the center of the exposed metal pad on the package underside. See Tech Brief TB379.

Electrical Specifications Unless otherwise noted, all parameter limits are guaranteed over the recommended operating conditions and the typical specifications are measured at the following conditions: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{MODE}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\mathrm{RSI}}=0 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}, \mathrm{C}_{1}=10 \mu \mathrm{~F}, \mathrm{C}_{2}=10 \mu \mathrm{~F}, \mathrm{I} \mathrm{OUT}=0 \mathrm{~A}$ (see the Typical Application Circuit).

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| Undervoltage Lockout Threshold | V UVLO | Rising | - | 2.5 | 2.7 | V |
|  |  | Falling | 2.2 | 2.4 | - | V |
| Quiescent Supply Current | $\mathrm{I}_{\mathrm{VIN}}$ | MODE $=\mathrm{V}_{\text {IN }}$, no load at the output | - | 17 | 34 | $\mu \mathrm{A}$ |
|  |  | MODE $=$ SGND, no load at the output | - | 5 | 8 | mA |
| Shut Down Supply Current | ISD | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{EN}=$ LOW | - | 0.05 | 2 | $\mu \mathrm{A}$ |
| OUTPUT REGULATION |  |  |  |  |  |  |
| FB Regulation Voltage | $V_{F B}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.784 | 0.8 | 0.816 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.78 | 0.8 | 0.82 | V |
| FB Bias Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{VFB}=0.75 \mathrm{~V}$ | - | 0.1 | - | $\mu \mathrm{A}$ |
| Output Voltage Accuracy |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}+0.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} \text { to } 1.2 \mathrm{~A}, \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | -3 | - | 3 | \% |
| Line Regulation |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}+0.5 \mathrm{~V}$ to 5.5 V (minimal 2.7V) | - | 0.2 | - | \%/V |
| Maximum Output Current |  |  | 1.2 | - | - | A |
| COMPENSATION |  |  |  |  |  |  |
| Error Amplifier Trans-conductance |  | Design info only | - | 20 | - | $\mu \mathrm{A} / \mathrm{V}$ |
| SW |  |  |  |  |  |  |
| P-Channel MOSFET ON-Resistance |  | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.12 | 0.22 | $\Omega$ |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.16 | 0.27 | $\Omega$ |
| N-Channel MOSFET ON-Resistance |  | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.11 | 0.22 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.15 | 0.27 | $\Omega$ |
| N-Channel Bleeding MOSFET On Resistance |  |  |  | 90 |  | $\Omega$ |
| P-Channel MOSFET Peak Current Limit | IPK | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | 1.5 | 2.0 | 2.6 | A |
| Maximum Duty Cycle |  |  | - | 100 | - | \% |
| PWM Switching Frequency | fs | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.35 | 1.6 | 1.75 | MHz |
| SW Minimum On Time |  | MODE = LOW (forced PWM mode) | - | - | 100 | ns |
| Soft Start-Up Time |  |  | - | 1.1 | - | ms |


|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| PG |  |  |  |  |  |  |
| Output Low Voltage |  | Sinking $1 \mathrm{~mA}, \mathrm{VFB}=0.7 \mathrm{~V}$ | - | - | 0.3 | V |
| Delay Time |  |  | 150 | 215 | 275 | ms |
| PG Pin Leakage Current |  | $\mathrm{PG}=\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | - | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| Minimum Supply Voltage for Valid PG Signal |  |  | 1.2 | - | - | V |
| Internal PGOOD Low Rising Threshold |  | Percentage of Nominal Regulation Voltage | 89.5 | 92 | 94.5 | \% |
| Internal PGOOD Low Falling Threshold |  | Percentage of Nominal Regulation Voltage | 85 | 88 | 91 | \% |
| Internal PGOOD High Rising Threshold |  | Percentage of Nominal Regulation Voltage | 108.2 | 110.7 | 113.2 | \% |
| Internal PGOOD High Falling Threshold |  | Percentage of Nominal Regulation Voltage | 104 | 107 | 110 | \% |
| Internal PGOOD Delay Time |  |  | - | 50 | - | $\mu \mathrm{s}$ |
| EN, MODE, RSI |  |  |  |  |  |  |
| Logic Input Low |  |  | - | - | 0.4 | V |
| Logic Input High |  |  | 1.4 | - | - | V |
| Logic Input Leakage Current |  | Pulled up to 5.5 V | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Thermal Shutdown |  |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | - | 25 | - | ${ }^{\circ} \mathrm{C}$ |

## Typical Operating Performance



FIGURE 1. EFFICIENY vs LOAD CURRENT (VOUT $=3.3 \mathrm{~V}$ )


FIGURE 3. EFFICIENCY vs LOAD CURRENT (VOUT $=1.8 \mathrm{~V}$ )


FIGURE 5. $\mathrm{I}_{\mathrm{Q}}$ vs $\mathrm{V}_{\mathrm{IN}}\left(\mathrm{MODE}=\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0\right)$


FIGURE 2. EFFICIENCY vs LOAD CURRENT (VOUT $=2.5 \mathrm{~V}$ )


FIGURE 4. SWITCHING FREQUENCY vs INPUT VOLTAGE, $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=600 \mathrm{~mA}\right)$


FIGURE 6. $\mathrm{I}_{\mathrm{Q}}$ vs $\mathrm{V}_{\mathrm{IN}}\left(\mathrm{MODE}=\mathrm{GND}, \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0\right)$

## Typical Operating Performance (Continued)



FIGURE 7. $\mathrm{V}_{\text {OUT }}$ vs $\mathrm{V}_{\text {IN }}\left(\mathrm{MODE}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}=1.5 \mathrm{~V}\right.$, $l_{\text {OUT }}=600 \mathrm{~mA}$ )


FIGURE 9. SOFT-START TO PWM MODE $\left(\mathrm{V}_{I N}=4.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=1.6 \mathrm{~V}$, IOUT $=500 \mathrm{~mA}$ )


FIGURE 11. STEADY-STATE IN SKIP MODE ( $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=35 \mathrm{~mA}$ )


FIGURE 8. $\mathrm{V}_{\text {OUT }} \mathrm{vs} \mathrm{V}_{\text {IN }}$ (MODE $=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$, lout $=600 \mathrm{~mA}$ )


FIGURE 10. SOFT-START TO SKIP MODE $\left(\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=1.6 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~mA}$ )


FIGURE 12. STEADY-STATE IN PWM MODE ( $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.2 \mathrm{~A}$ )

## Typical Operating Performance (Continued)



FIGURE 13. STEADY-STATE IN SKIP MODE $\left(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, I OUT $=35 \mathrm{~mA}$ )


FIGURE 15. LOAD TRANSIENT TEST (MODE $=\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$;

$$
\left.\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)
$$



FIGURE 17. LOAD TRANSIENT TEST (MODE $=\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$;

$$
\left.\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)
$$



FIGURE 14. STEADY-STATE IN PWM MODE ( $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.2 \mathrm{~A}$ )


FIGURE 16. LOAD TRANSIENT TEST (MODE = GND, $\left.\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)$


FIGURE 18. LOAD TRANSIENT TEST (MODE = GND,
$\left.\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=1.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)$

## Typical Operating Performance (Continued)



FIGURE 19. LOAD TRANSIENT TEST (MODE $=\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$; $\left.\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)$


FIGURE 21. LOAD TRANSIENT TEST (MODE $=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$; $\left.\mathrm{V}_{\mathrm{O}}=3.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.2 \mathrm{~A} \sim 0.4 \mathrm{~A}\right)$

## Pin Descriptions

## VIN

Input supply voltage. Connect a $10 \mu \mathrm{~F}$ ceramic capacitor to power ground.

## NC

No connect.

## EN

Enable pin. Enable the device when driven to high. Shut down the chip and discharge output capacitor when driven to low. Do not leave this pin floating.


FIGURE 20. LOAD TRANSIENT TEST (MODE = GND,
$\left.\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)$


FIGURE 22. LOAD TRANSIENT TEST (MODE = GND,
$\left.\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=3.3 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0.01 \mathrm{~A} \sim 1 \mathrm{~A}\right)$

## PG

215 ms timer output. This output is a 215 ms delayed powergood signal (PG) for the output voltage when output voltage is within the power-good window. It can be reset by a high RSI signal, then 215 ms starts when RSI goes from high to low.

## MODE

Mode selection pin. Connect to logic high or input voltage VIN for low $\mathrm{I}_{\mathrm{Q}}$ mode; connect to logic low or ground for forced PWM mode. Do not leave this pin floating.

## SW

Switching node connection. Connect to one terminal of inductor.

## PGND

Power ground. Connect all power grounds to this pin.

## SGND

Analog ground. SGND and PGND should only have one point connection.

## Exposed Pad

The exposed pad must be connected to the PGND pin for proper electrical performance. The exposed pad must also be connected to as much as possible for optimal thermal performance.

## FB

Buck regulator output feedback pin. Connect to the output through voltage divider resistor for adjustable output voltage.

## RSI

This input resets the 215 ms timer. When the output voltage is within the power-good window, an internal timer is started and generates a PG signal 215 ms later when RSI is low. A high RSI resets PG and RSI high to low transition restarts the internal counter if the output voltage is within the window, otherwise the counter is reset by the output voltage condition. Do not leave this pin floating.

## Typical Applications



| PARTS | DESCRIPTION | MANUFACTURERS | PART NUMBER | SPECIFICATIONS | SIZE |
| :--- | :--- | :--- | :--- | :--- | :--- |
| L | Inductor | Sumida | CDRH2D14NP-2R2NC | $2.2 \mu \mathrm{H} / 1.50 \mathrm{~A} / 75 \mathrm{~m} \Omega$ | $3.2 \mathrm{~mm} \times 3.2 \mathrm{~mm} \times 1.55 \mathrm{~mm}$ |
| C1 | Input capacitor | Murata | GRM21BR60J106KE19L | $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | $2.0 \mathrm{~mm} \times 1.25 \mathrm{~mm} \times 1.25 \mathrm{~mm}$ |
| C2 | Output capacitor | Murata | GRM21BR60J106KE19L | $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | $2.0 \mathrm{~mm} \times 1.25 \mathrm{~mm} \times 1.25 \mathrm{~mm}$ |
| C3 | Capacitor | Murata | GRM188R71H221KA01C | $220 \mathrm{pF} / 50 \mathrm{~V}$ | $1.6 \mathrm{~mm} \times 0.8 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ |
| R1, R2, R3 | Resistor | Various |  | $100 \mathrm{k} \Omega$, SMD, $1 \%$ | $1.6 \mathrm{~mm} \times 0.8 \mathrm{~mm} \times 0.45 \mathrm{~mm}$ |

FIGURE 23. TYPICAL APPLICATION DIAGRAM

## Block Diagram



FIGURE 24. FUNCTIONAL BLOCK DIAGRAM

## Theory of Operation

The ISL9106 is a step-down switching regulator optimized for battery-powered handheld applications. The regulator operates at typical 1.6 MHz fixed switching frequency under heavy load condition to allow small external inductor and capacitors to be used for minimal printed-circuit board (PCB) area. At light load, the regulator can be selected to enter skip mode to reduce the switching frequency, unless forced to the fixed frequency, to minimize the switching loss and to maximize the battery life. The quiescent current under skip mode with no loading is typically only $17 \mu \mathrm{~A}$. The supply current is typically only $0.1 \mu \mathrm{~A}$ when the regulator is disabled.

## PWM Control Scheme

The ISL9106 uses the peak-current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Figure 24 shows the circuit functional block diagram. The current loop consists of the oscillator, the PWM comparator COMP, current sensing circuit, and the slope compensation for the current loop stability. The current sensing circuit consists of the resistance of the P-

Channel MOSFET when it is turned on and the Current Sense Amplifier (CSA). The control reference for the current loops comes from the Error Amplifier (EAMP) of the voltage loop.

The PWM operation is initialized by the clock from the oscillator. The P-Channel MOSFET is turned on at the beginning of a PWM cycle and the current in the P-Channel MOSFET starts ramping up. When the sum of the CSA output and the compensation slope reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-Channel MOSFET and to turn on the N -Channel MOSFET. The N-MOSFET remains on till the end of the PWM cycle. Figure 25 shows the typical operating waveforms during the normal PWM operation. The dotted lines illustrate the sum of the slope compensation ramp and the CSA output.


FIGURE 25. PWM OPERATION WAVEFORMS
The output voltage is regulated by controlling the reference voltage to the current loop. The bandgap circuit outputs a 0.8 V reference voltage to the voltage control loop. The feedback signal comes from the FB pin. The soft-start block only affects the operation during the start-up and will be discussed separately in "Soft-Start-Up" on page 11. The EAMP is a transconductance amplifier, which converts the voltage error signal to a current output. The voltage loop is internally compensated by a RC network. The maximum EAMP voltage output is precisely clamped to the bandgap voltage.

## Skip Mode

With the MODE pin connected to logic high, ISL9106 enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 26 illustrates the skip mode operation. A zero-cross sensing circuit (as shown in Figure 24) monitors the N-Channel MOSFET current for zero crossing. When it is detected to cross zero for 8 consecutive cycles, the regulator enters the skip mode. During the 8 consecutive cycles, the inductor current could be negative. The counter is reset to zero when the sensed $N$ Channel MOSFET current does not cross zero during any cycle within the 8 consecutive cycles.

Once ISL9106 enters the skip mode, the pulse modulation starts being controlled by the SKIP comparator shown in Figure 24. Each pulse cycle is still synchronized by the PWM clock. The P-Channel MOSFET is turned on at the rising edge of clock and turned off when its current reaches $20 \%$ of the peak current limit. As the average inductor current in each cycle is higher than the average current of the load, the output voltage rises cycle over cycle. When the output voltage reaches $1.5 \%$ above its nominal voltage, the P -Channel MOSFET is turned off immediately and the inductor current is fully discharged to zero and stays at zero. The output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-Channel MOSFET will be turned on again, repeating the previous operations.

The regulator resumes normal PWM mode operation when the output voltage is sensed to drop below $1.5 \%$ of its nominal voltage value.

## Enable

The enable (EN) pin allows user to enable or disable the converter for purposes such as power-up sequencing. With EN pin pulled to high, the converter is enabled and the internal reference circuit wakes up first and then the soft start-up begins. When EN pin is pulled to logic low, the converter is disabled, the P-Channel MOSFET is turned off immediately and the output capacitor is discharged through internal discharge path.

## Power Good

The ISL9106 offers a power-good (PG) signal. When the output voltage is not within the power-good window, the PG pin outputs an open-drain low signal. When the output voltage is within the power-good window, an internal power-good signal is issued to turn off the open-drain MOSFET so that PG pin can be externally pulled to high. The rising edge of the PG output is delayed by 215 ms (typical) from the time the powergood signal is issued.


FIGURE 26. SKIP MODE OPERATION WAVEFORMS

## Mode Selection

The MODE pin is provided on ISL9106 to select the operation mode. When it is driven to logic low or ground, the regulator operates in forced PWM mode. Under forced PWM mode, the device remains at the fixed PWM operation (typical at 1.6 MHz ), regardless of if the load current is high or low.

When the MODE pin is driven to logic high or connected to input voltage $\mathrm{V}_{\mathrm{IN}}$, the regulator operates in either SKIP mode or fixed PWM mode depending on the different load conditions.

## RSI Signal

The RSI signal is an input signal, which can reset the PG signal. As shown in Figure 24, the power-good signal is gated by the RSI signal. When the RSI is high, the PG signal remains low, regardless of the output voltage condition.

## Overcurrent Protection

The overcurrent protection is provided on ISL9106 when over load condition happens. It is realized by monitoring the CSA output with the OCP comparator, as shown in Figure 24. When the current at $P$-Channel MOSFET is sensed to reach the current limit, the OCP comparator is trigged to turn off the P-Channel MOSFET immediately.

## Short-Circuit Protection

ISL9106 has a Short-Circuit Protection (SCP) comparator, which monitors the FB pin voltage for output short-circuit protection. When the FB voltage is lower than 0.2 V , the SCP comparator forces the PWM oscillator frequency to drop to $1 / 3$ of its normal operation frequency.

## Undervoltage Lockout (UVLO)

When the input voltage is below the Undervoltage Lock Out (UVLO) threshold, ISL9106 is disabled.

## Soft-Start-Up

The soft-start-up eliminates the inrush current during the circuit start-up. The soft-start block outputs a ramp reference to both the voltage loop and the current loop. The two ramps limit the inductor current rising speed as well as the output voltage speed so that the output voltage rises in a controlled fashion. At the very beginning of the start-up, the output voltage is less than 0.2 V ; hence the PWM operating frequency is $1 / 3$ of the normal frequency.

## Power MOSFETs

The power MOSFETs are optimized to achieve better efficiency. The ON-resistance for the P-Channel MOSFET is typically $160 \mathrm{~m} \Omega$ and the typical ON-resistance for the N -Channel MOSFET is $150 \mathrm{~m} \Omega$.

## Low Dropout Operation

The ISL9106 features low dropout operation to maximize the battery life. When the input voltage drops to a level that ISL9106 can no longer operate under switching regulation to maintain the output voltage, the P-Channel MOSFET is completely turned on ( $100 \%$ duty cycle). The dropout voltage
under such condition is the product of the load current and the ON-resistance of the P-Channel MOSFET. Minimum required input voltage $\mathrm{V}_{\text {IN }}$ under this condition is the sum of output voltage plus the voltage drop cross the inductor and the P Channel MOSFET switch.

## Thermal Shut Down

The ISL9106 provides built-in thermal protection function. The thermal shutdown threshold temperature is typical $+150^{\circ} \mathrm{C}$ with typical $+25^{\circ} \mathrm{C}$ hysteresis. When the internal temperature is sensed to reach $+150^{\circ} \mathrm{C}$, the regulator is completely shut down and as the temperature is sensed to drop to $+125^{\circ} \mathrm{C}$ (typical), the ISL9106 resumes operation starting from the soft-start-up.

## Applications Information

## Inductor and Output Capacitor Selection

To achieve better steady state and transient response, ISL9106 typically uses a $2.2 \mu \mathrm{H}$ inductor. The peak-to-peak inductor current ripple can be expressed as follows:
$\Delta \mathrm{I}=\frac{\mathrm{V}_{\mathrm{O}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{I N}}\right)}{\mathrm{L} \bullet \mathrm{f}_{\mathrm{S}}}$
In Equation 1, usually the typical values can be used but to have a more conservative estimation, the inductance should consider the value with worst case tolerance; and for switching frequency $f_{S}$, the minimum $f_{S}$ from the "Eletrical Specifications" table on page 2 can be used.

To select the inductor, its saturation current rating should be at least higher than the sum of the maximum output current and half of the delta calculated from Equation 1. Another more conservative approach is to select the inductor with the current rating higher than the P -Channel MOSFET peak current limit.

Another consideration is the inductor DC resistance since it directly affects the efficiency of the converter. Ideally, the inductor with the lower DC resistance should be considered to achieve higher efficiency.

Inductor specifications could be different from different manufacuturers so please check with each manufacturer if additional information is needed.

For the output capacitor, a ceramic capacitor can be used because of the low ESR values, which helps to minimize the output voltage ripple. A typical value of $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ ceramic capacitor should be enough for most of the applications and the capacitor should be X5R or X7R.

## Input Capacitor Selection

The main function for the input capacitor is to provide decoupling of the parasitic inductance and to provide filtering function to prevent the switching current from flowing back to the battery rail. A $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ ceramic capacitor (X5R or X 7 R ) is a good starting point for the input capacitor selection.

## Output Voltage Setting Resistor Selection

The voltage divider resistors, $\mathrm{R}_{2}$ and $\mathrm{R}_{3}$, as shown in Figure 23, set the desired output voltage value. The output voltage can be calculated using Equation 2:
$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{FB}} \cdot\left(1+\frac{\mathrm{R}_{2}}{\mathrm{R}_{3}}\right)$
where $\mathrm{V}_{\mathrm{FB}}$ is the feedback voltage (typically it is 0.8 V ). The current flowing through the voltage divider resistors can be calculated as $\mathrm{V}_{\mathrm{O}} /\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right)$, so larger resistance is desirable to minimize this current. On the other hand, the FB pin has leakage current that will cause error in the output voltage setting. The leakage current has a typical value of $0.1 \mu \mathrm{~A}$. To minimize the accuracy impact on the output voltage, select the $R_{3}$ no larger than $200 \mathrm{k} \Omega$.
$\mathrm{C}_{3}$ (shown in Figure 23) is highly recommended to be added for improving stability and achieving better transient response. $\mathrm{C}_{3}$ can be calculated using Equation 3 :

$$
\begin{equation*}
\mathrm{C}_{3}=\frac{1}{2 \times \pi \times \mathrm{R}_{2} \times 7.3 \mathrm{kHz}} \tag{EQ.3}
\end{equation*}
$$

Table 1 provides the recommended component values for some output voltage options.

## Layout Recommendation

The PCB layout is a very important converter design step to make sure the designed converter works well, especially under the high current high switching frequency condition.

For ISL9106, the power loop is composed of the output inductor L, the output capacitor CoUt, the SW pin and the PGND pin. It is necessary to make the power loop as small as possible and the connecting traces among them should be direct, short and wide; the same type of traces should be used to connect the VIN pin, the input capacitor $\mathrm{C}_{I N}$ and its ground. In order to make the output voltage regulate well and avoid the noise couple from the power loop (especially for SKIP mode operation), the SGND pin should be connected with the PGND pin at the terminals of the load and a star ground connection should be used.

The switching node of the converter, the SW pin, and the traces connected to this node are very noisy, so keep the voltage feedback trace and other noise sensitive traces away from these noisy traces.

The input capacitor should be placed as close as possible to the VIN pin. The ground of the input and output capacitors should be connected as close as possible as well.

The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad is preferable. In addition, a solid ground plane is helpful for EMI performance.

TABLE 1. ISL9106 CIRCUIT CONFIGURATION vs VOUT

| VOUT (V) | $\mathbf{L}(\mu \mathbf{H})$ | $\mathbf{C 2}(\mu \mathbf{F})$ | $\mathbf{R 2}(\mathbf{k} \Omega)$ | $\mathbf{C 3}(\mathbf{p F})$ | $\mathbf{R 3}(\mathbf{k} \Omega)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0.8 | 2.2 | 10 | 0 | $\mathrm{~N} / \mathrm{A}$ | 100 |
| 1.0 | 2.2 | 10 | 44.2 | 470 | 178 |
| 1.2 | 2.2 | 10 | 80.6 | 270 | 162 |
| 1.5 | 2.2 | 10 | 84.5 | 270 | 97.6 |
| 1.8 | 2.2 | 10 | 100 | 220 | 80.6 |
| 2.5 | 2.2 | 10 | 100 | 220 | 47.5 |
| 2.8 | 2.2 | 10 | 100 | 220 | 40.2 |
| 3.3 | 2.2 | 10 | 102 | 220 | 32.4 |

## © Copyright Intersil Americas LLC 2007. All Rights Reserved. <br> All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

## Dual Flat No-Lead Plastic Package (DFN)



L10.3x3C
10 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOMINAL | MAX |  |
| A | 0.85 | 0.90 | 0.95 | - |
| A1 | - | - | 0.05 | - |
| A3 | 0.20 REF |  |  | - |
| b | 0.20 | 0.25 | 0.30 | 5, 8 |
| D | 3.00 BSC |  |  | - |
| D2 | 2.33 | 2.38 | 2.43 | 7, 8 |
| E | 3.00 BSC |  |  | - |
| E2 | 1.59 | 1.64 | 1.69 | 7, 8 |
| e | 0.50 BSC |  |  | - |
| k | 0.20 | - | - | - |
| L | 0.35 | 0.40 | 0.45 | 8 |
| N | 10 |  |  | 2 |
| Nd | 5 |  |  | 3 |

Rev. 1 4/06
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on $D$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. COMPLIANT TO JEDEC MO-229-WEED-3 except for dimensions E2 \& D2.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G MP3416GJ-P MP5461GC-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+ MAX20406AFOD/VY+ MAX20408AFOC/VY+

