The ISL9307 is an integrated mini Power Management IC (mini-PMIC) ideal for applications for powering low-voltage microprocessor or multiple voltage rails with a battery as an input source, such as a single Li-ion or Li-polymer. ISL9307 integrates two high-efficiency, 3MHz, synchronous step-down converters (DCD1 and DCD2) and two low-input, low-dropout linear regulators (LDO1 and LDO2).

The 3MHz PWM switching frequency allows the use of very small external inductors and capacitors. Both step-down converters can enter skip mode under light load conditions to further improve efficiency and maximize battery life.
The ISL9307 features EN pins for each channel, thus allowing startup delay for power sequencing.

The ISL9307 also provides two 300mA low-dropout (LDO) regulators. The input voltage range is 1.5 V to 5.5 V , which allows them to be powered from one of the on-chip step-down converters or directly from a battery. The default LDO power-up output comes with factory pre-set fixed output voltage options between 0.9 V and 3.3 V .

The ISL9307 is available in a 4 mmx 4 mm 16 Ld TQFN.

## Features

- Dual 1500mA, Synchronous Step-down Converters and Dual 300mA, General-purpose LDOs
- Input Voltage Range
- DCD1/DCD2 ..................................... . . . 2.5 V to 5.5V
- VINLDO ............................................ . . 1.5 V to 5.5 V
- Adjustable Output Voltage
- VODCD1/VODCD2 0.8 V to $\mathrm{V}_{\mathrm{IN}}$
- $50 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$ (Typ) with DCD1/DCD2 in Skip Mode; $20 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$ (Typ) for each Enabled LDO
- EN Pins for DCD1/DCD2 and LD01/LD02
- Small, Thin, 4mmx4mm TQFN


## Applications

- Cellular Phones, Smart Phones
- PDAs, Portable Media Players, Portable Instruments
- Single Li-ion/Li-polymer Battery-Powered Equipment
- DSP Core Power


FIGURE 1. TYPICAL APPLICATION DIAGRAM

TABLE 1. TYPICAL APPLICATION PART LIST

| PARTS | DESCRIPTION | MANUFACTURER | PART NUMBER | SPECIFICATIONS |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| L1, L2 | Inductor | Sumida | CDRH2D14NP-1R5 | $1.5 \mu \mathrm{H} / 1.80 \mathrm{~A} / 50 \mathrm{~m} \Omega$ | $3.0 \mathrm{mmx3.0mmx1.55mm}$ |
| C1 | Input capacitor | Murata | GRM21BR60J106KE19L | $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | 0805 |
| C2, C3 | Input capacitor | Murata | GRM185R60J105KE26D | $1 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | 0603 |
| C4, C5 | Output capacitor | Murata | GRM21BR60J106KE19L | $4.7 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | 0805 |
| C6, C7 | Output capacitor | Murata | GRM185R60J105KE26D | $10 \mu \mathrm{~F} / 6.3 \mathrm{~V}$ | 0603 |
| R1, R2, <br> R3, R4 | Resistor | Various |  | $1 \%$, SMD, 0.1 2 | 0603 |

## Block Diagram



## Pin Configuration

ISL9307
(16 LD 4X4 TQFN)
TOP VIEW


## Pin Descriptions

| PIN NUMBER (TQFN) | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | VINDCD1 | Input voltage for buck converter DCD1 and power supply pin for all internal digital/ analog circuits. |
| 2 | FB1 | Feedback pin for DCD1; connect external voltage divider resistors between DCDC1 output, this pin, and ground. For fixed output versions, connect this pin directly to the DCD1 output. |
| 3 | ENDCD1 | Enable pin for DCD1. Tie high or low. Do not float. |
| 4 | ENLD01 | Enable pin for LDO1. Tie high or low. Do not float. |
| 5 | VINLDO | Input voltage for LDO1 and LD02 |
| 6 | V0LD01 | Output voltage of LD01 |
| 7 | VOLD02 | Output voltage of LD02 |
| 8 | ENLD02 | Enable pin for LDO2. Tie high or low. Do not float. |
| 9 | GNDLDO | Power ground for LD01 and LD02 |
| 10 | ENDCD2 | Enable pin for DCD2. Tie high or low. Do not float. |
| 11 | FB2 | Feedback pin for DCD2; connect external voltage divider resistors between DCD2 output, this pin, and ground. For fixed output versions, connect this pin directly to the DCD2 output. |
| 12 | VINDCD2 | Input voltage for buck converter DCD2 |
| 13 | SW2 | Switching node for DCD2; connect to one terminal of the inductor. |
| 14 | GNDDCD2 | Power ground for DCD2 |
| 15 | GNDDCD1 | Power ground for DCD1 |
| 16 | SW1 | Switching node for DCD1; connect to one terminal of the inductor. |
| E-pad | E-pad | Exposed pad; connect to system ground. |

## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3) | PART MARKING | FBSEL DCD1 (V) | FBSEL DCD2 <br> (V) | $\begin{gathered} \text { SLV } \\ \text { LD01 } \\ \text { (V) } \end{gathered}$ | $\begin{gathered} \text { SLV } \\ \text { LDO2 } \\ \text { (V) } \end{gathered}$ | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISL9307IRTAAJBZ-T | 93071 AAJBZ | Adj | Adj | 2.8 | 1.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJBZ-T7A | 93071 AAJBZ | Adj | Adj | 2.8 | 1.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJFZ-T | 9307I AAJFZ | Adj | Adj | 2.8 | 2.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJFZ-T7A | 9307I AAJFZ | Adj | Adj | 2.8 | 2.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJGZ-T | 9307I AAJGZ | Adj | Adj | 2.8 | 2.7 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJGZ-T7A | 93071 AAJGZ | Adj | Adj | 2.8 | 2.7 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJLZ-T | 9307I AAJLZ | Adj | Adj | 2.8 | 2.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJLZ-T7A | 93071 AAJLZ | Adj | Adj | 2.8 | 2.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJYZ-T | 93071 AAJYZ | Adj | Adj | 2.8 | 0.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJYZ-T7A | 93071 AAJYZ | Adj | Adj | 2.8 | 0.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANCZ-T | 9307I AANCZ | Adj | Adj | 3.3 | 1.8 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANCZ-T7A | 9307I AANCZ | Adj | Adj | 3.3 | 1.8 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANFZ-T | 9307I AANFZ | Adj | Adj | 3.3 | 2.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANFZ-T7A | 9307I AANFZ | Adj | Adj | 3.3 | 2.5 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANGZ-T | 9307I AANGZ | Adj | Adj | 3.3 | 2.7 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANGZ-T7A | 9307I AANGZ | Adj | Adj | 3.3 | 2.7 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANLZ-T | 9307I AANLZ | Adj | Adj | 3.3 | 2.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANLZ-T7A | 9307I AANLZ | Adj | Adj | 3.3 | 2.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANWZ-T | 9307I AANWZ | Adj | Adj | 3.3 | 1.2 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANWZ-T7A | 9307I AANWZ | Adj | Adj | 3.3 | 1.2 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANYZ-T | 9307I AANYZ | Adj | Adj | 3.3 | 0.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAANYZ-T7A | 9307I AANYZ | Adj | Adj | 3.3 | 0.9 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTWCNJZ-T | 9307I WCNJZ | 1.2 | 1.8 | 3.3 | 2.8 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTWCNJZ-T7A | 9307I WCNJZ | 1.2 | 1.8 | 3.3 | 2.8 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTWCWNZ-T | 9307 WCWNZ | 1.2 | 1.8 | 1.2 | 3.3 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTWCWNZ-T7A | 9307I WCWNZ | 1.2 | 1.8 | 1.2 | 3.3 | -40 to +85 | 16 Ld TQFN | L16.4X4G |
| ISL9307IRTAAJBEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAAJFEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAAJGEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAAJLEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAAJYEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANCEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANFEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANGEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANLEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANWEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTAANYEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTWCNJEV1Z | Evaluation Board |  |  |  |  |  |  |  |
| ISL9307IRTWCWNEV1Z | Evaluation Board |  |  |  |  |  |  |  |

NOTES:

1. Please refer to $\overline{\mathrm{TB} 347}$ for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL9307. For more information on MSL please see Tech Brief TB363.

## Absolute Maximum Ratings (Refer to Ground)

SW1, SW2
-1.5 V to 6.5 V
FB1, FB2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-0.3 V$ to 3.6 V
GNDDCD1, GNDDCD2, GNDLDO . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to 0.3 V
All other pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-0.3 V$ to 6.5 V
ESD Ratings
Human Body Model (Tested per JESD22-A114F) . . . . . . . . . . . . . . . 3.5kV
Machine Model (Tested per JESD22-A115-A) . . . . . . . . . . . . . . . . . . 225V
Charged Device Model (Tested per JESD22-C101D) . . . . . . . . . . . .2.2kV
Latch Up (Tested per JESD78B, Class II, Level A) . . . . . . . . . . . . . . . 100mA

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 16 Ld TQFN Package (Note 4). | 40.2 |
| Maximum Junction Temperature Range | - $40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Recommended Junction Temperature Range | $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |

## Recommended Operating Conditions

| VINDCD1 | 2.5 V to 5.5 V |
| :---: | :---: |
| VINDCD2 | 2.3V to VINDCD1 |
| VINLDO. | 1.5V to VINDCD1 |
| DCD1 and DCD2 Output Current | OmA to 1500mA |
| LD01 and LD02 Output Current. | 0 mA to 300 mA |
| Operating Ambient Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

Electrical Specifications Unless otherwise noted, typical specifications are measured at the following conditions: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, VINDCD1 $=3.6 \mathrm{~V}$, VINDCD2 $=3.3 \mathrm{~V}$. For LDO1 and LDO2, VINLDO $=$ VOLDO +0.5 V to 5.5 V with VINLDO always no higher than VINDCD1.
$\mathrm{L}_{1}=\mathrm{L}_{2}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=\mathrm{C}_{4}=\mathrm{C}_{5}=10 \mu \mathrm{~F}, \mathrm{C}_{2}=\mathrm{C}_{6}=\mathrm{C}_{7}=1 \mu \mathrm{~F}$, Iout $=0 \mathrm{~A}$ for DCD1, DCD2, LDO1 and LDO2 (see Figure 1 on page 1 for more details). Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN (Note 5) | TYP | MAX <br> (Note 5) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VINDCD1, VINDCD2 Voltage Range |  |  | 2.5 | - | 5.5 | V |
| VINDCD1, VINDCD2 Undervoltage Lockout Threshold | $\mathrm{V}_{\text {UVLO }}$ | Rising | - | 2.2 | 2.3 | V |
|  |  | Falling | 1.9 | 2.1 | - | V |
| Quiescent Supply Current on VINDCD1 | IVIN1 | Only DCD1 enabled; no load and no switching on DCD1 | - | 40 | 60 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{VIN2}}$ | Only DCD1 and LD01 enabled; no load and no switching on DCD1 | - | 60 | 95 | $\mu \mathrm{A}$ |
|  | IVIN3 | Both DCD1 and DCD2 enabled; no load and no switching on both DCD1 and DCD2 | - | 50 | 75 | $\mu \mathrm{A}$ |
|  | IVIN4 | Only LD01 and LD02 enabled | - | 110 | 130 | $\mu \mathrm{A}$ |
|  | IVIN5 | DCD1, DCD2, LD01 and LDO2 enabled; no load and no switching on both DCD1 and DCD2 | - | 135 | 160 | $\mu \mathrm{A}$ |
| Shutdown Supply Current | $I_{\text {SD }}$ | VINDCD1 = 5.5V; DCD1, DCD2, LD01 and LD02 disabled | - | 0.15 | 5 | $\mu \mathrm{A}$ |
| Thermal Shutdown |  |  | - | 155 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  |  | - | 30 | - | ${ }^{\circ} \mathrm{C}$ |
| DCD1 AND DCD2 |  |  |  |  |  |  |
| FB1, FB2 Regulation Voltage | $\mathrm{V}_{\mathrm{FB}}$ |  | 0.785 | 0.8 | 0.815 | V |
| FB1, FB2 Bias Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{FB}=0.75 \mathrm{~V}$ | - | 0.001 | - | $\mu \mathrm{A}$ |
| Output Voltage Accuracy |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}+0.5 \mathrm{~V}$ to 5.5 V (minimal 2.5 V ), 1 mA load | -3 | - | +3 | \% |
| Line Regulation |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{O}}+0.5 \mathrm{~V}$ to 5.5 V (minimal 2.5 V ) | - | 0.1 | - | \%/V |
| Maximum Output Current |  |  | 1500 | - | - | mA |

Electrical Specifications Unless otherwise noted, typical specifications are measured at the following conditions: $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$, VINDCD1 $=3.6 \mathrm{~V}$, VINDCD2 $=3.3 \mathrm{~V}$. For LDO1 and LDO2, VINLDO $=$ VOLDO +0.5 V to 5.5 V with VINLDO always no higher than VINDCD1. $\mathrm{L}_{1}=\mathrm{L}_{2}=1.5 \mu \mathrm{H}, \mathrm{C}_{1}=\mathrm{C}_{4}=\mathrm{C}_{5}=10 \mu \mathrm{~F}, \mathrm{C}_{2}=\mathrm{C}_{6}=\mathrm{C}_{7}=1 \mu \mathrm{~F}$, $\mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~A}$ for DCD1, DCD2, LDO1 and LDO2 (see Figure 1 on page 1 for more details). Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ (\text { Note 5) } \end{gathered}$ | TYP | MAX (Note 5) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P-Channel MOSFET ON-resistance |  | $\mathrm{V}_{1 \mathrm{~N}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.14 | 0.20 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.24 | 0.40 | $\Omega$ |
| N-Channel MOSFET ON-resistance |  | $\mathrm{V}_{1 \mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ | - | 0.11 | 0.20 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ |  | 0.18 | 0.34 | $\Omega$ |
| P-Channel MOSFET Peak Current Limit | IPK |  | 2.1 | 2.5 | 2.75 | A |
| SW Maximum Duty Cycle |  |  | - | 100 | - | \% |
| SW Leakage Current |  | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ | - | 0.005 | 1 | $\mu \mathrm{A}$ |
| PWM Switching Frequency | $\mathrm{f}_{S}$ |  | 2.6 | 3.0 | 3.4 | MHz |
| SW Minimum ON-time |  | $\mathrm{V}_{\mathrm{FB}}=0.75 \mathrm{~V}$ | - | 70 | - | ns |
| Bleeding Resistor |  |  | - | 115 | - | $\Omega$ |
| LD01 AND LD02 |  |  |  |  |  |  |
| VINLDO Supply Voltage |  | No higher than VINDCD1 | 1.5 | - | 5.5 | v |
| VINLDO Undervoltage Lock-out Threshold | $\mathrm{v}_{\text {UVLO }}$ | VINDCD1 $=2.3 \mathrm{~V}$, Rising | - | 1.41 | 1.46 | V |
|  |  | VINDCD1 $=2.3 \mathrm{~V}$, Falling | 1.33 | 1.37 | - | V |
| Internal Peak Current Limit |  |  | 350 | 425 | 540 | mA |
| Dropout Voltage |  | $\mathrm{I}_{0}=300 \mathrm{~mA}, \mathrm{vO} \leq 2.1 \mathrm{~V}$ | - | 125 | 250 | mV |
|  |  | $\mathrm{I}_{0}=300 \mathrm{~mA}, 2.1 \mathrm{~V}<\mathrm{VO} \leq 2.8 \mathrm{~V}$ | - | 100 | 200 | mV |
|  |  | $\mathrm{I}_{\mathrm{O}}=300 \mathrm{~mA}, \mathrm{VO}>2.8 \mathrm{~V}$ | - | 80 | 170 | mV |
| Power Supply Rejection Ratio |  | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=300 \mathrm{~mA} @ 1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{VO}=2.6 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | - | 55 | - | dB |
| Output Voltage Noise |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{BW}=10 \mathrm{~Hz} \\ & \text { to } 100 \mathrm{kHz} \end{aligned}$ | - | 45 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
| ENABLE PIN LOGIC |  |  |  |  |  |  |
| ENDCD1, ENDCD2, ENLDO1, ENLDO2 Pin Logic High |  |  | 1.4 |  |  | V |
| ENDCD1, ENDCD2, ENLDO1, ENLDO2 Pin Logic Low |  |  |  |  | 0.4 | V |
| Enable Pin Leakage Current |  |  |  | 0.05 | 1 | $\mu \mathrm{A}$ |

NOTE:
5. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## Theory of Operation

## DCD1 and DCD2

Both the DCD1 and DCD2 converters on ISL9307 use the peak-current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Both converters are able to supply up to 1500 mA load current.

Under light load conditions, the device enters a pulse-skipping mode to minimize switching loss by reducing switching frequency. Figure 2 illustrates the skip mode operation.

A zero-cross sensing circuit monitors the current flowing through the SW node for zero crossing. When it is detected to cross zero for 16 consecutive cycles, the regulator enters skip mode. During the 16 consecutive cycles, the inductor current could be negative. The counter is reset to zero when the sensed current flowing through the SW node does not cross zero during any cycle within the 16 consecutive cycles.

Once the converter enters skip mode, the pulse modulation is controlled by an internal comparator while each pulse cycle remains synchronized to the PWM clock. The P-channel MOSFET is turned on at the rising edge of the clock and turned off when its current reaches $\sim 20 \%$ of the peak current limit.

As the average inductor current in each cycle is higher than the average current of the load, the output voltage rises cycle-overcycle. When the output voltage is sensed to reach $1.5 \%$ above its nominal voltage, the P-channel MOSFET is turned off immediately, and the inductor current is fully discharged to zero and stays at zero.

The output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-channel MOSFET turns on again, repeating the previous operations.

The regulator resumes normal PWM mode operation when the output voltage is sensed to drop below $1.5 \%$ of its nominal voltage value, as shown in Figure 3.


FIGURE 2. SKIP MODE OPERATION WAVEFORMS


FIGURE 3. PWM OPERATION WAVEFORMS

## Soft-Start

Soft-start reduces the in-rush current during the start-up stage. The soft-start block limits the current rising speed so that the output voltage rises in a controlled fashion.

## Overcurrent Protection

The ISL9307 provides overcurrent protection for DCD1 and DCD2 for when an overload condition occurs. When the current at P-channel MOSFET is sensed to reach the current limit, the internal protection circuit is triggered to turn off the P -channel MOSFET immediately.

## DCD Short-Circuit Protection

The ISL9307 provides short-circuit protection for both DCD1 and DCD2. The feedback voltage is monitored for output short-circuit protection. When the output voltage is sensed to be lower than a certain threshold, the internal circuit will change the PWM oscillator frequency to a lower frequenciy to protect the IC from damage. The P-channel MOSFET peak current limit remains active during this state.

## Undervoltage Lockout (UVLO)

An undervoltage lockout (UVLO) circuit is provided on ISL9307. The UVLO circuit block can prevent abnormal operation in the event that the supply voltage is too low to guarantee proper operation. The UVLO on VINDCD1 is set for a typical 2.2 V with 100 mV hysteresis. VINLDO is set for a typical 1.4 V with 50 mV hysteresis. When the input voltage is sensed to be lower than the UVLO threshold, the related channel is disabled.

## Low Dropout Operation

Both DCD1 and DCD2 converters feature low dropout operation to maximize battery life. When the input voltage drops to a level at which the converter can no longer operate under switching regulation to maintain the output voltage, the P-channel MOSFET is completely turned on ( $100 \%$ duty cycle). The dropout voltage under such a condition is the product of the load current and the ON-resistance of the P-channel MOSFET. Minimum required input voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) under such a condition is the sum of output voltage plus voltage drop across the inductor and the P-channel MOSFET switch.

## Active Output Voltage Discharge For DCD1, DCD2

The ISL9307 offers a feature to actively discharge the output voltage of DCD1 and DCD2 via an internal bleeding resistor (typical $115 \Omega$ ) when the channel is disabled.

## Thermal Shutdown

The ISL9307 provides a built-in thermal protection function with thermal shutdown threshold temperature set at $+155^{\circ} \mathrm{C}$ with $+25^{\circ} \mathrm{C}$ hysteresis (typical). When the die temperature is sensed to reach $+155^{\circ} \mathrm{C}$, the regulator is completely shut down, and as the temperature is sensed to drop to $+130^{\circ} \mathrm{C}$ (typical), the device resumes normal operation, starting from soft-start.

## Board Layout Recommendations

The ISL9307 is a high frequency switching charger and hence the PCB layout is a very important design practice to ensure a satisfactory performance.

The power loop is composed of the output inductor, L ; the output capacitor, $\mathrm{C}_{\text {OUT }}$; the SW pin; and the PGND pin. It is important to make the power loop as small as possible, and the connecting traces among them should be direct, short and wide. The same practice should be applied to the connection of the VIN pin; the input capacitor, $\mathrm{C}_{\mathrm{IN}}$; and PGND.

The switching node of the converter, the SW pin, and the traces connected to this node are very noisy, so keep the voltage feedback trace and other noise-sensitive traces away from these noisy traces.

The input capacitor should be placed as close as possible to the VIN pin. The ground of the input and output capacitors should be connected as close as possible as well. In addition, a solid ground plane is helpful for good EMI performance.

The ISL9307 employs a thermally enhanced TQFN package with an exposed pad. The exposed pad should be properly soldered onto the thermal pad of the board to remove heat from the IC. The thermal pad should be big enough for nine vias, as shown in Figure 4.


FIGURE 4. EXPOSED THERMAL PAD

## Typical Operating Conditions



FIGURE 5. DCD OUTPUT RIPPLE ( $\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \mathrm{PFM}$, $\left.\operatorname{TIME~SCALE}=1 \mu \mathrm{~s}\right)$ CH1: VODCD1 (20mV/DIV), CH2: IL1 (500mA/DIV), CH3: VODCD2 ( 20 mV /DIV), CH4: IL2 (500mA/DIV)


FIGURE 7. INDUCTOR CURRENT RIPPLE ( $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, PFM, TIME SCALE = 200ns) CH1: SW1 (2V/DIV), CH2: IL1 (200mA/DIV), CH3: SW2 (2V/DIV), CH4: IL2 (200mA/DIV)


FIGURE 6. DCD OUTPUT RIPPLE ( $\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}$, FULL LOADING @ VODCD1 AND VODCD2, TIME SCALE $=200 \mathrm{~ns}$ ) CH1: SW1 (5V/DIV), CH2: VODCD1 (20mA/DIV), CH3: SW2 (5V/DIV), CH4: VODCD2 (20mA/DIV)


FIGURE 8. INDUCTOR CURRENT RIPPLE ( $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, FULL LOADING, PWM, TIME SCALE = 200ns) CH1: SW1 (2V/DIV), CH2: IL1 (500mA/DIV), CH3: SW2 (2V/DIV), CH4: IL2 (500mA/DIV)

## Typical Operating Conditions (Continued)



FIGURE 9. DCD1 TRANSIENT RESPONSE ( $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, STEP LOAD: 150mA TO 1500mA) CH1: VODCD1 ( $100 \mathrm{mV} / \mathrm{DIV}, \mathrm{AC}$ ), CH2: VODCD2 (50mV/DIV, AC, CH4: IL4 (500mA/DIV)


FIGURE 11. ENABLE WAVEFORM
CH1: ENDCD1/ENDCD2/ENLD01/ENLD02 (5V/DIV), CH2: VODCD1: (2V/DIV), CH3: VODCD2 (2V/DIV), CH4: VOLD01 (1V/DIV)


FIGURE 13. EFFICIENCY vs LOAD ( $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{PFM} / \mathrm{PWM}$ )


FIGURE 10. DCD2 TRANSIENT RESPONSE ( $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, STEP LOAD: 150mA TO 1500mA) CH1: VODCD1 (100mV/DIV, AC), CH2: VODCD2 (50mV/DIV, AC, CH4: IL4 (500mA/DIV)


FIGURE 12. 4-CHANNEL POWER-UP AFTER ENABLE CH1: VOLD01 (1V/DIV), CH2: VODCD1 (2V/DIV), CH3: VODCD2 (2V/DIV), CH4: VOLDO2 (1V/DIV)


FIGURE 14. EFFICIENCY vs LOAD ( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$, FORCED PWM)

## Typical Operating Conditions (Continued)



FIGURE 15. DCD OUTPUT VOLTAGE vs OUTPUT CURRENT $\left(\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{PFM} / \mathrm{PWM}\right)$


FIGURE 17. RIPPLE REJECTION RATIO vs FREQUENCY


FIGURE 16. DCD OUTPUT VOLTAGE vs OUTPUT CURRENT $\left(\mathrm{V}_{\text {OUT }}=\mathbf{1 . 2 V}, \mathrm{PFM} / \mathrm{PWM}\right)$


FIGURE 18. QUIESCENT CURRENT vs INPUT VOLTAGE

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| July 24, 2012 | FN7931.3 | Page 5 - Abs Max Ratings, ESD Ratings changed from: <br> Machine Model (Tested per JESD22-A115-A). . . .2.2kV <br> Charged Device Model (Tested per JESD22-C101D). . 225V <br> to: <br> Machine Model (Tested per JESD22-A115-A). . . . .225V <br> Charged Device Model (Tested per JESD22-C101D). . .2.2kV |
| February 24, 2012 | FN7931.2 | Initial Release to web. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
For a complete listing of Applications, Related Documentation and Related Parts, please see the respective product information page. Also, please check the product information page to ensure that you have the most updated datasheet: ISL9307
To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff
FITs are available from our website at: http://rel.intersil.com/reports/search.php
© Copyright Intersil Americas LLC 2012. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

## Package Outline Drawing

## L16.4x4G

16 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 0, 4/10


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4664EY\#PBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003 AP62300Z6-7 MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

