Single Digitally Controlled Potentiometer (XDCP ${ }^{\text {тм }}$ ) Low Noise, Low Power ${ }^{2}$ C Bus, 256 Taps

Rev.3.01

The ISL95810 integrates a digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wiper is controlled by you through the $\mathrm{I}^{2} \mathrm{C}$ bus interface. The potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read. The content of the WR controls the position of the wiper. At power-up, the device recalls the contents of the DCP's IVR to the WR.

The DCP can be used as a 3-terminal potentiometer or as a 2-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Related Literature

For a full list of related documents, visit our website:

## Features

- 256 resistor taps $-0.4 \%$ resolution
- $1^{2} \mathrm{C}$ serial interface
- Wiper resistance: $70 \Omega$ typical at 3.3 V
- Non-volatile storage of wiper position
- Standby current $5 \mu \mathrm{~A}$ max
- Power supply: 2.7 V to 5.5 V
- $50 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$ total resistance
- High reliability
- Endurance: 200,000 data changes per bit per register
- Register data retention: 50 years at $\mathrm{T} \leq+75^{\circ} \mathrm{C}$
- 8 Ld MSOP and 8 Ld TDFN packaging
- Pb-free plus anneal available (RoHS compliant)
- ISL95810 device page


FIGURE 1. BLOCK DIAGRAM

## Ordering Information

| PART NUMBER <br> (Notes 2, 3) | PART MARKING | $\mathrm{R}_{\text {TOTAL }}(\mathrm{k} \Omega$ ) | TAPE AND REEL (UNITS) (Note 1) | TEMP RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE <br> (RoHS Compliant) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL95810WIU8Z | APN | 10 | - | -40 to +85 | 8 Ld MSOP |
| ISL95810WIU8Z-T | APN |  | 2.5 k | -40 to +85 | 8 Ld MSOP |
| ISL95810WIRT8Z | APO |  | - | -40 to +85 | 8 Ld 3x3 TDFN |
| ISL95810WIRT8Z-T | APO |  | 6 k | -40 to +85 | 8 Ld 3x3 TDFN |
| ISL95810UIU8Z | AOK | 50 | - | -40 to +85 | 8 Ld MSOP |
| ISL95810UIU8Z-T | AOK |  | 2.5k | -40 to +85 | 8 Ld MSOP |
| ISL95810UIRT8Z | APP |  | - | -40 to +85 | 8 Ld 3x3 TDFN |
| ISL95810UIRT8Z-T | APP |  | 2.5k | -40 to +85 | 8 Ld 3x3 TDFN |
| ISL95810UART8Z-T | ADR |  | 2.5 k | -40 to +105 | 8 Ld 3x3 TDFN |

## NOTES:

1. See TB347 for details on reel specifications.
2. Pb -free plus anneal products employ special Pb -free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
3. For Moisture Sensitivity Level (MSL), see the ISL95810 device page. For more information about MSL, see TB363.

## Pinouts



## Pin Descriptions

| TSSOP PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $\overline{\mathrm{WP}}$ | Hardware write protection. Active low. Prevents any "Write" operation of the $\mathrm{I}^{2} \mathrm{C}$ interface. |
| 2 | SCL | I $^{2} \mathrm{C}$ interface clock |
| 3 | SDA | Serial data I/O for the I ${ }^{2} \mathrm{C}$ interface |
| 4 | GND | Ground |
| 5 | RW | "Wiper" terminal of the DCP |
| 6 | RL | "Low" terminal of the DCP |
| 7 | RH | "High" terminal of the DCP |
| 8 | $\mathrm{~V}_{\mathrm{CC}}$ | Power supply |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage at Any Digital Interface Pin with Respect to $V_{S S}$ | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.3$ |
| $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to +6 V |
| Voltage at Any DCP Pin with |  |
| Respect to $\mathrm{V}_{\text {SS }}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Lead Temperature (Soldering, 10s) | . . $+300^{\circ} \mathrm{C}$ |
| IW (10s) | $\pm 6 \mathrm{~mA}$ |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 8 Ld DFN Package (Notes 4, $\underline{5}) \ldots \ldots \ldots$ | 48 | 6 |
| 8 Ld MSOP Package (Notes 6, 그) $\ldots \ldots$. | 151 | 50 |

## Recommended Operating Conditions

| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Extended Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ | 2.7 V to 5.5 V |
| Power Rating of Each DCP . | 5 mW |
| Wiper Current of Each DCP. | $\pm 3.0 \mathrm{~mA}$ |
| Pb-Free Reflow Profile. . | see TB493 |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See TB379.
5. For $\theta_{\mathrm{JC}}$, the case temperature location is the center of the exposed metal pad on the package underside.
6. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board. See TB379.
7. For $\theta_{\mathrm{JC}}$, the case temperature location is taken at the package top center.

Analog Specifications Over recommended operating conditions unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 8) } \end{gathered}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance | $\mathrm{R}_{\text {TOTAL }}$ | W, U versions respectively |  | 10,50 |  | k $\Omega$ |
| $\mathrm{R}_{\mathrm{H}}$ to $\mathrm{R}_{\mathrm{L}}$ Resistance Tolerance |  |  | -20 |  | +20 | \% |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \text { at }+25^{\circ} \mathrm{C} \\ & \text { Wiper current }=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\text {TOTAL }} \end{aligned}$ |  | 70 | 200 | $\Omega$ |
| Potentiometer Capacitance (Note 22) | $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ |  |  | 10/10/25 |  | pF |
| Leakage on DCP Pins (Note 22) | lıkgDCP | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |

VOLTAGE DIVIDER MODE ( 0 V at RL; $\mathrm{V}_{\mathrm{CC}}$ at RH; measured at RW, unloaded)

| Integral Non-Linearity | INL ( Note 13) |  |  | -1 |  | 1 | LSB ( Note 9) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Non-Linearity | DNL ( Note 12) | Monotonic over all tap positions | W option | -0.75 |  | -0.75 | LSB (Note 9) |
|  |  |  | U option | -0.5 |  | -0.5 | LSB (Note 9) |
| Zero-Scale Error | ZSerror <br> (Note 10) | W option |  | 0 | 1 | 7 | LSB ( Note 9) |
|  |  | U option |  | 0 | 0.5 | 2 |  |
| Full-Scale Error | FSerror <br> (Note 11) | W option |  | -7 | -1 | 0 | LSB ( Note 9) |
|  |  | U option |  | -2 | -0.5 | 0 |  |
| Ratiometric Temperature Coefficient | $\mathrm{TC}_{V}$ <br> (Notes 14 <br> $\underline{15}$ 22), | DCP Register set to 80 hex |  |  | $\pm 4$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

RESISTOR MODE (Measurements between RW and RL with RH not connected, or between RW and RH with RL not connected)

| Integral Non-Linearity | RINL (Note 19) | DCP register set between 20 hex and FF hex. Monotonic over all tap positions |  | -1 |  | 1 | MI (Note 16) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Non-Linearity | $\begin{gathered} \text { RDNL } \\ \text { (№te 12) } \end{gathered}$ | DCP register set between 20 hex and FF hex. Monotonic over all tap positions | W option | -0.75 |  | -0.75 | MI (Note 16) |
|  |  |  | U option | -0.5 |  | -0.5 | MI ( Note 16) |
| Offset | Roffset (Note 17) | W option |  | 0 | 1 | 7 | MI ( Note 16) |
|  |  | U option |  | 0 | 0.5 | 2 | MI (Note 16) |
| Resistance Temperature Coefficient | $\begin{gathered} \mathrm{TC}_{\mathrm{R}} \\ (\text { Notes 20 }, \\ \underline{\underline{21}, \underline{22})} \end{gathered}$ | DCP register set between 20 hex and FF hex |  |  | $\pm 165$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | $\begin{array}{\|c\|} \text { TYP } \\ \text { (Note 8) } \end{array}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Supply Current (Volatile write/read) | ICC1 (Note 24) | $\begin{aligned} & \mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{SDA}=\text { Open; (for } \mathrm{I}^{2} \mathrm{C} \text {, Active, } \\ & \text { Read and Volatile Write States only) } \end{aligned}$ |  |  | 1 | mA |
| $\mathrm{V}_{\text {CC }}$ Supply Current (Nonvolatile Write) | ICC2 ( Note 24) | $\mathrm{fsCL}=400 \mathrm{kHz} ; \text { SDA }=\text { Open; (for } \mathrm{I}^{2} \mathrm{C} \text {, Active, }$ Nonvolatile Write State only) |  |  | 3 | mA |
| $\mathrm{V}_{\text {CC }}$ Current (Standby) | ISB ( Note 24) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ Interface in Standby State |  |  | 2 | $\mu \mathrm{A}$ |
| Leakage Current, at Pins SDA, SCL, and $\overline{W P}$ Pins | ${ }_{\text {LkgDig }}$ | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| DCP Wiper Response Time | ${ }_{\text {t }}^{\text {DCP }}$ ( Note 22) | SCL falling edge of last bit of DCP Data Byte to wiper change |  |  | 1 | $\mu \mathrm{s}$ |
| Power-On Recall Voltage | Vpor | Minimum $\mathrm{V}_{\mathrm{CC}}$ at which memory recall occurs | 1.8 |  | 2.6 | V |
| $\mathrm{V}_{\text {CC }}$ Ramp Rate | $\mathrm{V}_{\text {CC }}$ Ramp |  | 0.2 |  |  | $\mathrm{V} / \mathrm{ms}$ |
| Power-Up Delay | $\mathrm{t}_{\mathrm{D}}$ ( Note 22) | $\mathrm{V}_{\mathrm{CC}}$ above V por, to DCP Initial Value Register recall completed, and I ${ }^{2} \mathrm{C}$ Interface in standby state |  |  | 3 | ms |
| EEPROM SPECIFICATIONS |  |  |  |  |  |  |
| EEPROM Endurance |  |  | 200,000 |  |  | Cycles |
| EEPROM Retention |  | Temperature $\leq+75^{\circ} \mathrm{C}$ | 50 |  |  | Years |
| SERIAL INTERFACE SPECIFICATIONS |  |  |  |  |  |  |
| $\overline{\mathrm{WP}}$, SDA, and SCL Input Buffer LOW Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | -0.3 |  | $0.3{ }^{*} \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\overline{\mathrm{WP}}, \mathrm{SDA}$, and SCL Input Buffer HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7{ }^{*} \mathrm{~V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| SDA and SCL Input Buffer Hysteresis | Hysteresis (Note 13) |  | $0.05{ }^{*} \mathrm{~V}_{\text {CC }}$ |  |  | V |
| SDA Output Buffer LOW Voltage, Sinking 4mA | $\mathrm{V}_{\text {OL }}$ (Note 22) |  | 0 |  | 0.4 | V |
| $\overline{\text { WP, SDA, and SCL Pin Capacitance }}$ | Cpin (Note 22) |  |  |  | 10 | pF |
| SCL Frequency | ${ }_{\text {f SCL }}$ |  |  |  | 400 | kHz |
| Pulse Width Suppression Time at SDA and SCL Inputs | $\mathrm{t}_{\mathrm{IN}}$ ( Note 22) | Any pulse narrower than the max spec is suppressed. |  |  | 50 | ns |
| SCL Falling Edge to SDA Output Data Valid | $\mathrm{t}_{\mathrm{AA}}$ ( Note 22) | SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA exits the $30 \%$ to $70 \%$ of $V_{\mathrm{CC}}$ window. |  |  | 900 | ns |
| Time the Bus Must be Free Before the Start of a New Transmission | $\mathrm{t}_{\text {BUF }}$ ( Note 22) | SDA crossing $70 \%$ of $V_{C C}$ during a STOP condition, to SDA crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the following START condition. | 1300 |  |  | ns |
| Clock LOW Time | tLow | Measured at the $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ crossing. | 1300 |  |  | ns |
| Clock HIGH Time | $\mathrm{t}_{\mathrm{HIGH}}$ | Measured at the $70 \%$ of $V_{C C}$ crossing. | 600 |  |  | ns |
| START Condition Setup Time | tsu:STA | SCL rising edge to SDA falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| START Condition Hold Time | $\mathrm{t}_{\text {HD }}$ STA | From SDA falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SCL falling edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| Input Data Setup Time | tsu:DAT | From SDA exiting the $30 \%$ to $70 \%$ of $V_{C C}$ window, to SCL rising edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | 100 |  |  | ns |
| Input Data Hold Time | $t_{\text {HD }}$ DAT | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ to SDA entering the $30 \%$ to $70 \%$ of $V_{C C}$ window. | 0 |  |  | ns |
| STOP Condition Setup Time | tsu:Sto | From SCL rising edge crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$, to SDA rising edge crossing $30 \%$ of $V_{C C}$. | 600 |  |  | ns |
| STOP Condition Hold Time for Read, or Volatile Only Write | ${ }^{\text {thD }}$ STO | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 600 |  |  | ns |
| STOP Condition Hold Time for NonVolatile Write | thD:STO:NV | From SDA rising edge to SCL falling edge. Both crossing $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$. | 2 |  |  | $\mu \mathrm{s}$ |

Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | $\begin{array}{\|c\|} \hline \text { TYP } \\ \text { (Note 8) } \end{array}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Data Hold Time | $\mathrm{t}_{\mathrm{DH}}$ ( ${ }^{\text {Note 22) }}$ | From SCL falling edge crossing $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$, until SDA enters the $30 \%$ to $70 \%$ of $V_{C C}$ window. | 0 |  |  | ns |
| SDA and SCL Rise Time | $\mathrm{t}_{\mathrm{R}}$ ( Note 22) | From 30\% to 70\% of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1^{*} \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| SDA and SCL Fall Time | $\mathrm{t}_{\mathrm{F}}$ (Note 22) | From $70 \%$ to $30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} 20+ \\ 0.1^{*} \mathrm{Cb} \end{gathered}$ |  | 250 | ns |
| Capacitive Loading of SDA or SCL | Cb (Note 22) | Total on-chip and off-chip | 10 |  | 400 | pF |
| SDA and SCL Bus Pull-Up Resistor Off-Chip | Rpu ( Note 22) | Maximum is determined by $t_{R}$ and $t_{F}$. <br> For $\mathrm{Cb}=400 \mathrm{pF}$, max is about $2 \sim 2.5 \mathrm{k} \Omega$. <br> For $\mathrm{Cb}=40 \mathrm{pF}, \max$ is about $15 \sim 20 \mathrm{k} \Omega$ | 1 |  |  | k $\Omega$ |
| Non-Volatile Write Cycle Time | twp-(Notes 22, 23) |  |  | 12 | 20 | ms |
| $\overline{\text { WP Setup Time }}$ | ${ }^{\text {t }}$ SU:WP | Before START condition | 600 |  |  | ns |
| $\overline{\text { WP Hold Time }}$ | $\mathrm{t}_{\text {HD: WP }}$ | After STOP condition | 600 |  |  | ns |

## NOTES:

8. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltage.
9. LSB: $\left[V(R W)_{255}-V(R W)_{0}\right] / 255 . V(R W)_{255}$ and $V(R W)_{0}$ are $V(R W)$ for the $D C P$ register set to $F F$ hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
10. $Z S$ error $=V(R W)_{0} / L S B$.
11. $F S$ error $=\left[V(R W)_{255}-V_{C C}\right] / L S B$.
12. $D N L=\{[V(R W) i-V(R W) i-1] / L S B\}-1$, for $i=1$ to 255 . $i$ is the $D C P$ register setting.
13. $\operatorname{INL}=\left[V(R W)_{i}-\left(i \cdot L S B-V(R W)_{0}\right)\right] / L S B$ for $i=1$ to 255 .
14. $T C_{V}=\frac{\operatorname{Max}\left(V(R W)_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{125^{\circ} \mathrm{C}} \quad \begin{aligned} & \text { for } \mathrm{i}=16 \text { to } 240 \text { decimal, } \mathrm{T}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text {. Max }() \text { is the maximum value of the wiper } \\ & \text { voltage and } \operatorname{Min}() \text { is the minimum value of the wiper voltage over the temperature rang }\end{aligned}$ voltage and $\operatorname{Min}()$ is the minimum value of the wiper voltage over the temperature range.
15. $T C_{V}=\frac{\operatorname{Max}\left(V(R W)_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)}{\left[\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)+\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)\right] / 2} \times \frac{10^{6}}{145^{\circ} \mathrm{C}}$ for $\mathrm{i}=16$ to 240 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C} . \operatorname{Max}()$ is the maximum value of the wiper
16. $\mathrm{MI}=\left|R_{255}-R_{0}\right| / 255$. $R_{255}$ and $R_{0}$ are the measured resistances for the DCP register set to $F F$ hex and 00 hex respectively. Roffset $=R_{0} / \mathrm{MI}$, when measuring between RW and RL.
17. Roffset $=R_{255} / \mathrm{MI}$, when measuring between RW and RH.
18. $R D N L=[(R i-R i-1) / M I]-1$, for $i=32$ to 255 .
19. RINL $=\left[R_{i}-(M I \cdot i)-R_{0}\right] / M I$, for $i=32$ to 255 .
20. $\mathrm{TC}_{\mathrm{R}}=\frac{[\mathrm{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\operatorname{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{125^{\circ} \mathrm{C}}$ for $\mathrm{i}=32$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} . \operatorname{Max}()$ is the maximum value of the resistance over the temperature range.
21. $T C_{R}=\frac{[\operatorname{Max}(\mathrm{Ri})-\operatorname{Min}(\mathrm{Ri})]}{[\mathrm{Max}(\mathrm{Ri})+\operatorname{Min}(\mathrm{Ri})] / 2} \times \frac{10^{6}}{145^{\circ} \mathrm{C}}$ for $\mathrm{i}=32$ to $255, \mathrm{~T}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. Max() is the maximum value of the resistance over the temperature range.
22. This parameter is not $100 \%$ tested.
23. $\mathrm{t}_{W C}$ is the minimum cycle time to be allowed for any non-volatile Write by the user, unless Acknowledge Polling is used. It is the time from a valid STOP condition at the end of a Write sequence of a $I^{2} \mathrm{C}$ serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.
24. $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$

## SDA vs SCL Timing



## WP Pin Timing



## Typical Performance Curves



FIGURE 2. WIPER RESISTANCE vs TAP POSITION
$\left[1(R W)=V_{C C} / R_{\text {TOTAL }}\right]$ for $50 \mathrm{k} \Omega$


FIGURE 4. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR $50 \mathrm{k} \Omega$ ACROSS $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


FIGURE 6. ZSERROR vs TEMPERATURE FOR 50k


FIGURE 3. STANDBY $I_{C C}$ vs $V_{C C}$


FIGURE 5. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 50k $\Omega$


FIGURE 7. FSERROR vs TEMPERATURE FOR 50k』

Typical Performance Curves (Continued)


FIGURE 8. DNL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega$ ACROSS $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


FIGURE 10. END TO END RTOTAL \% CHANGE vs TEMPERATURE


FIGURE 12. TC FOR RHEOSTAT MODE IN PPM


FIGURE 9. INL vs TAP POSITION IN RHEOSTAT MODE FOR $50 \mathrm{k} \Omega$ ACROSS $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$


FIGURE 11. TC FOR VOLTAGE DIVIDER MODE IN PPM


FIGURE 13. FREQUENCY RESPONSE (2.2MHz)

## Typical Performance Curves (Continued)



FIGURE 14. MIDSCALE GLITCH, CODE 80h to 7Fh (WIPER 0)

## Principles of Operation

The ISL95810 is an integrated circuit incorporating one DCP with its associated registers, non-volatile memory, and a $\mathrm{I}^{2} \mathrm{C}$ serial interface providing direct communication between a host and the potentiometer and memory.

## DCP Description

The DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of the DCP are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL pins). The RW pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WR). The DCP has its own WR. When the WR of the DCP contains all zeroes (WR<7:0>: 00 h ), its wiper terminal (RW) is closest to its "Low" terminal (RL). When the WR of the DCP contains all ones (WR<7:0>: FFh), its wiper terminal (RW) is closest to its "High" terminal (RH). As the value of the WR increases from all zeroes (00h) to all ones ( 255 decimal), the wiper moves monotonically from the position closest to RL to the closest to RH. At the same time, the resistance between RW and RL increases monotonically, while the resistance between RH and RW decreases monotonically.

While the ISL95810 is being powered up, The WR is reset to 80h (128 decimal), which locates RW roughly at the center between RL and RH. Soon after the power supply voltage becomes large enough for reliable non-volatile memory reading, the ISL95810 reads the value stored in non-volatile Initial Value Registers (IVRs) and loads it into the WR.

Note: The ISL95810 is programmed from the factory with the wiper set to mid-point (128) position: $0 \times 80$

The WR and IVR can be read or written directly using the $I^{2} \mathrm{C}$ serial interface as described in the following sections.


FIGURE 15. LARGE SIGNAL SETTLING TIME

## Memory Description

The ISL95810 volatile and non-volatile registers are accessed by $\mathrm{I}^{2} \mathrm{C}$ interface operations at addresses 0 and 2 decimal. The non-volatile byte at addresses 0 contains the initial value loaded at power-up into the volatile Wiper Register (WR) of the DCP. The byte at address 1 is reserved; the user should not write to it, and its value should be ignored if read.

The volatile WR, and the non-volatile Initial Value Register (IVR) of the DCP are accessed with the same Address Byte, set to 00 hex in both cases.

A volatile byte at address 2 decimal, controls what byte is read or written when accessing DCP registers: the WR, the IVR, or both.

When the byte at address 2 is all zeroes, which is the default at power-up:

- A read operation to addresses 0 outputs the value of the non-volatile IVR.
- A write operation to addresses 0 writes the same value to the WR and IVR of the corresponding DCP.
When the byte at address 2 is 80 h ( 128 decimal):
- A read operation to addresses 0 outputs the value of the volatile WR.
- A write operation to addresses 0 only writes to the corresponding volatile WR.
It is not possible to write to an IVR without writing the same value to its corresponding WR.

00h and 80 h are the only values that should be written to address 2. All other values are reserved and must not be written to address 2.

The ISL95810 is pre-programed with 80 h in the IVR.
TABLE 1. MEMORY MAP

| ADDRESS | NON-VOLATILE | VOLATILE |
| :---: | :---: | :---: |
| 2 | - | Access Control |
| 1 | Reserved |  |
| 0 | IVR | WR |

NOTE: WR: Wiper Register, IVR: Initial value Register.

## $I^{2} C$ Serial Interface

The ISL95810 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations; therefore, the ISL95810 operates as a slave device in all applications.
All communication over the $\mathrm{I}^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 16 on page 10). On power-up of the ISL95810 the SDA pin is in the input mode.

All ${ }^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL95810 continuously monitors the SDA and
any command until this condition is met (see Figure 16). A START condition is ignored during the power-up sequence and during internal non-volatile write cycles.

All $I^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 16). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a non-volatile byte, initiates an internal non-volatile write cycle. The device enters its standby state when the internal non-volatile write cycle is completed.

An Acknowledge (ACK), is a software convention that indicates a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 17 on page 11).

The ISL95810 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and responds again after successful receipt of an Address Byte. The ISL95810 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB in the Read/Write bit. Its value is " 1 " for a Read operation, and "0" for a Write operation (see Table 2).

TABLE 2. IDENTIFICATION BYTE FORMAT

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (MSB) |  |  |  |  |  |  |  | SCL lines for the START condition and does not respond to



FIGURE 16. VALID DATA CHANGES, START, AND STOP CONDITIONS


FIGURE 17. ACKNOWLEDGE RESPONSE FROM RECEIVER


FIGURE 18. BYTE WRITE SEQUENCE


## Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL95810 responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, then the device enters its standby state. If the Data Byte is to be written also to non-volatile memory, the ISL95810 begins its internal write cycle to non-volatile memory. During the internal non-volatile write cycle, the device ignores transitions at the SDA and SCL pins, and the SDA output is at a high impedance state. When the internal non-volatile write cycle is completed, the ISL95810 enters its standby state (see Figure 18 on page 11).

The byte at address 02h determines if the Data Byte is to be written to volatile and/or non-volatile memory (see "Memory Description" on page 9).

## Data Protection

The $\overline{W P}$ pin has to be at logic HIGH to perform any Write operation to the device. When the $\overline{\mathrm{WP}}$ is active (LOW) the device ignores Data Bytes of a Write Operation, does not respond to the Data Bytes with an ACK, and instead, goes to its standby state waiting for a new START condition.

A STOP condition also acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. If the Address Byte is 0 or 2 , the Data Byte is transferred to the

Wiper Register (WR) or to the Access Control Register respectively, at the falling edge of the SCL pulse that loads the Last Significant Bit (LSB) of the Data Byte. If the Address Byte is 0 , and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to non-volatile memory.

## Read Operation

A Read operation consist of a three byte instruction followed by one or more Data Bytes (see Figure 19 on page 11). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to " 0 ", an Address Byte, a second START, and a second Identification byte with the $R / \bar{W}$ bit set to " 1 ". After each of the three bytes, the ISL95810 responds with an ACK. Then the ISL95810 then transmits the Data Byte. The master then terminates the read operation (issuing a STOP condition) following the last bit of the Data Byte (see Figure 19).

The byte at address 02h determines if the Data Bytes being read are from volatile or non-volatile memory (see "Memory Description" on page 9.)

Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| Jun 5, 2020 | 3.01 | Added thermal information to document. |
| Sep 6, 2019 | 3.00 | Updated links throughout. <br> Added Related Literature section. <br> Updated ordering information table by removing retired parts, adding tape and reel information, added <br> ISL95810UART8Z-T $\left(-40^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ temperature option $)$, updating notes, and moving to second <br> page. <br> Updated the typical value for the Resistance Temperature Coefficient from $\pm 45$ to $\pm 165$ on page 4. <br> Added extended range $\left(-40^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ temperature option $)$ to the recommended operating <br> conditions section. <br> Updated Notes 8 and 14 on page 6. <br> Added Notes 11 and 17. <br> Updated Figures 1 through 11. <br> Added note to DCP Description section. <br> Updated M8.118 to the latest revision changes are as follows: <br> - Updated to new format by adding land pattern and moving dimensions from table onto drawing. <br> - Corrected lead width dimension in side view 1 from "0.25-0.036" to "0.25-0.36". <br> Replaced POD L8.3X3B with POD L8.3X3A. <br> Updated disclaimer. |

## Package Outline Drawings

For the most recent package outline drawing, see M8.118.
M8.118
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE
Rev 4, 7/11




TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
3. Plastic or metal protrusions of 0.15 mm max per side are not included.
4. Plastic interlead protrusions of 0.15 mm max per side are not included.
5. Dimensions are measured at Datum Plane " H ".
6. Dimensions in () are for reference only.

For the most recent package outline drawing, see $\underline{L 8.3 \times 3 A}$. L8.3x3A
8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 5/15


NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.20 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Compliant to JEDEC MO-229 WEEC-2 except for the foot length.

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
AD5110BCPZ10-RL7 AD5112BCPZ5-500R7 AD5115BCPZ10-500R7 AD5115BCPZ80-500R7 AD5141BCPZ10-RL7 AD5142ABCPZ100-
RL7 AD5142BRUZ10-RL7 AD5160BRJZ100-RL7 AD5160BRJZ10-RL7 AD5160BRJZ50-RL7 AD5160BRJZ5-R2 AD5160BRJZ5-RL7
AD5161BRMZ10-RL7 AD5165BUJZ100-R2 AD5165BUJZ100-R7 AD5175BRMZ-10-RL7 AD5204BRUZ10-REEL7 AD5204BRZ100
AD5206BRUZ100-RL7 AD5207BRUZ10 AD5207BRUZ10-RL7 AD5220BRZ50 AD5227BUJZ100-RL7 AD5227BUJZ10-R2
AD5228BUJZ50-RL7 AD5231BRUZ10-REEL7 AD5231BRUZ50 AD5235BRUZ25 AD5235BRUZ25-RL7 AD5242BRZ10
AD5243BRMZ10-RL7 AD5243BRMZ50-RL7 AD5245BRJZ100-RL7 AD5245BRJZ10-RL7 AD5245BRJZ50-R2 AD5245BRJZ50-RL7
AD5246BKSZ100-RL7 AD5247BKSZ10-RL7 AD5248BRMZ100 AD5252BRUZ10 AD5252BRUZ10-RL7 AD5253BRUZ10-RL7
AD5258BRMZ1 AD5258BRMZ10-R7 AD5258BRMZ50-R7 AD5259BCPZ5-R7 AD5259BRMZ10 AD5259BRMZ100-R7
AD5260BRUZ20-RL7 AD5262BRUZ20-RL7

