To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0071-0051
Rev.0.51
Jul.25, 2006

1. Overview

The M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) is a single-chip control MCU, fabricated using high-performance silicon gate CMOS technology, embedding the M16C/60 Series CPU core. The M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) is housed in 42-pin and 48-pin plastic molded packages. With a 1M byte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. The M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) has a multiplier and DMAC adequate for office automation, communication devices and industrial equipment, and other high-speed processing applications.

1.1 Applications

Audio, cameras, office/communications/portable/ equipment, air-conditioning equipment, home appliances, etc.

1.2 Performance Outline

Table 1.1 and **1.2** outline performance overview of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T).

Table 1.1.   M16C/26A Group(M16C/26A, M16C/26B, M16C/26T) Performance (48-Pin Package)

	Item	Specification
CPU	Basic instructions	91 instructions
	Minimun instruction execution time	41.7 ns (f(BCLK) = 24MHz)[4], Vcc = 4.2 to 5.5 V (M16C/26B) 50 ns (f(BCLK) = 20MHz, Vcc = 3.0 to 5.5 V (M16C/26A, M16C/26B, M16C/26T(T-ver.)) 100 ns (f(BCLK) = 10MHz, Vcc = 2.7 to 5.5 V (M16C/26A , M16C/26B) 50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V -40 to 105°C) (M16C/26T(V-ver.)) 62.5 ns (f(BCLK) = 16MHz, Vcc = 4.2 to 5.5 V -40 to 125°C) (M16C/26T(V-ver.))
	Operating mode	Single-chip mode
	Address space	1 Mbyte
	Memory capacity	See **1.4 Product Information**
Peripheral Function	I/O ports	39 I/O pins
	Multifunction timers	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase motor control timer
	Serial I/O	2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous, I^{2}C bus[1] , or IEBus[2])
	A/D converter	10 bit A/D Converter : 1 circuit, 12 channels
	DMAC	2 channels
	CRC calcuration circuit	1 circuit (CRC-CCITT and CRC-16) with MSB/LSB selectable
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupts	20 internal and 8 external sources, 4 software sources, Interrupt priority level: 7

	Clock generation circuit	4 circuits
		   Main clock oscillation circuit(*), Sub-clock oscillation circuit(*)
		  On-chip oscillator, PLL frequency synthesizer
		(*)Equipped with a built-in feedback resister.

	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function
	Voltage detection circuit	On-chip (M16C/26A, M16C/26B), not on-chip (M16C/26T)
Electrical Characteristics	Power supply voltage	Vcc = 4.2 to 5.5 V (f(BCLK) = 24 MHz)[4] (M16C/26B) Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (M16C/26A, M16C/26B) Vcc = 2.7 to 5.5 V (f(BCLK) = 10 MHz)
		Vcc = 3.0 to 5.5 V (M16C/26T(T-ver.))
		Vcc = 4.2 to 5.5 V (M16C/26T(V-ver.))
	Power consumption	16 mA (Vcc = 5 V, f(BCLK) = 20 MHz) 25 µA (f(XCIN) = 32 KHz on RAM) 3 µA (Vcc = 3 V, f(XCIN) = 32 KHz, in wait mode) 0.7 µA (Vcc = 3 V, in stop mode)
Flash Memory Version	Programming /erasure voltage	2.7 to 5.5 V (M16C/26A, M16C/26B) 3.0 to 5.5 V (M16C/26T(T-ver.)) 4.2 to 5.5 V (M16C/26T(V-ver.))
	Programming /erasure endurance	100 times (all area) or 1,000 times (block 0 to 3) / 10,000 times (block A, block B)[3]
Operating Ambient Temperature		-20 to 85°C / -40 to 85°C [3] (M16C/26A , M16C/26B)
		-40 to 85°C (M16C/26T(T-ver.))
		-40 to 105°C / -40 to 125°C (M16C/26T(V-ver.))
Package		48-pin plastic molded QFP

NOTES:
  1. I^{2}C bus is a trademark of Koninklijke Philips Electronics N. V.
  2. IEBus is a trademark of NEC Electronics Corporation.
  3. See **Table 1.7 Product Code** for the program and erase endurance, and operating ambient temperature.
  4. The PLL frequency synthesizer is used to run the M16C/26B at f(BCLK) = 24 MHz.

RENESAS

Table 1.2.   Performance outline of M16C/26A group (M16C/26A, M16C/26B) (42-pin device)

	Item	Performance
CPU	Basic instructions	91 instructions
	Minimun instruction execution time	41.7 ns (f(BCLK) = 24 MHz [4], V_{CC} = 4.2 to 5.5 V (M16C/26B) 50 ns (f(BCLK) = 20 MHz, V_{CC} = 3.0 to 5.5 V) (M16C/26A, M16C/26B) 100 ns (f(BCLK) = 10 MHz, V_{CC} = 2.7 to 5.5 V) (M16C/26A, M16C/26B)
	Operation mode	Single-chip mode
	Address space	1M byte
	Memory capacity	See **1.4 Product Information**
Peripheral function	Port	33 I/O pins
	Multifunction timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 3 channels Three-phase motor control timer
	Serial I/O	1 channel (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous, I^2C bus[1] , or IEBus[2])
	A/D converter	10 bit A/D converter: 1 circuit, 10 channels
	DMAC	2 channels
	CRC calcuration circuit	1 circuits (CRC-CCITT and CRC-16) with MSB/LSB selectable
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Interrupt	18 internal and 8 external sources, 4 software sources, Interrupt priority level: 7

	Clock generation circuit	4 circuits
		   Main clock(*), Sub-clock(*)
		   On-chip oscillator, PLL frequency synthesizer
		(*)Equipped with a built-in feedback resister.

	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function
	Voltage detection circuit	On-chip
Electrical Characteristics	Supply voltage	V_{CC} = 4.2 to 5.5 V (f(BCLK) = 24 MHz)[4] (M16C/26B) V_{CC} = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (M16C/26A, M16C/26B) V_{CC} = 2.7 to 5.5 V (f(BCLK) = 10 MHz)
	Power Consumption	16 mA (Vcc = 5 V, f(BCLK) = 20 MHz) 25 μA (f(XCIN) = 32 KHz on RAM) 3 μA (Vcc = 3 V, f(XCIN) = 32 KHz, in wait mode) 0.7 μA (Vcc = 3 V, in stop mode)
Flash memory	Programming/erasure voltage	2.7 to 5.5 V
	Programming/erasure endurance	100 times (all area) or 1,000 times (block 0 to 3) / 10,000 times (block A, block B)[3]
Operating Ambient Temperature		-20 to 85°C / -40 to 85°C [3]
Package		42-pin plastic molded SSOP

NOTES:
  1. I^2C bus is a trademark of Koninklijke Philips Electronics N. V.
  2. IEBus is a trademark of NEC Electronics Corporation.
  3. See **Table 1.7 Product Code** for the program and erase endurance, and operating ambient temperature.
  4. The PLL frequency synthesizer is used to run the M16C/26B at f(BCLK) = 24 MHz.

RENESAS

1.3 Block Diagram

Figure 1.1 and **1.2** show block diagrams of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) 48-pin package and 42-pin package.


Figure 1.1 Block Diagram(48-pin Package)

Figure 1.2 Block Diagram(42-pin Package)

1.4 Product List

Tables 1.3 to **1.6** lists product information, **Figure 1.3** shows a product numbering system, **Table 1.7** lists the product code, and **Figure 1.4** shows the marking.

Table 1.3 M16C/26A　　　　　　　　　　　　　　　　　　　　　　**Current as of Jul., 2006**

Type Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30260F3AGP	(N)	24K + 4K	1K	PLQP0048KB-A (48P6Q-A)	Flash memory	U3, U5, U7, U9
M30260F6AGP	(N)	48K + 4K	2K			
M30260F8AGP	(N)	64K + 4K	2K			
M30263F3AFP	(N)	24K + 4K	1K	PRSP0042GA-B (42P2R)		U5, U9
M30263F6AFP	(N)	48K + 4K	2K			
M30263F8AFP	(N)	64K + 4K	2K			
M30260M3A-XXXGP	(N)	24K	1K	PLQP0048KB-A (48P6Q-A)	Mask ROM	U3, U5
M30260M6A-XXXGP	(N)	48K	2K			
M30260M8A-XXXGP	(N)	64K	2K			
M30263M3A-XXXFP	(N)	24K	1K	PRSP0042GA-B (42P2R)		U5
M30263M6A-XXXFP	(N)	48K	2K			
M30263M8A-XXXFP	(N)	64K	2K			

(N): New

Table 1.4 M16C/26B　　　　　　　　　　　　　　　　　　　　　　**Current as of Jul., 2006**

Type Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30260F8BGP	(D)	64K + 4K	2K	PLQP0048KB-A (48P6Q-A)	Flash memory	U7
M30263F8BFP	(D)	64K + 4K	2K	PRSP0042GA-B (42P2R)		U9

(D): Under development

Table 1.5 M16C/26T T-ver.　　　　　　　　　　　　　　　　　　　**Current as of Jul., 2006**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30260F3TGP	24K + 4K	1K	PLQP0048KB-A (48P6Q-A)	Flash memory	U3, U7
M30260F6TGP	48K + 4K	2K			
M30260F8TGP	64K + 4K	2K			

NOTE:
1. Please contact Renesas Technolog Corp. for details on Mask ROM version.

Table 1.6 M16C/26T V-ver.　　　　　　　　　　　　　　　　　　　**Current as of Jul., 2006**

Type Number	ROM Capacity	RAM Capacity	Package	Remarks	Product Code
M30260F3VGP	24K + 4K	1K	PLQP0048KB-A (48P6Q-A)	Flash memory	U3, U7
M30260F6VGP	48K + 4K	2K			
M30260F8VGP	64K + 4K	2K			

NOTE:
1. Please contact Renesas Technolog Corp. for details on Mask ROM version.

Type No. M 3 0 2 6 0 M 8 A - XXX G P - U3

Product code:
See **Tables 1.7 to 1.10**

Package type:
GP: PLQP0048KB-A (48P6Q) (M16C/26A, M16C/26B, M16C/26T)
FP: PRSP0042GA-B (42P2R) (M16C/26A, M16C/26B)

ROM number:
ROM number is omitted in flash memory version

Version:
A : M16C/26A
B : M16C/26B
T : M16C/26T T-ver.
V : M16C/26T V-ver.

ROM / RAM capacity:
3: (24K+4K) bytes (Note 1) / 1K bytes
6: (48K+4K) bytes (Note 1) / 2K bytes
8: (64K+4K) bytes (Note 1) / 2K bytes
Note 1: Only flash memory version exists in "+4K bytes"

Memory type:
M: Mask ROM version
F: Flash memory version

Pin count (The value itself has no specific meaning)

M16C/26A Group

M16C Family

Figure 1.3 Product Numbering System

RENESAS

Table 1.7 Product Code (Flash Memory Version) - M16C/26A, M16C/26B

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
U3	Lead free	100	0 to 60ºC	100	0 to 60ºC	-40 to 85ºC
U5						-20 to 85ºC
U7		1,000		10,000	-40 to 85ºC	-40 to 85ºC
U9					-20 to 85ºC	-20 to 85ºC

Table 1.8 Product Code (Mask ROM Version - M16C/26A)

Product Code	Package	Operating Ambient Temperature
U3	Lead free	-40ºC to 85ºC
U5		-20ºC to 85ºC

NOTE:

   1. The lead contained products, D3, D5, D7, and D9 are put together with U3, U5, U7, and U9 respectively. Lead-free products can be mounted by both conventional Sn-Pb paste and Lead-free paste (Sn-Ag-Cu plating).

Table 1.9 Product Code (Flash Memory Version) - M16C/26T T-ver.

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temerature
		Programming and erasure endurance	Temperature range	Programming and erasure endurance	Temperature range	
U3	Lead free	100	0ºC to 60ºC	100	-40ºC to 85ºC	-40ºC to 85ºC
U7		1,000		10,000		

Table 1.10 Product Code (Flash Memory Version) - M16C/26T V-ver.

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temerature
		Programming and erasure endurance	Temperature range	Programming and erasure endurance	Temperature range	
U3	Lead free	100	0ºC to 60ºC	100	-40ºC to 125ºC	-40ºC to 125ºC
U7		1,000		10,000		

RENESAS

(1) Flash memory version, PLQP0048KB-A (48P6Q), M16C/26A, M16C/26B

0260F8A

A U3

XXXXX

Product Name : indicates M30260F8AGP

Chip Version and Product Code:
    A : Indicates chip version
        The first edition is shown to be blank and continues
        with A and B.
    U3 : Indicates Product code (see **Table 1.7 Product Code**)
Date Code (5 digits) fi indicates manufacturing management code

(2) Flash memory version, PRSP0042GA-B (42P2R), M16C/26A, M16C/26B

M30263F8AFP

A U3

XXXXXXX

Product Name : indicates M30263F8AFP

Chip Version and Product Code:
    A : Indicates chip version
        The first edition is shown to be blank and continues
        with A and B.
    U3 : Indicates Product code (see **Table 1.7 Product Code**)
Date Code (7 digits) fi indicates manufacturing management code

(3) MASK ROM version, PLQP0048KB-A (48P6Q), M16C/26A

0260M8A

001A U3

XXXXX

Product Name : indicates M30260M8AGP

ROM number, Chip Version and Product Code:
    001: Indicates ROM Number
    A : Indicates chip version
        The first edition is shown to be blank and continues
        with A and B.
    U3 : Indicates Product code (see **Table 1.8 Product Code**)
Date Code (5 digits) fi indicates manufacturing management code

(4) MASK ROM version, PRSP0042GA-B (42P2R), M16C/26A

M30263M8A-001FP

A U3

XXXXXXX

Product Name and ROM number
    M30263M8A and FP are indicated of Produnct name
    001 is indicated of ROM number

Chip Version and Product Code:
    A : Indicates chip version
        The first edition is shown to be blank and continues
        with A and B.
    U3 : Indicates Product code (see **Table 1.8 Product Code**)
Date Code (7 digits) fi indicates manufacturing management code

Figure 1.4 Marking Diagram (M16C/26A , M16C/26B)

(1) Flash memory version, PLQP0048KB-A (48P6Q), M16C/26T T-ver.

0260F8T —————— Product Name : indicates M30260F8TGP

A U3 —————— Chip Version and Product Code:
        A : Indicates chip version
           The first edition is shown to be blank and continues
           with A and B.
        U3 : Indicates product code (see **Table 1.9 Product Code**)

XXXXX —————— Date Code (5 digits) fi indicates manufacturing management code

(2) Flash memory version, PLQP0048KB-A (48P6Q), M16C/26T V-ver.

0260F8V —————— Product Name : indicates M30260F8VGP

A U3 —————— Chip Version and Product Code:
        A : Indicates chip version
           The first edition is shown to be blank and continues
           with A and B.
        U3 : Indicates product code (see **Table 1.10 Product Code**)

XXXXX —————— Date Code (5 digits) fi indicates manufacturing management code

Figure 1.5 Marking Diagram (M16C/26T)

1.5 Pin Assignments

Figures 1.6 and **1.7** show the Pin Assignments (top view).

Note. Set PACR2 to PACR0 bit in the PACR register to "100_2" before you input and output it after resetting to each pin. When the PACR register isn't set up, the input and output function of some of the pins are disabled.

Package: PLQP0048KB-A (48P6Q)

Figure 1.6 Pin Assignment for 48-Pin Package (Top View)

Table 1.11 Pin Characteristics for 48-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin
1		$P9_2$		$TB2_{IN}$		$AN3_2$
2		$P9_1$		$TB1_{IN}$		$AN3_1$
3		$P9_0$		$TB0_{IN}$	CLK_{OUT}	$AN3_0$
4	CNV_{SS}					
5	X_{CIN}	$P8_7$				
6	X_{COUT}	$P8_6$				
7	$\overline{RESET}$					
8	X_{OUT}					
9	V_{SS}					
10	X_{IN}					
11	V_{CC}					
12		$P8_5$	$\overline{NMI}$	$\overline{SD}$		
13		$P8_4$	$\overline{INT2}$	ZP		
14		$P8_3$	$\overline{INT1}$			
15		$P8_2$	$\overline{INT0}$			
16		$P8_1$		$TA4_{IN}$ / $\overline{U}$		
17		$P8_0$		$TA4_{OUT}$ / U		
18		$P7_7$		$TA3_{IN}$		
19		$P7_6$		$TA3_{OUT}$		
20		$P7_5$		$TA2_{IN}$ / $\overline{W}$		
21		$P7_4$		$TA2_{OUT}$ / W		
22		$P7_3$		$TA1_{IN}$ / $\overline{V}$	$\overline{CTS2}$ / $\overline{RTS2}$ / TxD_1	
23		$P7_2$		$TA1_{OUT}$ / V	CLK_2 / RxD_1	
24		$P7_1$		$TA0_{IN}$	RxD_2 / SCL_2 / CLK_1	
25		$P7_0$		$TA0_{OUT}$	TxD_2 / SDA_2 / $\overline{RTS1}$ / $\overline{CTS1}$ / $\overline{CTS0}$ / $CLKS_1$	
26		$P6_7$			TxD_1	
27		$P6_6$			RxD_1	
28		$P6_5$			CLK_1	
29		$P6_4$			$\overline{RTS1}$ / $\overline{CTS1}$/ $\overline{CTS0}$ / $CLKS_1$	
30		$P6_3$			TxD_0	
31		$P6_2$			RxD_0	
32		$P6_1$			CLK_0	
33		$P6_0$			$\overline{RTS0}$ / $\overline{CTS0}$	
34		$P1_7$	$\overline{INT5}$	IDU		
35		$P1_6$	$\overline{INT4}$	IDW		
36		$P1_5$	$\overline{INT3}$	IDV		$\overline{AD}_{TRG}$
37		$P10_7$	$\overline{KI3}$			AN_7
38		$P10_6$	$\overline{KI2}$			AN_6
39		$P10_5$	$\overline{KI1}$			AN_5
40		$P10_4$	$\overline{KI0}$			AN_4
41		$P10_3$				AN_3
42		$P10_2$				AN_2
43		$P10_1$				AN_1
44	AV_{SS}					
45		$P10_0$				AN_0
46	V_{REF}					
47	AV_{CC}					
48		$P9_3$				$AN2_4$

RENESAS

Left side pins:
- AV_{SS} → 1
- $P10_0/AN_0$ ↔ 2
- V_{REF} → 3
- AV_{CC} → 4
- $P9_1/TB1_{IN}/AN3_1$ ↔ 5
- $P9_0/TB0_{IN}/AN3_0/CLK_{out}$ ↔ 6
- CNV_{SS} → 7
- $P8_7/X_{CIN}$ ↔ 8
- $P8_6/X_{COUT}$ ↔ 9
- $\overline{RESET}$ → 10
- X_{OUT} ← 11
- V_{SS} → 12
- X_{IN} → 13
- V_{CC} → 14
- $P8_5/NMI/\overline{SD}$ ↔ 15
- $P8_4/INT_2/\overline{ZP}$ ↔ 16
- $P8_3/INT_1$ ↔ 17
- $P8_2/INT_0$ ↔ 18
- $P8_1/TA4_{IN}/\overline{U}$ ↔ 19
- $P8_0/TA4_{OUT}/U$ ↔ 20
- $P7_7/TA3_{IN}$ ↔ 21

Right side pins:
- 42 ↔ $P10_1/AN_1$
- 41 ↔ $P10_2/AN_2$
- 40 ↔ $P10_3/AN_3$
- 39 ↔ $P10_4/AN_4/\overline{KI_0}$
- 38 ↔ $P10_5/AN_5/\overline{KI_1}$
- 37 ↔ $P10_6/AN_6/\overline{KI_2}$
- 36 ↔ $P10_7/AN_7/\overline{KI_3}$
- 35 ↔ $P1_5/\overline{INT_3}/AD_{TRG}/IDV$
- 34 ↔ $P1_6/\overline{INT_4}/IDW$
- 33 ↔ $P1_7/\overline{INT_5}/IDU$
- 32 ↔ $P6_4/\overline{CTS_1}/\overline{RTS_1}/\overline{CTS_0}/CLKS_1$
- 31 ↔ $P6_5/CLK_1$
- 30 ↔ $P6_6/RxD_1$
- 29 ↔ $P6_7/TxD_1$
- 28 ↔ $P7_0/TxD_2/SDA_2/TA0_{OUT}/\overline{CTS_1}/\overline{RTS_1}/\overline{CTS_0}/CLKS_1$
- 27 ↔ $P7_1/RxD_2/SCL_2/TA0_{IN}/CLK_1$
- 26 ↔ $P7_2/CLK_2/TA1_{OUT}/\overline{V}/RxD_1$
- 25 ↔ $P7_3/\overline{CTS_2}/\overline{RTS_2}/TA1_{IN}/V/TxD_1$
- 24 ↔ $P7_4/TA2_{OUT}/\overline{W}$
- 23 ↔ $P7_5/TA2_{IN}/W$
- 22 ↔ $P7_6/TA3_{OUT}$

Note. Set PACR2 to PACR0 bit in the PACR register to "001_2" before you input and output it after resetting to each pin. When the PACR register isn't set up, the input and output function of some of the pins are disabled.

Package: PRSP0042GA-B (42P2R)

Figure 1.7 Pin Assignment for 42-Pin Package (Top View)

Table 1.12 Pin Characteristics for 42-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin
1	AV$_{SS}$					
2		P10$_0$				AN$_0$
3	V$_{REF}$					
4	AV$_{CC}$					
5		P9$_1$		TB$_{1IN}$		AN3$_1$
6		P9$_0$		TB$_{0IN}$	CLK$_{OUT}$	AN3$_0$
7	CNV$_{SS}$					
8	X$_{CIN}$	P8$_7$				
9	X$_{COUT}$	P8$_6$				
10	$\overline{\text{RESET}}$					
11	X$_{OUT}$					
12	V$_{SS}$					
13	X$_{IN}$					
14	V$_{CC}$					
15		P8$_5$	$\overline{\text{NMI}}$	$\overline{\text{SD}}$		
16		P8$_4$	$\overline{\text{INT}_2}$	ZP		
17		P8$_3$	$\overline{\text{INT}_1}$			
18		P8$_2$	$\overline{\text{INT}_0}$			
19		P8$_1$		TA$_{4IN}$ / $\overline{\text{U}}$		
20		P8$_0$		TA$_{4OUT}$ / U		
21		P7$_7$		TA$_{3IN}$		
22		P7$_6$		TA$_{3OUT}$		
23		P7$_5$		TA$_{2IN}$ / $\overline{\text{W}}$		
24		P7$_4$		TA$_{2OUT}$ / W		
25		P7$_3$		TA$_{1IN}$ / $\overline{\text{V}}$	$\overline{\text{CTS}_2}$ / $\overline{\text{RTS}_2}$ / TxD$_1$	
26		P7$_2$		TA$_{1OUT}$ / V	CLK$_2$ / RxD$_1$	
27		P7$_1$		TA$_{0IN}$	RxD$_2$ / SCL$_2$ / CLK$_1$	
28		P7$_0$		TA$_{0OUT}$	TxD$_2$ / SDA$_2$ / $\overline{\text{RTS}_1}$ / $\overline{\text{CTS}_1}$ $\overline{\text{CTS}_0}$ / CLKS$_1$	
29		P6$_7$			TxD$_1$	
30		P6$_6$			RxD$_1$	
31		P6$_5$			CLK$_1$	
32		P6$_4$			$\overline{\text{RTS}_1}$ / $\overline{\text{CTS}_1}$/ $\overline{\text{CTS}_0}$ / CLKS$_1$	
33		P1$_7$	$\overline{\text{INT}_5}$	IDU		
34		P1$_6$	$\overline{\text{INT}_4}$	IDW		
35		P1$_5$	$\overline{\text{INT}_3}$	IDV		$\overline{\text{AD}_{TRG}}$
36		P10$_7$	$\overline{\text{KI}_3}$			AN$_7$
37		P10$_6$	$\overline{\text{KI}_2}$			AN$_6$
38		P10$_5$	$\overline{\text{KI}_1}$			AN$_5$
39		P10$_4$	$\overline{\text{KI}_0}$			AN$_4$
40		P10$_3$				AN$_3$
41		P10$_2$				AN$_2$
42		P10$_1$				AN$_1$

RENESAS

1.6 Pin Description

Table 1.13 Pin Description (48-Pin and 42-Pin Packages)

Classification	Pin Name	I/O Type	Description
Power Supply	Vcc, Vss	I	Apply 0V to the Vss pin. Apply following voltage to the Vcc pin. 2.7 to 5.5 V (M16C/26A, M16C/26B), 3.0 to 5.5 V (M16C/26T T-ver.), 4.2 to 5.5 V (M16C/26T V-ver.)
Analog Power Supply	AVcc AVss	I	Supplies power to the A/D converter. Connect the AVcc pin to Vcc and the AVss pin to Vss
Reset Input	$\overline{\text{RESET}}$	I	The MCU is in a reset state when "L" is applied to the $\overline{\text{RESET}}$ pin
CNVss	CNVss	I	Connect the CNVss pin to Vss
Main Clock Input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open. If XIN is not used (for external oscillator or external clock), connect XIN pin to Vcc and leave XOUT open
Main Clock Output	XOUT	O	
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT
Sub Clock Output	XCOUT	O	
Clock Output	CLKOUT	O	Outputs the clock having the same frequency as f1, f8, f32, or fC
$\overline{\text{INT}}$ Interrupt Input	$\overline{\text{INT0}}$ to $\overline{\text{INT5}}$	I	Input pins for the $\overline{\text{INT}}$ interrupt. $\overline{\text{INT2}}$ can be used for Timer A Z-phase function
$\overline{\text{NMI}}$ Interrupt Input	$\overline{\text{NMI}}$	I	NMI interrupt input pin. $\overline{\text{NMI}}$ cannot be used as I/O port while the three-phase motor control is enabled. Apply a stable "H" to $\overline{\text{NMI}}$ after setting it's direction register to "0" when the three-phase motor control is enabled
Key Input Interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	I/O pins for the timer A0 to A4
	TA0IN to TA4IN	I	Input pins for the timer A0 to A4
	ZP	I	Input pin for Z-phase
Timer B	TB0IN to TB1IN	I	Timer B0 to B1 input pins
Three-Phase Motor Control Timer Output	U, $\overline{\text{U}}$, V, $\overline{\text{V}}$, W, $\overline{\text{W}}$	O	Output pins for the three-phase motor control timer
	IDU, IDW, IDV, $\overline{\text{SD}}$	I/O	I/O pins for the three-phase motor control timer
Serial I/O	$\overline{\text{CTS1}}$ to $\overline{\text{CTS2}}$	I	Input pins to control data transmission
	$\overline{\text{RTS1}}$ to $\overline{\text{RTS2}}$	O	Output pins to control data reception
	CLK1 to CLK2	I/O	Inputs and outputs the transfer clock
	RxD1 to RxD2	I	Inputs serial data
	TxD1 to TxD2	O	Outputs serial data
	CLKS1	O	Output pin for transfer clock
Reference Voltage Input	VREF	I	Applies reference voltage to the A/D converter
A/D Converter	AN0 to AN7 AN30 to AN31	I	Analog input pins for the A/D converter
	$\overline{\text{ADTRG}}$	I	Input pin for an external A/D trigger
I/O Ports	P15 to P17	I/O	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resister available in 3-bit units
	P64 to P67 P70 to P77 P80 to P87 P100 to P107 P90 to P91	I/O	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resister available in 4-bit units

I : Input   O : Output   I/O : Input and output

RENESAS

Table 1.13 Pin Description (48-pin packages only) (Continued)

Classification	Pin Name	I/O Type	Description
Serial I/O	$\overline{CTS0}$	I	Inputs pin to control data transmission
	$\overline{RTS0}$	O	Output pin to control data reception
	CLK0	I/O	Inputs and outputs the transfer clock
	RxD0	I	Inputs serial data
	TxD0	O	Outputs serial data
Timer B	TB2IN	I	Timer B2 input pin
A/D Converter	$AN2_4$ $AN3_2$	I	Analog input pins for the A/D converter
I/O Ports	$P6_0$ to $P6_3$ $P9_2$ to $P9_3$	I/O	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resister available in 4-bit units

I : Input   O : Output   I/O : Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The register bank is comprised of seven registers (R0, R1, R2, R3, A0, A1 and FB) out of 13 registers. There are two sets of register bank.

Figure 2.1. CPU Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

RENESAS

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1.

The I flag is cleared to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is undefined.

RENESAS

3. Memory

Figure 3.1 is a memory map of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T). The M16C/26A Group provides 1-Mbyte address space addresses 0000_{16} to $FFFFF_{16}$.

The internal ROM is allocated lower address, beginning with address $FFFFF_{16}$. For example, a 64-Kbyte internal ROM area is allocated in addresses $F0000_{16}$ to $FFFFF_{16}$. The flash memory version has two sets of 2-Kbyte internal ROM area, block A and block B, for data space. These blocks are allocated addresses $F000_{16}$ to $FFFF_{16}$.

The fixed interrupt vectors are allocated addresses $FFFDC_{16}$ to $FFFFF_{16}$ and they store the start address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 0040_{16}. For example, a 1-Kbyte internal RAM area is allocated in addresses 0040_{16} to $007FF_{16}$. The internal RAM is used for temporarily storing data. The area is also used as stacks when subroutines are called or interrupt requests are acknowledged.

The SFR is allocated addresses 0000_{16} to $003FF_{16}$. The peripheral function control registers are allocated here. All blank spaces within SFR location are reserved and cannot be accessed by users.

The special page vectors are allocated addresses $FFE00_{16}$ to $FFFDB_{16}$. They are used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M16C/60 and M16C/20 Series Software Manual** for details.

Internal RAM		Internal ROM	
Size	Address XXXXX$_{16}$	Size	Address YYYYY$_{16}$
1K bytes	007FF$_{16}$	24K bytes	FA000$_{16}$
2K bytes	00BFF$_{16}$	48K bytes	F4000$_{16}$
		64K bytes	F0000$_{16}$

NOTE:
　　1. Block A (2 Kbytes) and block B (2 Kbytes).
　　2. Do not write to the internal ROM in Mask ROM version.

Figure 3.1 Memory Map

4. Special Function Register (SFR)

Table 4.1 SFR Information(1)[1]

Address	Register	Symbol	After reset
0000_{16}			
0001_{16}			
0002_{16}			
0003_{16}			
0004_{16}	Processor mode register 0	PM0	00_{16}
0005_{16}	Processor mode register 1	PM1	00001000_2
0006_{16}	System clock control register 0	CM0	01001000_2(M16C/26A) 01101000_2(M16C/26T)
0007_{16}	System clock control register 1	CM1	00100000_2
0008_{16}			
0009_{16}	Address match interrupt enable register	AIER	$XXXXXX00_2$
$000A_{16}$	Protect register	PRCR	$XX000000_2$
$000B_{16}$			
$000C_{16}$	Oscillation stop detection register[2]	CM2	$0X000000_2$
$000D_{16}$			
$000E_{16}$	Watchdog timer start register	WDTS	XX_{16}
$000F_{16}$	Watchdog timer control register	WDC	$00XXXXXX_2$ [3]
0010_{16}	Address match interrupt register 0	RMAD0	00_{16}
0011_{16}			00_{16}
0012_{16}			$X0_{16}$
0013_{16}			
0014_{16}	Address match interrupt register 1	RMAD1	00_{16}
0015_{16}			00_{16}
0016_{16}			$X0_{16}$
0017_{16}			
0018_{16}			
0019_{16}	Voltage detection register 1 [4, 5]	VCR1	00001000_2
$001A_{16}$	Voltage detection register 2 [4, 5]	VCR2	00_{16}
$001B_{16}$			
$001C_{16}$	PLL control register 0	PLC0	$0001X010_2$
$001D_{16}$			
$001E_{16}$	Processor mode register 2	PM2	$XXX00000_2$
$001F_{16}$	Low voltage detection interrupt register[5]	D4INT	00_{16}
0020_{16}	DMA0 source pointer	SAR0	XX_{16}
0021_{16}			XX_{16}
0022_{16}			XX_{16}
0023_{16}			
0024_{16}	DMA0 destination pointer	DAR0	XX_{16}
0025_{16}			XX_{16}
0026_{16}			XX_{16}
0027_{16}			
0028_{16}	DMA0 transfer counter	TCR0	XX_{16}
0029_{16}			XX_{16}
$002A_{16}$			
$002B_{16}$			
$002C_{16}$	DMA0 control register	DM0CON	$00000X00_2$
$002D_{16}$			
$002E_{16}$			
$002F_{16}$			
0030_{16}	DMA1 source pointer	SAR1	XX_{16}
0031_{16}			XX_{16}
0032_{16}			XX_{16}
0033_{16}			
0034_{16}	DMA1 destination pointer	DAR1	XX_{16}
0035_{16}			XX_{16}
0036_{16}			XX_{16}
0037_{16}			
0038_{16}	DMA1 transfer counter	TCR1	XX_{16}
0039_{16}			XX_{16}
$003A_{16}$			
$003B_{16}$			
$003C_{16}$	DMA1 control register	DM1CON	$00000X00_2$
$003D_{16}$			
$003E_{16}$			
$003F_{16}$			

NOTES:
1. The blank spaces are reserved. No access is allowed.
2. Bits CM27, CM21, and CM20 do not change at oscillation stop detection reset.
3. The WDC5 bit is 0 (cold start) immediately after power-on. It can only be set to 1 by program. The WDC5 bit cannot be used in M16C/26T.
4. The VCR1 and VCR2 registers do not change at software reset, watchdog timer reset, and oscillation stop detection reset.
5. Registers VCR1, VCR2, and D4INT cannot be used in M16C/26T.

X : Undefined

RENESAS

Table 4.2 SFR Information(2)[1]

Address	Register	Symbol	After reset
0040₁₆			
0041₁₆			
0042₁₆			
0043₁₆			
0044₁₆	INT3 interrupt control register	INT3IC	XX00X000₂
0045₁₆			
0046₁₆			
0047₁₆			
0048₁₆	INT5 interrupt control register	INT5IC	XX00X000₂
0049₁₆	INT4 interrupt control register	INT4IC	XX00X000₂
004A₁₆	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX000₂
004B₁₆	DMA0 interrupt control register	DM0IC	XXXXX000₂
004C₁₆	DMA1 interrupt control register	DM1IC	XXXXX000₂
004D₁₆	Key input interrupt control register	KUPIC	XXXXX000₂
004E₁₆	A/D conversion interrupt control register	ADIC	XXXXX000₂
004F₁₆	UART2 transmit interrupt control register	S2TIC	XXXXX000₂
0050₁₆	UART2 receive interrupt control register	S2RIC	XXXXX000₂
0051₁₆	UART0 transmit interrupt control register	S0TIC	XXXXX000₂
0052₁₆	UART0 receive interrupt control register	S0RIC	XXXXX000₂
0053₁₆	UART1 transmit interrupt control register	S1TIC	XXXXX000₂
0054₁₆	UART1 receive interrupt control register	S1RIC	XXXXX000₂
0055₁₆	TimerA0 interrupt control register	TA0IC	XXXXX000₂
0056₁₆	TimerA1 interrupt control register	TA1IC	XXXXX000₂
0057₁₆	TimerA2 interrupt control register	TA2IC	XXXXX000₂
0058₁₆	TimerA3 interrupt control register	TA3IC	XXXXX000₂
0059₁₆	TimerA4 interrupt control register	TA4IC	XXXXX000₂
005A₁₆	TimerB0 interrupt control register	TB0IC	XXXXX000₂
005B₁₆	TimerB1 interrupt control register	TB1IC	XXXXX000₂
005C₁₆	TimerB2 interrupt control register	TB2IC	XXXXX000₂
005D₁₆	INT0 interrupt control register	INT0IC	XX00X000₂
005E₁₆	INT1 interrupt control register	INT1IC	XX00X000₂
005F₁₆	INT2 interrupt control register	INT2IC	XX00X000₂
0060₁₆			
0061₁₆			
0062₁₆			
0063₁₆			
0064₁₆			
0065₁₆			
0066₁₆			
0067₁₆			
0068₁₆			
0069₁₆			
006A₁₆			
006B₁₆			
006C₁₆			
006D₁₆			
006E₁₆			
006F₁₆			
0070₁₆			
0071₁₆			
0072₁₆			
0073₁₆			
0074₁₆			
0075₁₆			
0076₁₆			
0077₁₆			
0078₁₆			
0079₁₆			
007A₁₆			
007B₁₆			
007C₁₆			
007D₁₆			
007E₁₆			
007F₁₆			

NOTE:
    1. Blank spaces are reserved. No access is allowed.
X: Undefined

RENESAS

Table 4.3 SFR Information(3)[(1)]

Address	Register		Symbol	After reset
0080₁₆				
0081₁₆				
0082₁₆				
0083₁₆				
0084₁₆				
0085₁₆				
0086₁₆				
≈				≈
01B0₁₆				
01B1₁₆				
01B2₁₆				
01B3₁₆	Flash memory control register 4	(Note 2)	FMR4	01000000_2
01B4₁₆				
01B5₁₆	Flash memory control register 1	(Note 2)	FMR1	$000XXX0X_2$
01B6₁₆				
01B7₁₆	Flash memory control register 0	(Note 2)	FMR0	01_{16}
01B8₁₆				
01B9₁₆				
01BA₁₆				
01BB₁₆				
01BC₁₆				
01BD₁₆				
01BE₁₆				
01BF₁₆				
≈				≈
0250₁₆				
0251₁₆				
0252₁₆				
0253₁₆				
0254₁₆				
0255₁₆				
0256₁₆				
0257₁₆				
0258₁₆				
0259₁₆				
025A₁₆	Three phase protect control register		TPRC	00_{16}
025B₁₆				
025C₁₆	On-chip oscillator control register		ROCR	00000101_2
025D₁₆	Pin assignment control register		PACR	00_{16}
025E₁₆	Peripheral clock select register		PCLKR	00000011_2
025F₁₆				
≈				≈
0330₁₆				
0331₁₆				
0332₁₆				
0333₁₆				
0334₁₆				
0335₁₆				
0336₁₆				
0337₁₆				
0338₁₆				
0339₁₆				
033A₁₆				
033B₁₆				
033C₁₆				
033D₁₆				
033E₁₆	NMI digital debounce register		NDDR	FF_{16}
033F₁₆	Port1₇ digital debounce register		P17DDR	FF_{16}

NOTES:
   1. Blank spaces are reserved. No access is allowed.
   2. This register is included in the flash memory version.
X: Undefined

RENESAS

Table 4.4 SFR Information(4)[1]

Address	Register	Symbol	After reset
0340_{16}			
0341_{16}			
0342_{16}	Timer A1-1 register	TA11	XX_{16}
0343_{16}			XX_{16}
0344_{16}	Timer A2-1 register	TA21	XX_{16}
0345_{16}			XX_{16}
0346_{16}	Timer A4-1 register	TA41	XX_{16}
0347_{16}			XX_{16}
0348_{16}	Three phase PWM control register 0	INVC0	00_{16}
0349_{16}	Three phase PWM control register 1	INVC1	00_{16}
$034A_{16}$	Three phase output buffer register 0	IDB0	$3F_{16}$
$034B_{16}$	Three phase output buffer register 1	IDB1	$3F_{16}$
$034C_{16}$	Dead time timer	DTT	XX_{16}
$034D_{16}$	Timer B2 Interrupt occurrence frequency set counter	ICTB2	XX_{16}
$034E_{16}$	Position-data-retain function control register	PDRF	$XXXX0000_2$
$034F_{16}$			
0350_{16}			
0351_{16}			
0352_{16}			
0353_{16}			
0354_{16}			
0355_{16}			
0356_{16}			
0357_{16}			
0358_{16}	Port function control register	PFCR	00111111_2
0359_{16}			
$035A_{16}$			
$035B_{16}$			
$035C_{16}$			
$035D_{16}$			
$035E_{16}$	Interrupt request cause select register 2	IFSR2A	$XXXXXXX0_2$
$035F_{16}$	Interrupt request cause select register	IFSR	00_{16}
0360_{16}			
0361_{16}			
0362_{16}			
0363_{16}			
0364_{16}			
0365_{16}			
0366_{16}			
0367_{16}			
0368_{16}			
0369_{16}			
$036A_{16}$			
$036B_{16}$			
$036C_{16}$			
$036D_{16}$			
$036E_{16}$			
$036F_{16}$			
0370_{16}			
0371_{16}			
0372_{16}			
0373_{16}			
0374_{16}	UART2 special mode register 4	U2SMR4	00_{16}
0375_{16}	UART2 special mode register 3	U2SMR3	$000X0X0X_2$
0376_{16}	UART2 special mode register 2	U2SMR2	$X0000000_2$
0377_{16}	UART2 special mode register	U2SMR	$X0000000_2$
0378_{16}	UART2 transmit/receive mode register	U2MR	00_{16}
0379_{16}	UART2 bit rate register	U2BRG	XX_{16}
$037A_{16}$	UART2 transmit buffer register	U2TB	$XXXXXXXX_2$
$037B_{16}$			$XXXXXXXX_2$
$037C_{16}$	UART2 transmit/receive control register 0	U2C0	00001000_2
$037D_{16}$	UART2 transmit/receive control register 1	U2C1	00000010_2
$037E_{16}$	UART2 receive buffer register	U2RB	$XXXXXXXX_2$
$037F_{16}$			$XXXXXXXX_2$

NOTE:
    1. Blank spaces are reserved. No access is allowed.
X : Undefined

RENESAS

Table 4.5 SFR Information(5)[1]

Address	Register	Symbol	After reset
0380_{16}	Count start flag	TABSR	00_{16}
0381_{16}	Clock prescaler reset flag	CPSRF	$0XXXXXXX_2$
0382_{16}	One-shot start flag	ONSF	00_{16}
0383_{16}	Trigger select register	TRGSR	00_{16}
0384_{16}	Up-dowm flag	UDF	00_{16}
0385_{16}			
0386_{16}	Timer A0 register	TA0	XX_{16}
0387_{16}			XX_{16}
0388_{16}	Timer A1 register	TA1	XX_{16}
0389_{16}			XX_{16}
$038A_{16}$	Timer A2 register	TA2	XX_{16}
$038B_{16}$			XX_{16}
$038C_{16}$	Timer A3 register	TA3	XX_{16}
$038D_{16}$			XX_{16}
$038E_{16}$	Timer A4 register	TA4	XX_{16}
$038F_{16}$			XX_{16}
0390_{16}	Timer B0 register	TB0	XX_{16}
0391_{16}			XX_{16}
0392_{16}	Timer B1 register	TB1	XX_{16}
0393_{16}			XX_{16}
0394_{16}	Timer B2 register	TB2	XX_{16}
0395_{16}			XX_{16}
0396_{16}	Timer A0 mode register	TA0MR	00_{16}
0397_{16}	Timer A1 mode register	TA1MR	00_{16}
0398_{16}	Timer A2 mode register	TA2MR	00_{16}
0399_{16}	Timer A3 mode register	TA3MR	00_{16}
$039A_{16}$	Timer A4 mode register	TA4MR	00_{16}
$039B_{16}$	Timer B0 mode register	TB0MR	$00XX0000_2$
$039C_{16}$	Timer B1 mode register	TB1MR	$00XX0000_2$
$039D_{16}$	Timer B2 mode register	TB2MR	$00XX0000_2$
$039E_{16}$	Timer B2 special mode register	TB2SC	$X0000000_2$
$039F_{16}$			
$03A0_{16}$	UART0 transmit/receive mode register	U0MR	00_{16}
$03A1_{16}$	UART0 bit rate register	U0BRG	XX_{16}
$03A2_{16}$	UART0 transmit buffer register	U0TB	$XXXXXXXX_2$
$03A3_{16}$			$XXXXXXXX_2$
$03A4_{16}$	UART0 transmit/receive control register 0	U0C0	00001000_2
$03A5_{16}$	UART0 transmit/receive control register 1	U0C1	00000010_2
$03A6_{16}$	UART0 receive buffer register	U0RB	$XXXXXXXX_2$
$03A7_{16}$			$XXXXXXXX_2$
$03A8_{16}$	UART1 transmit/receive mode register	U1MR	00_{16}
$03A9_{16}$	UART1 bit rate register	U1BRG	XX_{16}
$03AA_{16}$	UART1 transmit buffer register	U1TB	$XXXXXXXX_2$
$03AB_{16}$			$XXXXXXXX_2$
$03AC_{16}$	UART1 transmit/receive control register 0	U1C0	00001000_2
$03AD_{16}$	UART1 transmit/receive control register 1	U1C1	00000010_2
$03AE_{16}$	UART1 receive buffer register	U1RB	$XXXXXXXX_2$
$03AF_{16}$			$XXXXXXXX_2$
$03B0_{16}$	UART transmit/receive control register 2	UCON	$X0000000_2$
$03B1_{16}$			
$03B2_{16}$			
$03B3_{16}$			
$03B4_{16}$	CRC snoop address register	CRCSAR	XX_{16}
$03B5_{16}$			$00XXXXXX_2$
$03B6_{16}$	CRC mode register	CRCMR	$0XXXXXX0_2$
$03B7_{16}$			
$03B8_{16}$	DMA0 request cause select register	DM0SL	00_{16}
$03B9_{16}$			
$03BA_{16}$	DMA1 request cause select register	DM1SL	00_{16}
$03BB_{16}$			
$03BC_{16}$	CRC data register	CRCD	XX_{16}
$03BD_{16}$			XX_{16}
$03BE_{16}$	CRC input register	CRCIN	XX_{16}
$03BF_{16}$			

NOTE:
    1. Blank spaces are reserved. No access is allowed.
X : Undefined

RENESAS

Table 4.6 SFR Information(6)[1]

Address	Register	Symbol	After Reset
03C0₁₆	A/D register 0	AD0	XXXXXXXX₂
03C1₁₆			XXXXXXXX₂
03C2₁₆	A/D register 1	AD1	XXXXXXXX₂
03C3₁₆			XXXXXXXX₂
03C4₁₆	A/D register 2	AD2	XXXXXXXX₂
03C5₁₆			XXXXXXXX₂
03C6₁₆	A/D register 3	AD3	XXXXXXXX₂
03C7₁₆			XXXXXXXX₂
03C8₁₆	A/D register 4	AD4	XXXXXXXX₂
03C9₁₆			XXXXXXXX₂
03CA₁₆	A/D register 5	AD5	XXXXXXXX₂
03CB₁₆			XXXXXXXX₂
03CC₁₆	A/D register 6	AD6	XXXXXXXX₂
03CD₁₆			XXXXXXXX₂
03CE₁₆	A/D register 7	AD7	XXXXXXXX₂
03CF₁₆			XXXXXXXX₂
03D0₁₆			
03D1₁₆			
03D2₁₆	A/D trigger control register	ADTRGCON	00₁₆
03D3₁₆	A/D status register 0	ADSTAT0	00000X00₂
03D4₁₆	A/D control register 2	ADCON2	00₁₆
03D5₁₆			
03D6₁₆	A/D control register 0	ADCON0	00000XXX₂
03D7₁₆	A/D control register 1	ADCON1	00₁₆
03D8₁₆			
03D9₁₆			
03DA₁₆			
03DB₁₆			
03DC₁₆			
03DD₁₆			
03DE₁₆			
03DF₁₆			
03E0₁₆			
03E1₁₆	Port P1 register	P1	XX₁₆
03E2₁₆			
03E3₁₆	Port P1 direction register	PD1	00₁₆
03E4₁₆			
03E5₁₆			
03E6₁₆			
03E7₁₆			
03E8₁₆			
03E9₁₆			
03EA₁₆			
03EB₁₆			
03EC₁₆	Port P6 register	P6	XX₁₆
03ED₁₆	Port P7 register	P7	XX₁₆
03EE₁₆	Port P6 direction register	PD6	00₁₆
03EF₁₆	Port P7 direction register	PD7	00₁₆
03F0₁₆	Port P8 register	P8	XX₁₆
03F1₁₆	Port P9 register	P9	XXXXXXXX₂
03F2₁₆	Port P8 direction register	PD8	00₁₆
03F3₁₆	Port P9 direction register	PD9	XXXX0000₂
03F4₁₆	Port P10 register	P10	XX₁₆
03F5₁₆			
03F6₁₆	Port P10 direction register	PD10	00₁₆
03F7₁₆			
03F8₁₆			
03F9₁₆			
03FA₁₆			
03FB₁₆			
03FC₁₆	Pull-up control register 0	PUR0	00₁₆
03FD₁₆	Pull-up control register 1	PUR1	00₁₆
03FE₁₆	Pull-up control register 2	PUR2	00₁₆
03FF₁₆	Port control register	PCR	00₁₆

NOTE:
    1. Blank spaces are reserved. No access is allowed.
X: Undefined

RENESAS

Package

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP48-7x7-0.50	PLQP0048KB-A	48P6Q-A	0.2g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Terminal cross section

Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A_2	—	1.4	—
H_D	8.8	9.0	9.2
H_E	8.8	9.0	9.2
A	—	—	1.7
A_1	0	0.1	0.2
b_P	0.17	0.22	0.27
b_1	—	0.20	—
c	0.09	0.145	0.20
c_1	—	0.125	—
θ	0º	—	8º
e	—	0.5	—
x	—	—	0.08
y	—	—	0.10
Z_D	—	0.75	—
Z_E	—	0.75	—
L	0.35	0.5	0.65
L_1	—	1.0	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SSOP42-8.4x17.5-0.80	PRSP0042GA-B	42P2R-E	0.6g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	17.3	17.5	17.7
E	8.2	8.4	8.6
A_2	—	2.0	—
A	—	—	2.4
A_1	0.05	—	—
b_P	0.25	0.3	0.4
c	0.13	0.15	0.2
θ	0º	—	10º
H_E	11.63	11.93	12.23
e	0.65	0.8	0.95
y	—	—	0.15
L	0.3	0.5	0.7

RENESAS

REVISION HISTORY	M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Shortsheet		

Rev.	Date	Description	
		Page	Summary
0.51	07/25/06	-	First edition

RENESAS

RENESAS SALES OFFICES

http://www.renesas.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU *category:*

Click to view products by Renesas *manufacturer:*

Other Similar products are found below :

M30302FCPFP#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB#30 R5F111PGGFB#30 R5F117BCGNA#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36024GFTV DF36034GFPV R5F11B7EANA#U0 R5F21172DSP#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-GE1 MB96F395RSAPMC-GSE2 DF36024GFXV MB96F018RBPMC-GSE1 MB90F867ASPFR-GE1 DF2239FA20IV R5F117BCGFP#30 LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1 MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1 ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX HD64F3337SF16V MB90F428GCPF-GSE1 MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2 MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1 S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX ML62Q1579-NNNGAZ0AX ML62Q1559-NNNGAZ0AX ML62Q1729-NNNGAZ0AX