Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



6

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)

Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
- In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/26A Group (M16C/26A, M16C/26B, and M16C/26T). Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Hardware manual	Hardware specifications (pin assignments,	M16C/26A Group	This hardware
	memory maps, peripheral function	(M16C/26A,	manual
	specifications, electrical characteristics, timing	M16C/26B,	
	charts) and operation description	M16C/26T)	
	Note: Refer to the application notes for details on	Hardware Manual	
	using peripheral functions.		
Software manual	Description of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from Ren	esas
	application examples	Technology Web si	te.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Names, Bit Names, and Pin Names Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories. Examples the PM03 bit in the PM0 register P3_5 pin, VCC pin
(2)	Notation of Numbers The indication "2" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "16" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format. Examples Binary: 112 Hexadecimal: EFA016 Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.

b7 b6 b5 b4 b3 b2 b1 b0		Symbol XXX	Address After R XXX 001	eset 6
	Bit Symbol	Bit Name	Function	n RW *2
	XXX0	XXX bits	^{b1 b0} 1 0: XXX 0 1: XXX	RW
	XXX1		1 0: Do not set. 1 1: XXX	RW
	(b2)	Nothing is assigned. When read, the conte	f necessary, set to 0. nt is undefined.	
	(b3)	Reserved bits	Set to 0.	RW *4
	XXX4	XXX bits	Function varies according to mode.	o the operating RW
	XXX5			wo
	XXX6			RW
l	XXX7	XXX bit	0: XXX 1: XXX	RO

*1

Blank: Set to 0 or 1 according to the application.0: Set to 0.1: Set to 1.X: Nothing is assigned.

*2

RW: Read and write. RO: Read only. WO: Write only. -: Nothing is assigned.

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

Table of Contents

Q	uick Reference by Address	B-1
1.	Overview	1
	1.1 Applications	
	1.2 Performance Outline	2
	1.3 Block Diagram	4
	1.4 Product List	6
	1.5 Pin Assignments	11
	1.6 Pin Description	
2.	Central Processing Unit (CPU)	17
	2.1 Data Registers (R0, R1, R2 and R3)	
	2.2 Address Registers (A0 and A1)	17
	2.3 Frame Base Register (FB)	
	2.4 Interrupt Table Register (INTB)	
	2.5 Program Counter (PC)	
	2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	
	2.7 Static Base Register (SB)	
	2.8 Flag Register (FLG)	18
	2.8.1 Carry Flag (C Flag)	18
	2.8.2 Debug Flag (D Flag)	18
	2.8.3 Zero Flag (Z Flag)	
	2.8.4 Sign Flag (S Flag)	18
	2.8.5 Register Bank Select Flag (B Flag)	
	2.8.6 Overflow Flag (O Flag)	
	2.8.7 Interrupt Enable Flag (I Flag)	
	2.8.8 Stack Pointer Select Flag (U Flag)	
	2.8.9 Processor Interrupt Priority Level (IPL)	
	2.8.10 Reserved Area	18
3.	Memory	19
4.	Special Function Registers (SFRs)	20

5.	Reset	26
	5.1 Hardware Reset	26
	5.1.1 Hardware Reset 1	26
	5.1.2 Hardware Reset 2	26
	5.2 Software Reset	27
	5.3 Watchdog Timer Reset	27
	5.4 Oscillation Stop Detection Reset	27
	5.5 Voltage Detection Circuit	29
	5.5.1 Voltage Down Detection Interrupt	32
	5.5.2 Limitations on Exiting Stop Mode	34
	5.5.3 Limitations on Exiting Wait Mode	34
6.	Processor Mode	35
7.	Clock Generation Circuit	38
	7.1 Main Clock	45
	7.2 Sub Clock	46
	7.3 On-chip Oscillator Clock	47
	7.4 PLL Clock	47
	7.5 CPU Clock and Peripheral Function Clock	49
	7.5.1 CPU Clock	49
	7.5.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)	49
	7.5.3 ClockOutput Function	49
	7.6 Power Control	50
	7.6.1 Normal Operation Mode	50
	7.6.2 Wait Mode	51
	7.6.3 Stop Mode	53
	7.7 System Clock Protective Function	57
	7.8 Oscillation Stop and Re-oscillation Detect Function	57
	7.8.1 Operation When the CM27 bit is set to "0" (Oscillation Stop Detection Reset)	58
	7.8.2 Operation When the CM27 bit is set to "1"	
	(Oscillation Stop and Re-oscillation Detect Interrupt)	58
	7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function	59
8.	Protection	60
9.	Interrupt	61
	9.1 Type of Interrupts	61
	9.1.1 Software Interrupts	62
	9.1.2 Hardware Interrupts	63

9.2 Interrupts and Interrupt Vector	64
9.2.1 Fixed Vector Tables	64
9.2.2 Relocatable Vector Tables	65
9.3 Interrupt Control	66
9.3.1 I Flag	69
9.3.2 IR Bit	69
9.3.3 ILVL2 to ILVL0 Bits and IPL	69
9.4 Interrupt Sequence	70
9.4.1 Interrupt Response Time	71
9.4.2 Variation of IPL when Interrupt Request is Accepted	71
9.4.3 Saving Registers	72
9.4.4 Returning from an Interrupt Routine	74
9.5 Interrupt Priority	74
9.5.1 Interrupt Priority Resolution Circuit	74
9.6 INT Interrupt	76
9.7 NMI Interrupt	77
9.8 Key Input Interrupt	77
9.9 Address Match Interrupt	78
10. Watchdog Timer	80
0	
10.1 Count Source Protective Mode	81
10.1 Count Source Protective Mode	81 82
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles	81 82 87
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2. DMA Transfer Cycles	81 82 87 89
10.1 Count Source Protective Mode 11. DMAC	81 82 87
10.1 Count Source Protective Mode 11. DMAC	81 82 87
10.1 Count Source Protective Mode 11. DMAC	
10.1 Count Source Protective Mode 11. DMAC	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2. DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2 DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.1. Timer Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2. DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.2. Event Counter Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2. DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.2. Event Counter Mode 12.1.3. One-shot Timer Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2 DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.1. Timer Mode 12.1.2. Event Counter Mode 12.1.3. One-shot Timer Mode 12.1.4. Pulse Width Modulation (PWM) Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2. DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.1. Timer Mode 12.1.2. Event Counter Mode 12.1.3. One-shot Timer Mode 12.1.4. Pulse Width Modulation (PWM) Mode 12.2 Timer B	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2 DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.2 Event Counter Mode 12.1.3 One-shot Timer Mode 12.1.4. Pulse Width Modulation (PWM) Mode 12.2 Timer B 12.1 Timer Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2 DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.2 Event Counter Mode 12.1.3 One-shot Timer Mode 12.1.4 Pulse Width Modulation (PWM) Mode 12.2 Timer B 12.2.1 Timer Mode 12.2.2 Event Counter Mode	
10.1 Count Source Protective Mode 11. DMAC 11.1 Transfer Cycles 11.2 DMA Transfer Cycles 11.3 DMA Enable 11.4 DMA Request 11.5 Channel Priority and DMA Transfer Timing 12. Timer 12.1 Timer A 12.1.2. Event Counter Mode 12.1.3. One-shot Timer Mode 12.1.4. Pulse Width Modulation (PWM) Mode 12.2 Timer B 12.2.1 Timer Mode 12.2.2 Event Counter Mode 12.2.3 Pulse Period and Pulse Width Measurement Mode	

12.3 Three-phase Motor Control Timer Function	117
12.3.1 Position-data-retain Function	
12.3.2 Three-phase/Port Output Switch Function	
13. Serial I/O	132
13.1. UARTi (i=0 to 2)	
13.1.1. Clock Synchronous serial I/O Mode	
13.1.2. Clock Asynchronous Serial I/O (UART) Mode	150
13.1.3 Special Mode 1 (I ² C bus mode)(UART2)	
13.1.4 Special Mode 2 (UART2)	
13.1.5 Special Mode 3 (IE Bus mode)(UART2)	
13.1.6 Special Mode 4 (SIM Mode) (UART2)	175
14. A/D Converter	180
14.1 Operation Modes	
14.1.1 One-Shot Mode	
14.1.2 Repeat mode	
14.1.3 Single Sweep Mode	
14.1.4 Repeat Sweep Mode 0	
14.1.5 Repeat Sweep Mode 1	
14.1.6 Simultaneous Sample Sweep Mode	
14.1.7 Delayed Trigger Mode 0	
14.1.8 Delayed Trigger Mode 1	
14.2 Resolution Select Function	211
14.3 Sample and Hold	211
14.4 Power Consumption Reducing Function	211
14.5 Output Impedance of Sensor under A/D Conversion	212
15. CRC Calculation Circuit	213
15.1. CRC Snoop	213
16. Programmable I/O Ports	216
16.1 Port Pi Direction Register (PDi Register, i = 1, 6 to 10)	
16.2 Port Pi Register (Pi Register, i = 1, 6 to 10)	
16.3 Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR	2 Registers) 216
16.4 Port Control Register	
16.5 Pin Assignment Control register (PACR)	
16.6 Digital Debounce function	217
17. Flash Memory Version	230
17.1 Flash Memory Performance	
17.1.1 Boot Mode	

17.2 Memory Map	232
17.3 Functions To Prevent Flash Memory from Rewriting	235
17.3.1 ROM Code Protect Function	235
17.3.2 ID Code Check Function	235
17.4 CPU Rewrite Mode	237
17.4.1 EW0 Mode	238
17.4.2 EW1 Mode	238
17.5 Register Description	239
17.5.1 Flash memory control register 0 (FMR0)	239
17.5.2 Flash memory control register 1 (FMR1)	240
17.5.3 Flash memory control register 4 (FMR4)	240
17.6 Precautions in CPU Rewrite Mode	245
17.6.1 Operation Speed	245
17.6.2 Prohibited Instructions	245
17.6.3 Interrupts	245
17.6.4 How to Access	245
17.6.5 Writing in the User ROM Space	245
17.6.6 DMA Transfer	246
17.6.7 Writing Command and Data	246
17.6.8 Wait Mode	246
17.6.9 Stop Mode	246
17.6.10 Low Power Consumption Mode and On-chip Oscillator-Low Power Consumption Mode .	246
17.7 Software Commands	247
17.7.1 Read Array Command (FF16)	247
17.7.2 Read Status Register Command (7016)	247
17.7.3 Clear Status Register Command (5016)	248
17.7.4 Program Command (4016)	248
17.7.5 Block Erase	249
17.8 Status Register	251
17.8.1 Sequence Status (SR7 and FMR00 Bits)	251
17.8.2 Erase Status (SR5 and FMR07 Bits)	251
17.8.3 Program Status (SR4 and FMR06 Bits)	251
17.8.4 Full Status Check	252
17.9 Standard Serial I/O Mode	254
17.9.1 ID Code Check Function	254
17.9.2 Example of Circuit Application in Standard Serial I/O Mode	258
17.10 Parallel I/O Mode	260

18. Electrical Characteristics	261
18.1. M16C/26A, M16C/26B (Normal version)	
18.2. M16C/26T (T version)	
19. Usage Notes	299
19.1 SFR	
19.1.1 Precaution for 48-pin package	
19.1.2 Precaution for 42-pin package	
19.1.3 Register Setting	
19.2 PLL Frequency Synthesizer	
19.3 Power Control	
19.4 Protect	
19.5 Interrupts	
19.5.1 Reading address 0000016	
19.5.2 Setting the SP	
19.5.3 The NMI Interrupt	
19.5.4 Changing the Interrupt Generation Factor	
19.5.5 INT Interrupt	
19.5.6 Rewrite the Interrupt Control Register	
19.5.7 Watchdog Timer Interrupt	
19.6 DMAC	
19.6.1 Write to DMAE Bit in DMiCON Register	
19.7 Timer	
19.7.1 Timer A	
19.7.2 Timer B	
19.7.3 Three-phase Motor Control Timer Function	
19.8 Serial I/O	
19.8.1 Clock-Synchronous Serial I/O	
19.8.2 Serial I/O (UART Mode)	
19.9 A/D Converter	
19.10 Programmable I/O Ports	
19.11 Electric Characteristic Differences Between Mask ROM	
and Flash Memory Version Microco	omputers 318
19.12 Mask ROM Version	
19.12.1 Internal ROM area	
19.12.2 Reserve bit	

19.13 Flash Memory Version	320
19.13.1 Functions to Inhibit Rewriting Flash Memory	320
19.13.2 Stop mode	320
19.13.3 Wait mode	320
19.13.4 Low power dissipation mode, on-chip oscillator low power dissipation mode	. 320
19.13.5 Writing command and data	320
19.13.6 Program Command	320
19.13.7 Operation speed	320
19.13.8 Instructions prohibited in EW0 Mode	320
19.13.9 Interrupts	. 321
19.13.10 How to access	. 321
19.13.11 Writing in the user ROM area	321
19.13.12 DMA transfer	. 321
19.13.13 Regarding Programming/Erasure Times and Execution Time	. 321
19.13.14 Definition of Programming/Erasure Times	322
19.13.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle product .	. 322
19.13.16 Boot Mode	322
19.14 Noise	323
19.15 Instruction for a Device Use	324
Appendix 1. Package Dimensions 3	325
Appendix 2. Functional Difference 3	326
Appendix 2.1 Differences between M16C/26A, M16C/26B, and M16C/26T	326
Appendix 2.2 Differences between M16C/26A Group and M16C/26 Group	327
Register Index 3	328

Quick Reference by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
000016				004016			
000116				004116			
000216				004216			
000316	Dreasan mada registar 0	DMO	25	004316		INITOLO	07
000416	Processor mode register 0	PIVIU DM1	35	004416	IN 13 Interrupt control register	INTSIC	67
000516	System clock control register 0	CM0	40	004516			
000616	System clock control register 0	CM1	40	004016			
000816		0		004816	INT5 interrupt control register	INT5IC	67
000916	Address match interrupt enable register	AIER	79	004916	INT4 interrupt control register	INT4IC	67
000A16	Protect register	PRCR	60	004A16	UART2 Bus collision detection interrupt control register	BCNIC	67
000B16				004B16	DMA0 interrupt control register	DM0IC	67
000C16	Oscillation stop detection register	CM2	42	004C16	DMA1 interrupt control register	DM1IC	67
000D16				004D16	Key input interrupt control register	KUPIC	67
000E16	Watchdog timer start register	WDTS	81	004E16	A/D conversion interrupt control register	ADIC	67
000F16	Watchdog timer control register	WDC	81	004F16	UART2 transmit interrupt control register	S2TIC	67
001016		-		005016	UART2 receive interrupt control register	S2RIC	67
001116	Address match interrupt register 0	RMADU	79	005116	UART0 transmit interrupt control register	SOTIC	67
001216				005216	UARTO receive interrupt control register	SORIC	67
001316				005316	UART1 transmit interrupt control register	STIIC	67
001416	Address match interrunt register 1	RMAD1	79	005416	Timor A0 interrupt control register	TADIC	67
001516	Address match interrupt register 1		15	005516	Timer A1 interrupt control register		67
001716				005716	Timer A2 interrupt control register	TARIC	67
001816				005816	Timer A3 interrupt control register	TA3IC	67
001916	Voltage detection register 1	VCR1	30	005916	Timer A4 interrupt control register	TA4IC	67
001A16	Voltage detection register 2	VCR2	30	005A16	Timer B0 interrupt control register	TBOIC	67
001B16				005B16	Timer B1 interrupt control register	TB1IC	67
001C16	PLL control register 0	PLC0	44	005C16	Timer B2 interrupt control register	TB2IC	67
001D16				005D16	INT0 interrupt control register	INTOIC	67
001E16	Processor mode register 2	PM2	36, 43	005E16	INT1 interrupt control register	INT1IC	67
001F16	Voltage down detection interrupt register	D4INT	30	005F16	INT2 interrupt control register	INT2IC	67
002016				006016			
002116	DMA0 source pointer	SAR0	81	006116			
002216				006216			
002316				006316			
002416	DMA0 destination pointer	DARO	86	006516			
002516		2, 10		006616			
002716				006716			
002816		TODO		006816			
002916	DMA0 transfer counter	TCRU	86	006916			
002A16				006A16			
002B16				006B16			
002C16	DMA0 control register	DM0CON	85	006C16			
002D16				006D16			
002E16				006E16			
002F16				006F16			
003016		CAD4	06	007016			
003116	DiviA i source pointer	SAKI	00	007116			
003216				007216			
003416				007416			
003516	DMA1 destination pointer	DAR1	86	007516			
003616			~~	007616			
003716				007716			
003816	DMA1 transfor counter	TCP1	86	007816			
003916			00	007916			
003A16				007A16			
003B16				007B16			
003C16	DMA1 control register	DM1CON	85	007C16			
003D16				007D ₁₆			
003E16				007E16			
003F16				007F16			

NOTE: 1. The blank areas are reserved and cannot be accessed by users.

Quick Reference by Address

Address	Register	Symbol	Page	Address	Register	Symbol	Page
008016				034016			
008116				034116			
008216				034216 034316	Timer A1-1 register	TA11	122
008416 008516				034416	Timer A2-1 register	TA21	122
008616				034616	Timer A4-1 register	TA41	122
1				034716	Three-phase PWM control register 0	INVC0	119
				034916	Three-phase PWM control register 1	INVC1	120
01B016				034A16	Three-phase output buffer register 0	IDB0	121
01B116				034B16	Three-phase output buffer register 1	IDB1	121
01B216				034C16	Dead time timer	DTT	121
01B3 ₁₆	Flash memory control register 4 (2)	FMR4	242	034D16	Timer B2 interrupt occurrence frequency set counter	ICTB2	122
01B4 ₁₆	Electronic control an alternative design (a)	EMD4		034E16	Position-data-retain function contol register	_PDRF	129
01B516	Flash memory control register 1 (2)	FMR1	241	034F16			
01B616	Flach moment control register 0	EMPO	244	035016			
018910		FININU	241	035116			
01B016				035216			
01BA16				035316			
01BB16				035416			
01BC16				035516			
01BD16				035616			
01BE16				035716	Port function contol register	DECP	131
01BF16				035016		FICK	101
				035440			
1				035B16			
				035C16			
025016				035D16			
025116				035E16	Interrupt request cause select register 2	IFSR2A	68
025216				035F16	Interrupt request cause select register	IFSR	68, 76
025316				036016			
025416				036116			
025516				036216			
025616				036316			
025716				036416			
025816				036516			
025916				036616			
025A16	Three phase protect control register	TPRC	131	036716			
025B16				036816		l	
025C16	On-chip oscillator control register	ROCR	41	036916			
025D16	Pin assignment control register	PACR	139, 226	036A16			
025E16	Peripheral clock select register	PULKR	43	036B16			
023F16				036C16			
				036D16			
1				036E16			
02E016				036F16			
02E116				027110			
02E216				037116			1
02E316				037316			1
02E416				037416	UART2 special mode register 4	U2SMR4	141
02E516				037516	UART2 special mode register 3	U2SMR3	141
02E616				037616	UART2 special mode register 2	U2SMR2	140
02E716				037716	UART2 special mode register	U2SMR	140
02E816				037816	UART2 transmit/receive mode register	U2MR	137
02E916				037916	UART2 bit rate generator	U2BRG	136
				037A16	UART2 transmit huffer register	U2TB	126
1			l i	037B ₁₆		5215	130
			<u> </u>	037C16	UART2 transmit/receive control register 0	U2C0	138
033D16			007	037D16	UART2 transmit/receive control register 1	U2C1	139
033E16	NMI digital debounce register	NDDR	221	037E16	UART2 receive buffer register	U2RB	136
000116	Priz didital debounce redister	91711112	1 227	1 (137E16		1	1

NOTES: 1. The blank areas are reserved and cannot be accessed by users. 2. This register is included in the flash memory version.

Quick Reference by Address

Address	Register	Symbol	Page
038016	Count start flag	TABSR	95, 110, 124
038116	Clock prescaler reset flag	CPSRF	r 0)
038216	One-shot start flag	ONSF	96
038316	Trigger select register	TRGSR	96, 124
038416	Up-down flag	UDF	95
038516			
038616			
038716	Timer A0 register	TA0	95
038816	Timer A1 register	TA1	95, 122
038916 038A16	Timer A2 register	TA2	95, 122
038B16 038C16	Timer A3 register	TA3	95
038D16 038E16	Timer A4 register	ТДА	95, 122
038F16			
039016 039116	Timer B0 register	TB0	110
039216 039316	Timer B1 register	TB1	110
039416 039516	Timer B2 register	TB2	110, 124
039616	Timer A0 mode register	TA0MR	94
039716	Timer A1 mode register	TA1MR	94, 125
039816	Timer A2 mode register	TA2MR	94, 125
039916	Timer A3 mode register	TA3MR	94
039A16	Timer A4 mode register	TA4MR	94, 125
039B16	Timer B0 mode register	TB0MR	109
039C16	Timer B1 mode register	TB1MR	109
039D16	Timer B2 mode register	TB2MR	109 125
039E16	Timer B2 special mode register	TB2SC	123, 185
039E16		10200	
034016	LIAPTO transmit/receive mode register	LIOMR	137
03A116	LIARTO bit rate generator		136
03A216	UART0 transmit buffer register	UOTB	136
034410		11000	128
0245	UAR 10 transmit/receive control register 0		120
024640	UAR TO transmit/receive control register 1	0001	139
024710	UART0 receive buffer register	U0RB	136
034846			137
034940	LIAPT1 bit rate generator		136
03AA16			100
03AB16	UART1 transmit buffer register	U1TB	130
03AC16	UART1 transmit/receive control register 0	U1C0	138
03AD16	UART1 transmit/receive control register 1	U1C1	139
03AE16 03AF16	UART1 receive buffer register	U1RB	136
03B016	UART transmit/receive control register 2	UCON	138
03B116			
03B216			
03B316			
03B416 03B516	CRC snoop address register	CRCSAR	214
03B616	CRC mode register	CRCMR	214
03B716			
03B816	DMA0 request cause select register	DM0SL	84
03B916			
03BA16	DMA1 request cause select register	DM1SL	85
03BB16			
03BC16 03BD16	CRC data register	CRCD	214
03BE16	CRC input register	CRCIN	214
03BF16		0	<u> </u>

Address	Register	Symbol	Page
03C016 03C116	A/D register 0	AD0	184
03C216 03C316	A/D register 1	AD1	184
03C416 03C516	A/D register 2	AD2	184
03C616 03C716	A/D register 3	AD3	184
03C816 03C916	A/D register 4	AD4	184
03CA16 03CB16	A/D register 5	AD5	184
03CC16 03CD16	A/D register 6	AD6	184
03CE16 03CF16	A/D register 7	AD7	184
03D016			
03D216	A/D trigger control register	ADTRGCON	183
03D316	A/D convert status register 0	ADSTAT0	184
03D416	A/D control register 2	ADCON2	182
03D516			
03D616	A/D control register 0	ADCON0	182
03D716	A/D control register 1	ADCON1	182
03D816	-		
03D916			
03DA16			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
03E016			004
03E116	Port P1 register	_P1	224
03E216	Port P1 direction register		222
03E316			223
03E516			
03E616			
03E716			
03E816			
03E916			
03EA16			
03EB16			
03EC16	Port P6 register	P6	224
03ED16	Port P7 register	P7	224
03EE16	Port P6 direction register	PD6	223
03EF16	Port P7 direction register	PD7	223
03F016	Port P8 register	P8	224
03F116	Port P9 register	P9	224
03F216	Port P8 direction register	PD8	223
03F316	Port P9 direction register	PD9	223
03F416		P10	224
03F516	Port D10 direction register		202
0257		1010	223
035910			
03F016			
03FA16			
03FB16			
03FC16	Pull-up control register 0	PUR0	225
03FD16	Pull-up control register 1	PUR1	225
03FE16	Pull-up control register 2	PUR2	225
03FF16	Port control register	PCR	226

NOTE: 1. The blank areas are reserved and cannot be accessed by users.

RENESAS

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1. Overview

The M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) is a single-chip control MCU, fabricated using high-performance silicon gate CMOS technology, embedding the M16C/60 Series CPU core. The M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) is housed in 42-pin and 48-pin plastic molded packages. This MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. The M16C/26A Group (M16C/26A, M16C/26B, M16C/26B, M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) has a multiplier and DMAC adequate for office automation, communication devices and industrial equipment, and other high-speed processing applications. The M16C/26A and M16C/26B have normal version. The M16C/26T has T version and V version.

1.1 Applications

Audio, cameras, office/communications/portable/ equipment, air-conditioning equipment, home appliances, etc.



1.2 Performance Outline

Table 1.1 and **1.2** outline performance overview of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T).

	Item	Specification			
CPU	Basic instructions	91 instructions			
	Minimun instruction	41.7 ns (f(BCLK) = 24MHz ⁽³⁾ , Vcc = 4.2 to 5.5 V) (M16C/26B)			
	execution time	50 ns (f(BCLK) = 20MHz, Vcc = 3.0 to 5.5 V) (M16C/26A, M16C/26B, M16C/26T(T-ver.))			
		100 ns (f(BCLK) = 10MHz, Vcc = 2.7 to 5.5 V) (M16C/26A, M16C/26B)			
		50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V -40 to 105°C) (M16C/26T(V-ver.))			
		62.5 ns (f(BCLK) = 16MHz, Vcc = 4.2 to 5.5 V -40 to 125°C) (M16C/26T(V-ver.))			
	Operating mode	Single-chip mode			
	Address space	1 Mbyte			
	Memory capacity	ROM/RAM: See 1.4 Product Information			
Peripheral	I/O ports	39 I/O pins			
Function	Multifunction timers	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels			
		Three-phase motor control timer			
	Serial I/O	2 channels (UART. clock synchronous serial I/O)			
		1 channel (UART, clock synchronous, I ² C bus, or IEBus ⁽¹⁾)			
	A/D converter	10 bit A/D Converter : 1 circuit. 12 channels			
	DMAC	2 channels			
	CRC calcuration circuit	1 circuit (CRC-CCITT and CRC-16) with MSB/LSB selectable			
	Watchdog timer	15 bits x 1 channel (with prescaler)			
	Interrupts	20 internal and 8 external sources. 4 software sources.			
		Interrupt priority level: 7			
	Clock generation circuit	4 circuits			
		Main clock oscillation circuit(*) Sub-clock oscillation circuit(*)			
		On-chip oscillator. PLL frequency synthesizer			
		(*)Equipped with a built-in feedback resister.			
	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function			
	Voltage detection circuit	On-chip (M16C/26A, M16C/26B), not on-chip (M16C/26T)			
Electrical	Power supply voltage	$V_{CC} = 4.2 \text{ to } 5.5 \text{ V} (f(BCLK) = 24 \text{ MHz})^{(3)}$ (M16C/26B)			
Characteristics		$V_{CC} = 3.0 \text{ to } 5.5 \text{ V} (f(BCLK) = 20 \text{ MHz})$ (M16C/26A, M16C/26B)			
		$V_{CC} = 2.7 \text{ to } 5.5 \text{ V} (f(BCLK) = 10 \text{ MHz})$			
		Vcc = 3.0 to 5.5 V (M16C/26T(T-ver.))			
		Vcc = 4.2 to 5.5 V (M16C/26T(V-ver.))			
	Power consumption	20 mA (Vcc = 5 V, f(BCLK) = 24 MHz) (M16C/26B)			
	·	16 mA (Vcc = 5 V. f(BCLK) = 20 MHz)			
		$25 \mu\text{A}$ (f(XCIN) = 32 KHz on RAM)			
		$3 \mu A$ (Vcc = $3 V$, f(XCIN) = 32 KHz , in wait mode)			
		0.7			
Flash Memory	Programming /erasure	2.7 to 5.5 V (M16C/26A, M16C/26B)			
Version	voltage	3.0 to 5.5 V (M16C/26T(T-ver.)) 4.2 to 5.5 V (M16C/26T(V-ver.))			
	Programming /erasure	100 times (all area) or 1.000 times (block 0 to 3)			
	endurance	/10000 times (block A block B) ⁽²⁾			
Operating Amh	ient Temperature	-20 to 85°C / -40 to 85°C ⁽²⁾ (M16C/26A, M16C/26B)			
		-40 to 85°C (M16C/26T(T-ver))			
		-40 to 105°C / -40 to 125°C (M16C/26T(V-ver.))			
Package		48-pin plastic molded QEP			
Liuonugo					

Tahlo 1 1	M16C/26A Group(M16C/26A	M16C/26B M16C/26T) Performance	(48-Pin Package)
		, 11100/200, 11100/201		

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

See Tables 1.7 to 1.10 Product Code for the program and erase endurance, and operating ambient temperature.
 The PLL frequency synthesizer is used to run the M16C/26B at f(BCLK) = 24 MHz.

	Item	Performance				
CPU	Basic instructions	91 instructions				
	Minimun instruction	41.7 ns (f(BCLK) = 24 MHz ⁽³⁾ , VCC = 4.2 to 5.5 V (M16C/26B)				
	execution time	50 ns (f(BCLK) = 20 MHz, Vcc = 3.0 to 5.5 V) (M16C/26A, M16C/26B)				
		100 ns (f(BCLK) = 10 MHz, Vcc = 2.7 to 5.5 V) (M16C/26A, M16C/26B)				
	Operation mode	Single-chip mode				
	Address space	1M byte				
	Memory capacity	ROM/RAM: See 1.4 Product Information				
Peripheral	Port	33 I/O pins				
function	Multifunction timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 3 channels				
		Three-phase motor control timer				
	Serial I/O	1 channel (UART, clock synchronous serial I/O)				
		1 channel (UART, clock synchronous, I ² C bus, or IEBus ⁽¹⁾)				
	A/D converter	10 bit A/D converter: 1 circuit, 10 channels				
	DMAC	2 channels				
	CRC calcuration circuit	1 circuits (CRC-CCITT and CRC-16) with MSB/LSB selectable				
	Watchdog timer	15 bits x 1 channel (with prescaler)				
	Interrupt	18 internal and 8 external sources, 4 software sources,				
		Interrupt priority level: 7				
	Clock generation circuit	4 circuits				
		Main clock(*), Sub-clock(*)				
		On-chip oscillator, PLL frequency synthesizer				
		(*)Equipped with a built-in feedback resister.				
	Oscillation stop detection	Main clock oscillation stop, re-oscillation detection function				
	Voltage detection circuit	On-chip				
Electrical	Supply voltage	$V_{CC} = 4.2 \text{ to } 5.5 \text{ V} (f(BCLK) = 24 \text{ MHz})^{(3)}$ (M16C/26B)				
Characteristics		Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (M16C/26A, M16C/26B)				
		Vcc = 2.7 to 5.5 V (f(BCLK) = 10 MHz)				
	Power Consumption	20 mA (Vcc = 5 V, f(BCLK) = 24 MHz) (M16C/26B)				
		16 mA (Vcc = 5 V, f(BCLK) = 20 MHz)				
		$25 \mu\text{A}$ (f(XCIN) = 32 KHz on RAM)				
		3 μA (Vcc = 3 V, f(XCIN) = 32 KHz, in wait mode)				
		0.7 μ A (Vcc = 3 V, in stop mode)				
Flash memory	Programming/erasure	2.7 to 5.5 V				
	voltage					
	Programming/erasure	100 times (all area) or 1,000 times (block 0 to 3)				
	endurance	/ 10,000 times (block A, block B) ⁽²⁾				
Operating Amb	ient Temperature	-20 to 85°C / -40 to 85°C ⁽²⁾				
Package		42-pin plastic molded SSOP				

Table 1.2.	Performance outline	of M16C/26A group	(M16C/26A,	M16C/26B)	(42-pin package)
			(,	(- p p

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

2. See **Tables 1.7 and 1.8 Product Code** for the program and erase endurance, and operating ambient temperature.

3. The PLL frequency synthesizer is used to run the M16C/26B at f(BCLK) = 24 MHz.

1.3 Block Diagram

Figure 1.1 and 1.2 show block diagrams of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) 48pin package and 42-pin package.



Figure 1.1 Block Diagram(48-pin Package)





Figure 1.2 Block Diagram(42-pin Package)



1.4 Product List

Tables 1.3 to 1.6 lists product information, Figure 1.3 shows a product numbering system, Table 1.7 lists the product code, and Figure 1.4 shows the marking.

Table 1.3 M16C/26A

Current as of Feb., 2007

Type Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code	
M30260F3AGP	(N)	24K + 4K	1K				
M30260F6AGP	(N)	48K + 4K	2K	PLQP0048KB-A (48P6Q-A)		U3, U5, U7, U9	
M30260F8AGP	(N)	64K + 4K	2K		Flash		
M30263F3AFP	(N)	24K + 4K	1K		memory		
M30263F6AFP (N		48K + 4K	2K	PRSP0042GA-B (42P2R)		U5, U9	
M30263F8AFP	(N)	64K + 4K	2K				
M30260M3A-XXXGP	(N)	24K	1K				
M30260M6A-XXXGP	(N)	48K	2K	PLQP0048KB-A (48P6Q-A)	Mask ROM	U3, U5	
M30260M8A-XXXGP	(N)	64K	2K				
M30263M3A-XXXFP	(N)	24K	1K				
M30263M6A-XXXFP	(N)	48K	2K	PRSP0042GA-B (42P2R)		U5	
M30263M8A-XXXFP	(N)	64K	2K				

(N): New

Table 1.4 M16C/26B

Current as of Feb., 2007

Type Number		ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30260F8BGP	(N)	64K + 4K	2K	PLQP0048KB-A (48P6Q-A)	Flash	U7
M30263F8BFP (N)		64K + 4K	2K	PRSP0042GA-B (42P2R)	memory	U9

(N): New

Table 1.5 M16C/26T T-ver.

ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
24K + 4K	1K			
48K + 4K	2K	PLQP0048KB-A (48P6Q-A)	Flash	U3, U7
64K + 4K	2K		memory	
	ROM Capacity 24K + 4K 48K + 4K 64K + 4K	ROM CapacityRAM Capacity24K + 4K1K48K + 4K2K64K + 4K2K	ROM CapacityRAM CapacityPackage Type24K + 4K1K48K + 4K2K64K + 4K2K	ROM CapacityRAM CapacityPackage TypeRemarks24K + 4K1K48K + 4K2K64K + 4K2K

NOTE:

1. Available in flash memory version only.

Table 1.6 M16C/26T V-ver.

Current as of Feb., 2007

Current as of Feb., 2007

Type Number	ROM Capacity	RAM Capacity	Package	Remarks	Product Code
M30260F8VGP	64K + 4K	2K	PLQP0048KB-A (48P6Q-A)	Flash memory	U3, U7

NOTE:

1. Available in flash memory version only.





Figure 1.3 Product Numbering System



Product Code		Internal ROM (Program Space: Blocks 0 to 3)		Interi (Data Space:	nal ROM Blocks A and B)	Operating Ambient	
	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature	
U3	- Lead free	100	0 to 60%	100 0 to 60	0 to 60%	-40 to 85℃	
U5		100			01000-0	-20 to 85℃	
U7		1,000	10,000	-40 to 85℃	-40 to 85℃		
U9				-20 to 85℃	-20 to 85℃		

Table 1.7 Product Code (Flash Memory Version) - M16C/26A, M16C/26B

Table 1.8 Product Code (Mask ROM Version - M16C/26A)

Product Code	Package	Operating Ambient Temperature
U3	Lood frog	-40℃ to 85℃
U5	Lead liee	-20°C to 85°C

NOTE:

1. The lead contained products, D3, D5, D7, and D9 are put together with U3, U5, U7, and U9 respectively. Lead-free products can be mounted by both conventional Sn-Pb paste and Lead-free paste (Sn-Ag-Cu plating).

Table 1.9 Product Code (Flash Memory Version) - M16C/26T T-ver.

Product Code	Package	Internal ROM (Program Space: Blocks 0 to 3)		Internal ROM (Data Space: Blocks A and B)		Operating Ambient
		Programming and erasure endurance	Temperature range	Programming and erasure endurance	Temperature range	Temerature
U3	100		0% to 60%	100	40% to 85%	40% to 85%
U7	Leau liee	1,000	0.010.00.0	10,000	-40 0 10 83 0	-40.0 10 83.0

Table 1.10 Product Code (Flash Memory Version) - M16C/26T V-ver.

Product		Internal ROM (Program Space: Blocks 0 to 3)		Internal ROM (Data Space: Blocks A and B)		Operating Ambient	
Code Packa	Package	Programming and erasure endurance	Temperature range	Programming and erasure endurance	Temperature range	Temerature	
U3	100		00C to 600C	100	40% to 125%	40% to 125%	
U7		1,000		10,000	-40 0 10 125 0	-40 C 10 120 C	



RENESAS





1.5 Pin Assignments

Figures 1.6 and 1.7 show the Pin Assignments (top view).



Figure 1.6 Pin Assignment for 48-Pin Package (Top View)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin
1		P92		TB2IN		AN32
2		P91		TB1IN		AN31
3		P90		ΤΒοιΝ	СЬКоит	AN30
4	CNVss					
5	XCIN	P87				
6	Хсоит	P86				
7	RESET					
8	Хоит					
9	Vss					
10	Xin					
11	Vcc					
12		P85	NMI	SD		
13		P84	ĪNT2	ZP		
14		P83	INT ₁			
15		P82	INT 0			
16		P81		TA4IN / Ū		
17		P80		TA40UT / U		
18		P77		ТАзіл		
19		P76		ТАзоит		
20		P75		TA2IN / W		
21		P74		TA2OUT / W		
22		P73		TA1IN / V	CTS2 / RTS2 / TxD1	
23		P72		TA10UT / V	CLK2 / RxD1	
24		P71		TAOIN	RxD2 / SCL2 / CLK1	
25		P70		ΤΑοουτ	TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1	
26		P67			TxD1	
27		P66			RxD1	
28		P65			CLK1	
29		P64			RTS1 / CTS1/ CTS0 / CLKS1	
30		P63			TxDo	
31		P62			RxD0	
32		P61			CLK0	
33		P60			RTS0 / CTS0	
34		P17	INT ₅	IDU		
35		P16	INT ₄	IDW		
36		P15	ĪNT3	IDV		ADTRG
37		P107	Kl3			AN7
38		P106	Kl2			AN6
39		P105	KI1			AN5
40		P104	KIO			AN4
41		P103				AN3
42		P102				AN2
43		P101				AN1
44	AVss					
45		P100				AN0
46	Vref					
47	AVcc					
48		P93				AN24

Table 1.11 Pin Characteristics for 48-Pin Package





Figure 1.7 Pin Assignment for 42-Pin Package (Top View)



Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin
1	AVss					
2		P100				AN0
3	Vref					
4	AVcc					
5		P91		TB1IN		AN31
6		P90		ΤΒοιΝ	СЬКолт	AN30
7	CNVss					
8	XCIN	P87				
9	Хсоит	P86				
10	RESET					
11	Хоит					
12	Vss					
13	XIN					
14	Vcc					
15		P85	NMI	SD		
16		P84	ĪNT2	ZP		
17		P83	INT ₁			
18		P82	INT ₀			
19		P81		TA4IN / Ū		
20		P80		ТА40UT / U		
21		P77		ТАзіл		
22		P76		ΤΑзουτ		
23		P75		TA2IN / W		
24		P74		TA20UT / W		
25		P73		TA1IN / V	CTS2 / RTS2 / TXD1	
26		P72		TA10UT / V	CLK2 / RxD1	
27		P71		TAOIN	RxD2 / SCL2 / CLK1	
28		P70		ΤΑοουτ	TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1	
29		P67			TxD1	
30		P66			RxD1	
31		P65			CLK1	
32		P64			RTS1 / CTS1/ CTS0 / CLKS1	
33		P17	INT ₅	IDU		
34		P16	INT ₄	IDW		
35		P15	INT ₃	IDV		ADTRG
36		P107	KIз			AN7
37		P106	KI2			AN6
38		P105	KI1			AN5
39		P104	KIO			AN4
40		P103				AN3
41		P102				AN2
42		P101				AN1

Table 1.12 Pin Characteristics for 42-Pin Package

1.6 Pin Description

Table 1.13 Pin Description (48-Pin and 42-Pin Packages)

Classification	Pin Name	I/O Type	Description		
Power Supply	Vcc, Vss	I	Apply 0V to the Vss pin. Apply following voltage to the Vcc pin.		
			2.7 to 5.5 V (M16C/26A, M16C/26B), 3.0 to 5.5 V (M16C/26T T-ver.), 4.2		
			to 5.5 V (M16C/26T V-ver.)		
Analog Power	AVcc	I	Supplies power to the A/D converter. Connect the AVcc pin to Vcc and		
Supply	AVss		the AVss pin to Vss		
Reset Input	RESET	I	The MCU is in a reset state when "L" is applied to the RESET pin		
CNVSS	CNVss	I	Connect the CNVss pin to Vss		
Main Clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator		
Input			or crystal oscillator between XIN and XOUT. To apply external clock, apply		
Main Clock	Хоџт	0	it to XIN and leave XOUT open. If XIN is not used (for external oscillator or		
Output			external clock), connect XIN pin to Vcc and leave XOUT open		
Sub Clock Input	XCIN		I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator		
Sub Clock Output	Хсоит	0	between XCIN and XCOUT		
Clock Output		0	Outputs the clock having the same frequency as f1 f8 f32 or fC		
		-	Input pins for the INT interrupt INT2 can be used for Timer A 7-phase		
			function		
NMI Interrunt	NMI	1	NIMI interrupt input pin NMI cannot be used as I/O port while the three-phase		
Input			motor control is anabled. Apply a stable "H" to <u>NMI</u> after cotting it's direction		
mput			register to "0" when the three phase meter control is applied		
Kay Input Interrupt		1			
		I	Input pins for the key input interrupt		
Timer A	TAUOUT to	1/0	I/O pins for the timer AU to A4		
	TA40UT				
	TA0IN to	I	Input pins for the timer A0 to A4		
	TA4IN				
	ZP	I	Input pin for Z-phase		
Timer B	TB0IN to	I	Timer B0 to B1 input pins		
	TB1IN				
Three-Phase	$U,\overline{U},V,\overline{V},$	0	Output pins for the three-phase motor control timer		
Motor Control	W, W				
Timer Output	IDU, IDW,	I/O	I/O pins for the three-phase motor control timer		
	IDV, SD				
Serial I/O	CTS1 to CTS2	I	Input pins to control data transmission		
	RTS1 to RTS2	0	Output pins to control data reception		
	CLK1 to CLK2	I/O	Inputs and outputs the transfer clock		
	RxD1 to RxD2	I	Inputs serial data		
	TxD1 to TxD2	0	Outputs serial data		
	CLKS1	0	Output pin for transfer clock		
Reference	VREF	I	Applies reference voltage to the A/D converter		
Voltage Input					
A/D Converter	AN ₀ to AN ₇		Analog input pins for the A/D converter		
	AN30 to AN31		0 1 1		
	ADTRG		Input pin for an external A/D trigger		
I/O Ports	P15 to P17	1/0	I/O ports for CMOS. Each port can be programmed for input or output		
		., 0	under the control of the direction register. An input port can be set, by		
			program for a pull-up resistor available or for no pull-up resister available		
			in 3-bit units		
	P64 to P67	1/0	CMOS I/O ports which have a direction register determines an individual		
	D70 to D77	"0	nin used as an input port or an output port. A pull up resistor is coloctable		
			for every 4 input ports		
	FOU 10 FO/		τοι ένειν 4 πιραί μοπο		
	P100 to P107				
	P90 to P91				
I: Input O:	Output	I/O : Input	and output		

RENESAS

Classification	Pin Name	I/О Туре	Description	
Serial I/O	CTS0	I	Inputs pin to control data transmission	
	RTS0	0	Output pin to control data reception	
	CLK0	I/O	Inputs and outputs the transfer clock	
	RxD0	I	Inputs serial data	
	TxD0	0	Outputs serial data	
Timer B	TB2IN	I	Timer B2 input pin	
A/D Converter	AN24	I	Analog input pins for the A/D converter	
	AN32			
I/O Ports	P60 to P63	I/O	CMOS I/O ports which have a direction register determines an individual	
	P92 to P93		pin used as an input port or an output port. A pull-up resistor is selectable	
			for every 4 input ports	

Table 1.13 Pin	Description	(48-pin packages	only) (Continued)
----------------	-------------	------------------	-------------------

I : Input O : Output I/O : Input and output



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The register bank is comprised of seven registers (R0, R1, R2, R3, A0, A1 and FB) out of 13 registers. There are two sets of register bank.



Figure 2.1. CPU Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).
2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is cleared to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is undefined.

3. Memory

Figure 3.1 is a memory map of the M16C/26A Group (M16C/26A, M16C/26B, M16C/26T). The M16C/26A Group provides 1-Mbyte address space addresses 0000016 to FFFF16.

The internal ROM is allocated lower address, beginning with address FFFFF16. For example, a 64-Kbyte internal ROM area is allocated in addresses F000016 to FFFF16. The flash memory version has two sets of 2-Kbyte internal ROM area, block A and block B, for data space. These blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vectors are allocated addresses FFFDC16 to FFFFF16 and they store the start address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 0040016. For example, a 1-Kbyte internal RAM area is allocated in addresses 0040016 to 007FF16. The internal RAM is used for temporarily storing data. The area is also used as stacks when subroutines are called or interrupt requests are acknowledged.

The SFR is allocated addresses 0000016 to 003FF16. The peripheral function control registers are allocated here. All blank spaces within SFR location are reserved and cannot be accessed by users.

The special page vectors are allocated addresses FFE0016 to FFFDB16. They are used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M16C/60 and M16C/20 Series Software Manual** for details.



Figure 3.1 Memory Map

4. Special Function Registers (SFRs)

Table 4.1 SFR Information(1)⁽¹⁾

Address	Register	Symbol	After reset
000016		-	
000116			
000216			
000316			
000416	Processor mode register 0	PM0	0016
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0	CM0	010010002 ⁽⁵⁾
			011010002(M16C/26T)
000716	System clock control register 1	CM1	001000002
000816			
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX0000002
000B16			
000C16	Oscillation stop detection register ⁽²⁾	CM2	0X000002
000D16			
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	00XXXXX2
001016	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			XU16
001316	Address motoh interrunt register 1		0040
001416	Address match interrupt register 1	KMAD1	0016
001516			0016
001616			XU16
001716			
001816	Voltage detection register 1 (3.4)		000010002
001916	Voltage detection register 2 (3.4)		000010002
001R16		V 01/2	0018
001C16	PLL control register 0	PI CO	0001X0102
001D16		1200	000170102
001E16	Processor mode register 2	PM2	XXX000002
001F16	Low voltage detection interrupt register ⁽⁴⁾	D4INT	0016
002016	DMA0 source pointer	SAR0	XX16
002116			XX16
002216			XX16
002316			
002416	DMA0 destination pointer	DAR0	XX16
002516			XX16
002616			XX16
002716			
002816	DMA0 transfer counter	TCR0	XX16
002916			XX16
002A16			
002B16			
002C16	DMA0 control register	DM0CON	00000X002
002D16			
002E16			
002F16	DMA4 second a sister	0401	XXX to
003016	DIMA'I source pointer	SAR1	XX16
003116			XX16
003216			XX16
003316	DMA1 destination pointer		XX16
003416			XX10 XX16
003516			XX10 XX16
003016			ΛΛΙΟ
003716	DMA1 transfer counter	TCR1	XX16
003016			XX16
003916			7/10
003R16			
003C16	DMA1 control register	DM1CON	00000X002
003D16			50000,0002
003E16			
003F16			
		1	

NOTES:

The blank spaces are reserved. No access is allowed.
 Bits CM27, CM21, and CM20 do not change at oscillation stop detection reset.

3. The VCR1 and VCR2 registers do not change at software reset, watchdog timer reset, and oscillation stop detection reset.

4. Registers VCR1, VCR2, and D4INT cannot be used in M16C/26T. 5. M16C/26A, M16C/26B

X : Undefined



Table 4.2 SFR Information(2)⁽¹⁾

Address	Register	Symbol	After reset
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516			
004616			
004716			
004816	INT5 interrupt control register	INT5IC	XX00X0002
004916	INT4 interrupt control register	INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A/D conversion interrupt control register	ADIC	XXXXX0002
004F16		5211C	XXXXX0002
005016		SOTIC	XXXXX0002
005216		SORIC	XXXXX0002
005316	LIART1 transmit interrupt control register	SITIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	TimerA0 interrupt control register	TAOIC	XXXXX0002
005616	TimerA1 interrupt control register	TA1IC	XXXXX0002
005716	TimerA2 interrupt control register	TA2IC	XXXXX0002
005816	TimerA3 interrupt control register	TA3IC	XXXXX0002
005916	TimerA4 interrupt control register	TA4IC	XXXXX0002
005A16	TimerB0 interrupt control register	TB0IC	XXXXX0002
005B16	TimerB1 interrupt control register	TB1IC	XXXXX0002
005C16	TimerB2 interrupt control register	TB2IC	XXXXX0002
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006016			
006916			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007016			
007D16			
007E16			
007 F16			

NOTE:

1. Blank spaces are reserved. No access is allowed.

X: Undefined

Address Register Symbol After reset 008016 008116 008216 008316 008416 008516 008616 \approx \mathfrak{T} 01B016 01B116 01B216 01B316 FMR4 01000002 Flash memory control register 4 (2) 01B416 01B516 FMR1 Flash memory control register 1 (2) 000XXX0X2 01B616 01B716 Flash memory control register 0 FMR0 **01**16 (2) 01B816 01B916 01BA16 01BB16 01BC16 01BD16 01BE16 01BF16 $\widetilde{}$ \approx 025016 025116 025216 025316 025416 025516 025616 025716 025816 025916 025A16 TPRC Three phase protect control register 0016 025B16 025C16 On-chip oscillator control register ROCR X00001012 025D16 PACR 0016 Pin assignment control register 025E16 Peripheral clock select register PCLKR 000000112 025F16 \approx \approx 033016 033116 033216 033316 033416 033516 033616 033716 033816 033916 033A16 033B16 033C16 033D16 033E16 NMI digital debounce register NDDR FF16 P17DDR 033F16 Port17 digital debounce register **FF**16

Table 4.3 SFR Information(3)⁽¹⁾

NOTES:

1. Blank spaces are reserved. No access is allowed.

2. This register is included in the flash memory version.

X: Undefined



Table 4.4 SFR Information(4)⁽¹⁾

Address	Register	Symbol	After reset
034016			
034116			
034216	Timer A1-1 register	TA11	XX16
034316			XX16
034416	Timer A2-1 register	TA21	XX16
034516			XX16
034616	Timer A4-1 register	TA41	XX16
034716	5		XX16
034816	Three phase PWM control register 0	INVC0	0016
034916	Three phase PWM control register 1	INVC1	0016
034A16	Three phase output buffer register 0	IDB0	001111112
034B16	Three phase output buffer register 1	IDB1	001111112
034C16	Dead time timer	DTT	XX16
034D16	Timer B2 Interrupt occurrence frequency set counter	ICTB2	XX16
034E16	Position-data-retain function control register	PDRF	XXXX00002
034F16			
035016			
035116			
035216			
035316			
035416			
035516			
035616			
035716			0044444
035816	Port function control register	PFCR	001111112
035916			
035B16			
035C16			
035D16			
035E16	Interrupt request cause select register 2	IESR2A	
035F16	Interrupt request cause select register 2	IFSR	0016
036016			0010
036116			
036216			
036316			
036416			
036516			
036616			
036716			
036816			
036916			
036A16			
036B16			
036C16			
036D16			
036E16			
030F16			
037016			
037216			
037316			
037416	UART2 special mode register 4	LI2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X00000002
037716	UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate register	U2BRG	XX16
037A16	UART2 transmit buffer register	U2TB	XXXXXXXX2
037B16	<u> </u>		XXXXXXXX2
037C16	UART2 transmit/receive control register 0	U2C0	000010002
037D16	UART2 transmit/receive control register 1	U2C1	00000102
037E16	UART2 receive buffer register	U2RB	XXXXXXXX2
037F16			XXXXXXXX2

NOTE: 1. Blank spaces are reserved. No access is allowed. 2. Write "1" to bit 0 after reset.

X : Undefined

Table 4.5 SFR Information(5)⁽¹⁾

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-dowm flag	UDF	0016
038516			
038616	Timer A0 register	TA0	XX16
038716			XX16
038816	Timer A1 register	TA1	XX16
038916			XX16
038A16	Timer A2 register	TA2	XX16
038B16			XX16
038C16	Timer A3 register	TA3	XX16
038D16			XX16
038E16	Timer A4 register	TA4	XX16
038F16			XX16
039016	Timer B0 register	ТВО	XX16
039116		T D (XX16
039216	limer B1 register	IB1	XX16
039316			XX16
039416	limer B2 register	TB2	XX16
039516	Time A A and a serietes	TAOMAD	XX16
039616	Limer AU mode register		0016
039716	Limer A1 mode register		0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register		0016
039A16	Timer A4 mode register		
039B16	Timer BU mode register		00XX00002
039016	Timer B1 mode register		
039016	Timer B2 mode register		<u> </u>
039E16		10230	X0000002
03A016	LIARTO transmit/receive mode register		0016
03A116	LIARTO hit rate register	LIOBRG	XX16
03A216	LIARTO transmit huffer register	LIOTB	XXXXXXXXX2
03A316		0010	XXXXXXXXX2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UART0 receive buffer register	U0RB	XXXXXXXX2
03A716	0		XXXXXXXX2
03A816	UART1 transmit/receive mode register	U1MR	0016
03A916	UART1 bit rate register	U1BRG	XX16
03AA16	UART1 transmit buffer register	U1TB	XXXXXXXX2
03AB16	-		XXXXXXXX2
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	00000102
03AE16	UART1 receive buffer register	U1RB	XXXXXXXX2
03AF16			XXXXXXXX2
03B016	UART transmit/receive control register 2	UCON	X0000002
03B116			
03B216			
03B316			
03B416	CRC snoop address register	CRCSAR	XX16
03B516			00XXXXXX2
03B616	CRC mode register	CRCMR	0XXXXXX02
03B716			
U3B816	DMA0 request cause select register	DM0SL	0016
U3B916			
03BA16	DIMA1 request cause select register	DM1SL	0016
03BB16	ODO dete register	0000	VV.
038016	UKU UATA register	CKCD	XX16
020016	CPC input register		XX16
			AA 16
UJDF 16			

NOTE:

1. Blank spaces are reserved. No access is allowed.

X : Undefined



Table 4.6 SFR Information(6)⁽¹⁾

Address	Register	Symbol	After Reset
03C016	A/D register 0	ADO	XXXXXXXX2
03C116	C C		XXXXXXXX2
03C216	A/D register 1	AD1	XXXXXXXX2
03C316			XXXXXXXX2
03C416	A/D register 2	AD2	XXXXXXXX2
03C516			XXXXXXXX2
03C616	A/D register 3	AD3	XXXXXXXX2
03C716			XXXXXXXX2
03C816	A/D register 4	AD4	XXXXXXXX2
03C916	A/D register 5		
03CA16	A/D register 5	ADS	
03CB16	A/D register 6	AD6	<u> </u>
030016	A/D register 0	ADO	XXXXXXXX2 XXXXXXX2
03CE16	A/D register 7	AD7	XXXXXXXX2
03CF16			XXXXXXXX2
03D016			
03D116			
03D216	A/D trigger control register	ADTRGCON	0016
03D316	A/D status register 0	ADSTAT0	00000X002
03D416	A/D control register 2	ADCON2	0016
03D516			
03D616	A/D control register 0	ADCON0	00000XXX2
03D716	A/D control register 1	ADCON1	0016
03D816			
03D916			
03DA16			
03DC16			
03DC16			
03DE16			
03DF16			
03E016			
03E116	Port P1 register	P1	XX16
03E216			
03E316	Port P1 direction register	PD1	0016
03E416			
03E516			
03E616			
03E716			
03E816			
03E916			
03ER16			
03EC16	Port P6 register	P6	XX16
03ED16	Port P7 register	P7	XX16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	XX16
03F116	Port P9 register	P9	XXXXXXXX2
03F216	Port P8 direction register	PD8	0016
03F316	Port P9 direction register	PD9	XXXX00002
03F416	Port P10 register	P10	XX16
03F516	Port D10 direction register		00.0
03F616	For Fito direction register		UU16
03E840			
03F916			
03FA16			
03FB16			
03FC16	Pull-up control register 0	PUR0	0016
03FD16	Pull-up control register 1	PUR1	0016
03FE16	Pull-up control register 2	PUR2	0016
03FF16	Port control register	PCR	0016

NOTE:

1. Blank spaces are reserved. No access is allowed.

X: Undefined



5. Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

5.1 Hardware Reset

There are two types of hardware resets: a hardware reset 1 and a hardware reset 2.

5.1.1 Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1.1.1 Pin Status When RESET Pin Level is "L"). The internal on-chip oscillator is initialized and used as CPU clock.

When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 5.1.1.1 shows the example reset circuit. Figure 5.1.1.2 shows the reset sequence. Table 5.1.1.1 shows the status of the other pins while the $\overline{\text{RESET}}$ pin is "L". Figure 5.1.1.3 shows the CPU register status after reset. Refer to "SFR Map" for SFR status after reset.

1. When the power supply is stable

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Wait td(ROC) or more.
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

2. Power on

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Wait td(ROC) or more.
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

5.1.2 Hardware Reset 2

Note

M16C/26T does not use this function.

This reset is generated by the microcomputer's internal voltage detection circuit. The voltage detection circuit monitors the voltage supplied to the Vcc pin.

If the VC26 bit in the VCR2 register is set to "1" (reset level detection circuit enabled), the microcomputer is reset when the voltage at the Vcc input pin drops below Vdet3.

Conversely, when the input voltage at the Vcc pin rises to Vdet3r or more, the pins and the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. It takes about td(S-R) before the program starts running after Vdet3r is detected. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

The microcomputer cannot exit stop mode by voltage down detection reset (hardware reset 2).



Figure 5.1.1.1. Example Reset Circuit

5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

The device will reset using on-chip oscillator as the CPU clock.

At software reset, some SFR's are not initialized. Refer to "SFR".

5.3 Watchdog Timer Reset

When the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows.

The device will reset using on-chip oscillator as the system clock. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR".

5.4 Oscillation Stop Detection Reset

When the CM20 bit in the CM2 register is set to "1"(oscillation stop, re-oscillation detection function enabled) and the CM27 bit is set to "0" (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section "oscillation stop, re-oscillation detection function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to the section "SFR".



Figure 5.1.1.2. Reset Sequence

Table 5.1.1.1. Pin Status When RESET Pin Level is "L"

Pin name	Status
P1, P6 to P10	Input port (high impedance)





5.5 Voltage Detection Circuit

Note

Vcc=5 V is assumed. Voltage Detection Circuit is not available in M16C/26T.

The voltage detection circuit has circuits to monitor the input voltage at the VCC pin, each checking the input voltage with respect to Vdet3, and Vdet4, respectively. Use the VC26 to VC27 bits in the VCR2 register to select whether or not to enable these circuits.

Use the reset level detection circuit for hardware reset 2.

The voltage down detection circuit can be set to detect whether the input voltage is equal to or greater than Vdet4 or less than Vdet4 by monitoring the VC13 bit in the VCR1 register. Furthermore, a voltage down detection interrupt can be generated.



Figure 5.5.1. Voltage Detection Circuit Block





Figure 5.5.2. VCR1 Register, VCR2 Register, and D4INT Register



Figure 5.5.3. Typical Operation of Hardware Reset 2



5.5.1 Voltage Down Detection Interrupt

If the D40 bit in the D4INT register is set to "1" (voltage down detection interrupt enabled), the voltage down detection interrupt request is generated when the voltage applied to the VCC pin crosses the Vdet4 voltage level. The voltage down detection interrupt shares the same interrupt vector with the watchdog timer interrupt and oscillation stop, re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to "1" (enabled) to use the voltage down detection interrupt to exit stop mode.

The D42 bit in the D4INT register is set to "1" as soon as the voltage applied to the VCC pin reaches Vdet4 due to the voltage rise and voltage drop. When the D42 bit changes "0" to "1", the voltage down detection interrupt request is generated. Set the D42 bit to "0" by program. However, when the D41 bit is set to "1" and the microcomputer is in stop mode, the voltage down detection interrupt request is generated regardless of the D42 bit state if the voltage applied to the VCC pin is detected to be above Vdet4. The microcomputer then exits stop mode.

Table 5.5.1.1 shows how the voltage down detection interrupt request is generated.

The DF1 to DF0 bits in the D4INT register determine the sampling period that detects the voltage applied to the VCC pin reaches Vdet4. Table 5.5.1.2 shows the sampling periods.

Operation Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit	CM02 Bit	VC13 Bit
Normal Operation				0 to 1		0 to 1 ⁽³⁾
Mode ⁽¹⁾				0101		1 to 0 ⁽³⁾
				0 to 1	0	0 to 1 ⁽³⁾
Wait Mode ⁽²⁾	1	1		0101	Ŭ	1 to 0 ⁽³⁾
					1	0 to 1
Stop Mode ⁽²⁾			1		0	0 to 1
-						– : "0"or "1"

 Table 5.5.1.1 Voltage Down Detection Interrupt Request Generation Conditions

NOTES:

1. The status except the wait mode and stop mode is handled as the normal mode.(Refer to **7. Clock generating circuit**)

3. An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed. See the **Figure 5.5.1.2 Voltage Down Detection Interrupt Generation Circuit Operation Example** for details.

 Table 5.5.1.2
 Sampling Periods

CPU		Sampling Per	riod (μs)	
Clock (MHz)	DF1 to DF0=00 (CPU clock divided by 8)	DF1 to DF0=01 (CPU clock divided by 16)	DF1 to DF0=10 (CPU clock divided by 32)	DF1 to DF0=11 (CPU clock divided by 64)
16	3.0	6.0	12.0	24.0

^{2.} Refer to 5.5.2 Limitations on stop mode, 5.5.3 Limitations on wait mode.



Figure 5.5.1.1 Power Supply Down Detection Interrupt Generation Block



5.5.2 Limitations on Exiting Stop Mode

The voltage down detection interrupt is immediately generated and the microcomputer exits stop mode if the CM10 bit in the CM1 register is set to "1" under the conditions below.

- the VC27 bit in the VCR2 register is set to "1" (voltage down detection circuit enabled),
- the D40 bit in the D4INT register is set to "1" (voltage down detection interrupt enabled),
- the D41 bit in the D4INT register is set to "1" (voltage down detection interrupt is used to exit stop mode), and

• the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1") If the microcomputer is set to enter stop mode when the voltage applied to the VCC pin drops below Vdet4 and to exit stop mode when the voltage applied rises to Vdet4 or above, set the CM10 bit to "1" when VC13 bit is "0" (VCC < Vdet4).

5.5.3 Limitations on Exiting Wait Mode

The voltage down detection interrupt is immediately generated and the microcomputer exits wait mode If WAIT instruction is executed under the conditions below.

- the CM02 bit in the CM0 register is set to "1" (stop peripheral function clock),
- the VC27 bit in the VCR2 register is set to "1" (voltage down detection circuit enabled),
- the D40 bit in the D4INT register is set to "1" (voltage down detection interrupt enabled),

• the D41 bit in the D4INT register is set to "1" (voltage down detection interrupt is used to exit wait mode), and

• the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is "1") If the microcomputer is set to enter wait mode when the voltage applied to the VCC pin drops below Vdet4 and to exit wait mode when the voltage applied rises to Vdet4 or above, perform WAIT instruction when VC13 bit is "0" (VCC < Vdet4).



6. Processor Mode

The microcomputer supports single-chip mode only. Figures 6.1 and 6.2 show the associated registers.



Figure 6.1 PM0 Register, PM1 Register



	b1 b0	Symbol PM2	Address 001E16	After Reset XXX000002	
		Bit Symbol	Bit Name	Function	RW
	-	PM20	Specifying wait when accessing SFR during PLL operation ⁽²⁾	0: 2 wait 1: 1 wait	R٧
		PM21	System clock protective $\operatorname{bit}^{(3,4)}$	0: Clock is protected by PRCR register 1: Clock modification disabled	R٧
		PM22	WDT count source protective bit ^(3,5)	 0: CPU clock is used for the watchdog timer count source 1: On-chip oscillator clock is used for the watchdog timer count source 	R۷
		(b3)	Reserved bit	Set to "0"	RV
		PM24	P85/NMI configuration bit ^(6,7)	0: P85 function (NMI disable) 1: NMI function	R٧
	ľ			•	
OTES: 1. Write to this regis 2. The PM20 bit bec	ster afte	(b7-b5) er setting the f	Nothing is assigned. When writ When read,its content is indete PRC1 bit in the PRCR register to PLC07 bit in the PLC0 register i	e, set to"0". rminate o "1" (write enable). is set to "1" (PLL on). Change the PN	 //201
IOTES: 1. Write to this regis 2. The PM20 bit bec when the PLC07 3. Once this bit is se 4. Writing to the follo CM02 bit in th CM05 bit in th CM07 bit in th CM10 bit in th CM10 bit in th CM10 bit in th CM20 bit in th All bits in the When the PM21 5. Setting the PM22 - The on-chip os PLL clock) (sys - The on-chip os source. - The CM10 bit in entered) - The watchdog	ster afte come e ' bit is s et to "1 lowing l the CM the C	(b7-b5) er setting the I affective when set to "0" (PLL ", it cannot be bits has no eff 0 register 0 register (CP 1 register (sto 1 register (CP 2 register (osc register (PLL set to "1", do r "1" results in ti continues osc ock of count s ock of count s to starts oscillat CM1 register is loes not stop i	Nothing is assigned. When writ When read,its content is indete PRC1 bit in the PRCR register to PLC07 bit in the PLC0 register it off). Set the PM20 bit to "0" (2 v set to "0" by program. fect when the PM21 bit is set to " un clock is not halted) 'U clock source does not change p mode is not entered) 'U clock source does not change cillation stop, re-oscillation detect frequency synthesizer setting do not execute the WAIT instruction he following conditions: cillating even if the CM21 bit in the in clock against write. (Writing a disabled against write. (Writing in wait mode.	 a. set to"0". a. a. "1" (write enable). b. "1" (write enable). b. is set to "1" (PLL on). Change the PN vaits) when PLL clock > 16 MHz. b. "1": b. a. (1) b. a. (1) b. a. (1) c. (1) <lic. (1)<="" li=""> c. (1) c. (1) c. (1) <lic. (1)<="" li=""> <lic. (1)<="" li<="" td=""><td>M20</td></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.></lic.>	M20

Figure 6.2 PM2 Register



The internal bus consists of CPU bus, memory bus, and peripheral bus. Bus Interface Unit (BIU) is used to interfere with CPU, ROM/RAM, and perpheral functions by controling CPU bus, memory bus, and peripheral bus. **Figure 6.3** shows the block diagram of the internal bus.



Figure 6.3 Bus Block Diagram

The number of bus cycle varies by the internal bus. Table 6.1 lists the accessible area and bus cycle.

	Accessible Area	Bus Cvcle
SFR	PM20 bit = 0 (2 waits)	3 CPU clock cycles
	PM20 bit = 1 (1 wait)	2 CPU clock cycles
ROM/RAM	PM17 bit = 0 (no wait)	1 CPU clock cycle
	PM17 bit = 1 (1 wait)	2 CPU clock cycles

Table 6.1 Accessible Area and Bus Cycle

7. Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) On-chip oscillator (available at reset, oscillation stop detect function)
- (4) PLL frequency synthesizer

Table 7.1 lists the clock generation circuit specifications. Figure 7.1 shows the clock generation circuit. Figures 7.2 to 7.6 show the clock-related registers.

Item	Main clock oscillation circuit	Sub clock oscillation circuit	On-chip oscillator	PLL frequency synthesizer
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Timer A, B's clock source	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	CPU clock source Peripheral function clock source
Clock frequency	0 to 20 MHz	32.768 kHz	 Selectable source frequency: f1(ROC), f2(ROC), f3(ROC) Selectable divider: by 2, by 4, by 8 	10 to 20 MHz (M16C/26A M16C/26T) 10 to 24 MHz (M16C/26B)
Usable oscillator	 Ceramic oscillator Crystal oscillator 	Crystal oscillator		
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT		
Oscillation stop, restart function	Available	Available	Available	Available
Oscillator status after reset	$\frac{\text{Oscillating}}{\text{M16C/26A}}$ Stopped(M16C/26T)	Stopped	Oscillating (CPU clock source)	Stopped
Other	Externally derived clo	ock can be input		

Table 7.1. Clock Generation Circuit Specifications





Figure 7.1. Clock Generation Circuit

L

b7 b6 b5 b4 b3 b2 b1 b0	Symbol CM0	Address 000616	After reset 010010002 (M16C/26A, M16C/26B) 011010002 (M16C/26T)	
	Bit symbol	Bit name	Function	RV
	CM00	Clock output function	Refer to Table 7.5.3.1 Function of the CLKout pin	RV
	CM01	select bit		RV
	CM02	WAIT peripheral function clock stop bit (10)	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (8)	RV
	CM03	XCIN-XCOUT drive capacity select bit (2)	0 : LOW 1 : HIGH	RV
	CM04	Port Xc select bit (2)	0 : I/O port P86, P87 1 : Xcin-Xcout generation function (9)	RV
L	CM05	Main clock stop bit (3, 10, 12, 13)	0 : On 1 : Off (4, 5)	RV
	CM06	Main clock division select bit 0 (7, 13, 14)	0 : CM16 and CM17 valid 1 : Division by 8 mode	RV
	CM07	System clock select bit (6, 10, 11, 12)	0 : Main clock, PLL clock, or on-chip oscillator clock 1 : Sub-clock	RV
 Write to this register after The CM03 bit is set to "1 This bit is provided to mode is selected. This b following setting is requir Set the CM07 bit to clock stably oscillatii 	r setting the Pl " (high) when the p stop the main it cannot be us red: "1" (Sub-clock ng.	RC0 bit in the PRCR register the CM04 bit is set to "0" (I/C clock when the low power of ed for detection as to whether select) or the CM21 bit in the	r to "1" (write enable). Dort) or the microcomputer goes to a stop mode. lissipation mode or on-chip oscillator low power dissipati er the main clock stopped or not. To stop the main clock e CM2 register to "1" (on-chip oscillator select) with the s	on k, the sub-
 Write to this register after The CM03 bit is set to "1 3. This bit is provided to mode is selected. This bit following setting is require (1) Set the CM07 bit to clock stably oscillatii (2) Set the CM20 bit in (3) Set the CM20 bit to 4. During external clock ing 5. When CM05 bit is set to XIN pin is pulled "H" to th After setting the CM04 bit CM07 bit from "0" to "1" 7. When entering stop moor CM06 bit is set to "1" (direction) 	r setting the Pl " (high) when i o stop the main it cannot be us ed: "1" (Sub-clock ng. CM2 register to "1" (Stop). but, only the clo "1", the Xour µ e same level a it to "1" (XciN-) (sub-clock). le from high or <i>v</i> ide-by-8 mode	RC0 bit in the PRCR register the CM04 bit is set to "0" (I/C clock when the low power of ed for detection as to whether select) or the CM21 bit in the p "0" (Oscillation stop, re-osc pok oscillation buffer is turner pin goes "H". Furthermore, b s XOUT via the feedback resis KCOUT oscillator function), wa middle speed mode, on-chip e).	r to "1" (write enable).) port) or the microcomputer goes to a stop mode. lissipation mode or on-chip oscillator low power dissipati er the main clock stopped or not. To stop the main clock e CM2 register to "1" (on-chip oscillator select) with the s cillation detection function disabled). d off and clock input is accepted. ecause the internal feedback resistor remains connecte istor. ait until the sub-clock oscillates stably before switching the poscillator mode or on-chip oscillator low power mode, the poscillator mode or on-chip oscillator low power mode, the stable of the sub-clock oscillator low power mode, the poscillator mode or on-chip oscillator low power mode, the stable of the sub-clock oscillator low power mode, the poscillator mode or on-chip oscillator low power mode, the poscillator mode or on-chip oscillator low power mode, the poscillator poscillator low power mode, the power mode, the poscillator poscillator low power mode, the power mode, the power mode of the power mode of the power power mode, the power mode, the power mode of the power	on c, the sub- d, the ne he
 Write to this register after The CM03 bit is set to "1 3. This bit is provided to mode is selected. This bit following setting is required (1) Set the CM07 bit to clock stably oscillatii (2) Set the CM20 bit in (3) Set the CM20 bit to 4. During external clock ing 5. When CM05 bit is set to XiN pin is pulled "H" to th 6. After setting the CM04 bit CM07 bit from "0" to "1" 7. When entering stop mood CM06 bit is set to "1" (diftild) 8. The fc32 clock does not off when in wait mode). 9. To use a sub-clock, set it 10. When the PM21 bit needs to 12. To use the main clock as (1) Set the CM05 bit to (2) Wait until td(M-L) classical 10. When the Id(M-L) classical (2) Wait until td(M-L) classical (2) Wait until td(M-L) classical (1) set the CM05 bit to (2) Wait until td(M-L) classical (2) Wait until td(M-L) classical (2) Wait until td(M-L) classical (2) Wait until td(M-L) classical (1) set the CM05 bit to (2) Wait until td(M-L) classical (2) Wait until td(M-L) classical (3) State the CM05 bit to the CM05 bit to the CM05 bit to the CM05 bit to th	r setting the PI " (high) when i o stop the main it cannot be us red: "1" (Sub-clock ng. CM2 register to "1", (top). put, only the clo "1", the XOUT j e same level a it to "1" (XCIN-) (sub-clock). le from high or vide-by-8 mode stop. During lo this bit to "1". A M2 register is s be set to "1", s the clock sou "0" (oscillate). apses or the m	RC0 bit in the PRCR register the CM04 bit is set to "0" (I/C clock when the low power c ed for detection as to whether select) or the CM21 bit in the p "0" (Oscillation stop, re-osc ock oscillation buffer is turner poin goes "H". Furthermore, b s Xout via the feedback resis KCOUT oscillator function), wa middle speed mode, on-chip a), w speed or low power dissip use make sure ports P86 and set to "1" (clock modification the CM07 bit to "0" (main of rece for the CPU clock, follow ain clock oscillation stabilize	r to "1" (write enable).) port) or the microcomputer goes to a stop mode. lissipation mode or on-chip oscillator low power dissipati er the main clock stopped or not. To stop the main clock e CM2 register to "1" (on-chip oscillator select) with the s cillation detection function disabled). d off and clock input is accepted. ecause the internal feedback resistor remains connecter istor. ait until the sub-clock oscillates stably before switching the oscillator mode or on-chip oscillator low power mode, to ation mode, do not set this bit to "1" (peripheral clock ture d P87 are directed for input, with no pull-ups. disable), writing to the CM02, CM05, and CM07 bits has clock) before setting it. • the procedure below. s, whichever is longer.	on s, the sub- d, the he ned ned

Figure 7.2. CM0 Register

L



System clock control	register 1	(1)		
7 b6 b5 b4 b3 b2 b1 b0 0<	Symbol CM1	Address 000716	After reset 001000002	
	Bit symbol	Bit name	Function	RW
	CM10	All clock stop control bit (4, 6)	0 : Clock on 1 : All clocks off (stop mode)	RW
	CM11	System clock select bit 1 (6, 7)	0 : Main clock 1 : PLL clock (5)	RW
	(b4-b2)	Reserved bit	Must set to "0"	RW
	CM15	XIN-XOUT drive capacity select bit (2)	0 : LOW 1 : HIGH	RW
	CM16	Main clock division select bits (3)	0 0 : No division mode 0 1 : Division by 2 mode	RW
CM17			1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW

1. Write to this register after setting the PRC0 bit in the PRCR register to "1" (write enable).

- When entering stor register due to the product of the interior register to the (whice chable).
 When entering stop mode from high or middle speed mode, or when the CM05 bit is set to "1" (main clock turned off) in low speed mode, the CM15 bit is set to "1" (drive capability high).
 Effective when the CM06 bit is "0" (CM16 and CM17 bits enable).
 If the CM10 bit is "1" (stop mode), Xourt goes "H" and the internal feedback resistor is disconnected. The XciN and Xcourt pins are the bits interval.
- are placed in the high-impedance state. When the CM11 bit is set to "1" (PLL clock), or the CM20 bit in the CM2 register is set to "1" (oscillation stop, re-oscillation detection function enabled), do not set the CM10 bit to "1". 5. After setting the PLC07 bit in the PLC0 register to "1" (PLL operation), wait until Tsu (PLL) elapses before setting the CM11 bit
- to "1" (PLL clock).
- 6. When the PM21 bit in the PM2 register is set to "1" (clock modification disable), writing to the CM10, CM011 bits has no effect. When the PM22 bit in the PM2 register is set to "1" (watchdog timer count source is on-chip oscillator clock), writing to the CM10 bit has no effect.
- 7. Effective when CM07 bit is "0" and CM21 bit is "0" .

Figure 7.3. CM1 Register



Figure 7.4. ROCR Register

ぐ╗┫╤┸╤┸╤┸╤┸╤┚	Symbol CM2	Address 000C16	After reset 0X0000102(11)	
	Bit symbol	Bit name	Function	RW
	CM20	Oscillation stop, re- oscillation detection bit (7, 9, 10, 11)	0: Oscillation stop, re-oscillation detection function disabled 1: Oscillation stop, re-oscillation detection function enabled	RW
	CM21	System clock select bit 2 (2, 3, 6, 8, 11, 12)	0: Main clock or PLL clock 1: On-chip oscillator clock (On-chip oscillator oscillating)	RW
· · · · · · · · · · · · · · · · · · ·	CM22	Oscillation stop, re- oscillation detection flag (4)	0: Main clock stop or re-oscillation not detected1: Main clock stop or re-oscillation detected	RW
	CM23	XIN monitor flag (5)	0: Main clock oscillating 1: Main clock not oscillating	RC
· · · · · · · · · · · · · · · · · · ·	(b5-b4)	Reserved bit	Must set to "0"	RW
	(b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		
	CM27	Operation select bit (when an oscillation stop, re-oscillation is detected)	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW
OTES:	r ootting the DDC	(11)		

Figure 7.5. CM2 Register



b7 b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset	
0 0		0	0	0			PCLKR	025E16	000000112	
							Bit Symbol	Bit Name	Function	RW
							PCLK0	Timers A, B clock select bit (Clock source for the timers A, B, the timer S, the dead timer, SI/O3, SI/O4 and multi-master I ² C bus)	0: f2 1: f1	RW
					l.		PCLK1	SI/O clock select bit (Clock source for UART0 to UART2)	0: f2SIO 1: f1SIO	RW
		i.	.j				(b4-b2)	Reserved bit	Set to 0	RW
							PCLK5	Clock output function expansion select bit	Refer to Table 7.5.3.1	RW
							(b7-b6)	Reserved bit	Set to 0	RW

NOTE:

1. Write to this register after setting the PRC0 bit in PRCR register to 1 (write enable).

Processeor Mode Register 2⁽¹⁾

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol PM2	Address 001E16	After Reset XXX000002	
	Bit Symbol	Bit Name	Function	RW
	PM20	Specifying wait when accessing SFR ⁽²⁾	0: 2 waits 1: 1 wait	RW
	PM21	System clock protective $bit^{(3,4)}$	0: Clock is protected by PRCR register 1: Clock modification disabled	RW
	PM22	WDT count source protective bit ^(3,5)	0: CPU clock is used for the watchdog timer count source 1: On-chip oscillator clock is used for the watchdog timer count source	RW
	(b3)	Reserved bit	Set to 0	RW
	PM24	P85/NMI configuration bit(6,7)	0: P85 function (NMI disabled) 1: NMI function	RW
	(b7-b5)	Nothing is assigned. When writ When read, thecontent is unde	te, set to 0. fined	

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enable).

- 2. The PM20 bit becomes effective when PLC07 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). Set the PM20 bit to 0 (2 waits) when PLL clock > 16MHz. 3. Once this bit is set to 1, it cannot be cleared to 0 by program.
- Writting to the following bits has no effect when the PM21 bit is set to 1: CM02 bit in the CM0 register
 - - CM05 bit in the CM0 register (main clock is not halted)
 - CM07 bit in the CM0 register (CPU clock source does not change)
 - CM10 bit in the CM1 register (stop mode is not entered)
 - CM11 bit in the CM1 register (CPU clock source does not change)
 - CM20 bit in the CM2 register (oscillation stop, re-oscillation detection function settings do not change)
 - All bits in the PLC0 register (PLL frequency synthesizer setting do not change)
 - Do not execute WAIT instruction when the PM21 bit is set to 1.
- 5. Setting the PM22 bit to 1 results in the following conditions:
 - The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or
 - PLL clock) (system clock of count source selected by the CM21 bit is valid)
 - The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.
 - The CM10 bit in the CM1 register cannnot be written. (Writing 1 has no effect, stop mode is not entered.)
- The watchdog timer does not stop in wait mode.
- 6. For NMI function, the PM24 bit must be set to 1(NMI function). Once this bit is set to 1, it cannot be set to 0 by program. 7. SD input is valid regardless of the PM24 setting.

Figure 7.6. PCLKR Register and PM2 Register

Г

b7 b6 b5 b4		Symb PLC0	ol Address 001C16	After reset 0001 X0102	
		Bit symbol	Bit name	Function	RW
		PLC00	PLL multiplying factor select bit (3)	^{b2 b1b0} 0 0 0: Do not set 0 0 1: Multiply by 2	RW
	·	PLC01		0 1 0: Multiply by 4 0 1 1: 1 0 0:	RW
		PLC02		1 1 0: 1 1 1:	RW
			Nothing is assigned. When write, set to "0". (b3) When read, its content is indeterminate.		
		(b4)	Reserved bit	Must set to "1"	RW
·		(b6-b5)	Reserved bit	Must set to "0"	RW
		PLC07	Operation enable bit (4)	0: PLL Off 1: PLL On	RW

4. Before setting this bit to "1", set the CM07 bit to "0" (main clock), set the CM17 and CM16 bits to "002" (main clock undivided mode), and set the CM06 bit to "0" (CM16 and CM17 bits enable).

Figure 7.7. PLC0 Register



The following describes the clocks generated by the clock generation circuit.

7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 7.1.1 shows the examples of main clock connection circuit.

The main clock after reset oscillates in the M16C/26A and M16C/26B, but stop in the M16C/26T.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to **7.6 power control**. If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.



Figure 7.1.1. Examples of Main Clock Connection Circuit

7.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 7.2.1 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to **7.6 Power Control**.



Figure 7.2.1. Examples of Sub Clock Connection Circuit



7.3 On-chip Oscillator Clock

This clock is supplied by a on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to **10.1 Count source protective mode**).

The on-chip oscillator clock after reset oscillates. The on-chip oscillator clock f2(ROC) divided by 16 is used for the CPU clock. It can also be turned off by setting the CM21 bit in the CM2 register to "0" (main clock or PLL clock). If the main clock stops oscillating when the CM20 bit in the CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the micro-computer.

7.4 PLL Clock

The PLL clock is generated from the main clock by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 7.4.1 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

PLL clock frequency=f(XIN) X (multiplying factor set by the PLC02 to PLC00 bits in the PLC0 register)

(However, 10 MHz \leq PLL clock frequency \leq 20 MHz in M16C/26A and M16C/26T, 10 MHz \leq PLL clock frequency \leq 24 MHz in M16C/26B)

The PLC02 to PLC00 bits can be set only once after reset. Table 7.4.1 shows the example for setting PLL clock frequencies.

Xin (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz) ⁽¹⁾
10	0	0	1	2	
5	0	1	0	4	20

Table 7.4.1.	Example for	Setting PLL	Clock Fre	equencies
--------------	-------------	-------------	------------------	-----------

NOTE:

1. 10 MHz \leq PLL clock frequency \leq 20 MHz in M16C/26A and M16C/26T, 10 MHz \leq PLL clock frequency \leq 24 MHz in M16C/26B)



Figure 7.4.1. Procedure to Use PLL Clock as CPU Clock Source



7.5 CPU Clock and Peripheral Function Clock

The CPU clock is used to operate the CPU and peripheral function clocks are used to operate the peripheral functions.

7.5.1 CPU Clock

This is the operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 and CM16 bits to "002" (undivided).

After reset, the on-chip oscillator clock divided by 16 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode).

7.5.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock or on-chip oscillator clock divided by i. The clock fi is used for Timer A and Timer B while fisio is used for UART0 to UART2. Additionally, the f1 and f2 clocks are also used for dead time timer.

The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/ D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fisio and fAD clocks are turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can only be used when the sub clock is on.

7.5.3 ClockOutput Function

The f1, f8, f32 or fC clock can be output from the CLKOUT pin. Use the PCLK5 bit in the PCLKR register and CM01 to CM00 bits in the CM0 register to select. Table 7.5.3.1 shows the function of the CLKOUT pin.

PCLK5	CM01	CM00	The function of the CLKout pin
0	0	0	I/O port P90
0	0	1	fC
0	1	0	f8
0	1	1	f32
1	0	0	f1
1	0	1	Do not set
1	1	0	Do not set
1	1	1	Do not set

Table 7.5.3.1 The function of the CLKOUT pin

7.6 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

7.6.1 Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low power dissipation mode to on-chip oscillator mode or on-chip oscillator low power dissipation mode. Nor can operation modes be changed directly from on-chip oscillator mode or on-chip oscillator low power dissipation mode to low power dissipation mode.

When the CPU clock source is changed from the on-chip oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to "1") in the on-chip oscillator mode.

7.6.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

7.6.1.2 PLL Operation Mode

The main clock multiplied by 2 or 4 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

7.6.1.3 Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

7.6.1.4 Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to "1" (on-chip oscillator oscillator).

The fC32 clock can be used as the count source for timers A and B.

7.6.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B. Peripheral function clock can use only fC32.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.



7.6.1.6 On-chip Oscillator Mode

The selected on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. The on-chip oscillator frequency can be selected ROCR3 to ROCR0 bits in ROCR register. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to "1" (divided by 8 mode).

7.6.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B.

		CM2 register	CN	/11 register		CM0 re	gister	
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL operation mode		0	1	002	0	0	0	
High-speed	mode	0	0	002	0	0	0	
Medium-	divided by 2	0	0	012	0	0	0	
speed	divided by 4	0	0	102	0	0	0	
mode	divided by 8	0	0		0	1	0	
	divided by 16	0	0	112	0	0	0	_
Low-speed r	node				1		0	1
Low power of	dissipation mode				1	1(1)	1(1)	1
	divided by 1	1		002	0	0	0	
On-chip	divided by 2	1		012	0	0	0	
oscillator	divided by 4	1		102	0	0	0	
(3)	divided by 8	1		I	0	1	0	
(0)	divided by 16	1		112	0	0	0	
On-chip osc dissipation n	illator low power node	1		(2)	0	(2)	1	

Table 7.6.1.1. Setting Clock Related Bit and Modes

NOTES:

1. When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power

dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously.

2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.

3. On-chip oscillator frequency can be any of those described in the section 7.6.1.6 On-chip Oscillator Mode.

7.6.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit in the PM2 register is "1" (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, on-chip oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

7.6.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

7.6.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit is set to "1" (CPU clock source is the PLL clock), be sure to clear the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit to "0" (PLL stops).

7.6.2.3 Pin Status During Wait Mode

Table 7.6.2.3.1 lists pin status during wait mode.

Table 7.6.2.3.1 Pin Status in Wait Mode

Pin		Status	
I/O ports		Retains status before wait mode	
	When fC selected	Does not stop	
CLKOUT	When f1 f0 f20 coloriad	Does not stop when the CM02 bit is set to "0".	
	when 11, 18, 132 selected	Retains status before wait mode when the CM02 bit is set to "1".	

7.6.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, NMI interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is set to "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If the CM02 bit is set to "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 7.6.2.4.1 lists the interrupts to exit wait mode.

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT interrupt	Can be used	Can be used

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.
 - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.
- In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

7.6.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc pin, make sure Vcc≥VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- Voltage down detection interrupt

(refer to 5.5.1 Voltage Down Detection Interrupt for an operating condition)

7.6.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit in the CM10 register is set to "1" (main clock oscillator circuit drive capability high). Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

7.6.3.2 Pin Status during Stop Mode

The I/O pins retain their status held just prior to entering stop mode.

7.6.3.3 Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.
- In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock : sub clock If the CPU clock before entering stop mode was derived from the main clock : main clock divide-by-8 If the CPU clock before entering stop mode was derived from the on-chip oscillator clock: on-chip oscillator clock divide-by-8


Figure 7.6.1 shows the state transition from normal operation mode to stop mode and wait mode. Figure 7.6.1.1 shows the state transition in normal operation mode.

Table 7.6.1 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.



Figure 7.6.1. State Transition to Stop Mode and Wait Mode





Figure 7.6.1.1. State Transition in Normal Mode



			State after transition						
		High-speed mode, middle-speed mode	Low-speed mode ²	Low power dissipation mode	PLL operation mode ²	On-chip oscillator mode	On-chip oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, middle-speed mode	8	(9)7		(13) ³	(15)		(16) ¹	(17)
	Low-speed mode ²	(8)		(11) ^{1, 6}		(8)		(16) ¹	(17)
ate	Low power dissipation mode		(10)					(16) ¹	(17)
ent sta	PLL operation mode ²	(12) ³							
Curre	On-chip oscillator mode	(14) ⁴	(9)7			8	(11) ¹	(16) ¹	(17)
	On-chip oscillator low power dissipation mode					(10)	8	(16) ¹	(17)
	Stop mode	(18) ⁵	(18)	(18)		(18) ⁵	(18) ⁵		
	Wait mode	(18)	(18)	(18)		(18)	(18)		
NOTES:									: Cannot transit

Table 7.6.1. Allowed Transition and Setting

OTES:
1. Avoid making a transition when the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disabled) before transiting.
2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as a clock for the timers A and B.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to 1 (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to 1 (division by 8 mode).
6. If the CM05 bit is set to 1 (main clock stop), then the CM06 bit is set to 1 (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

			Sub clock oscillating				Sub clock turned off				
		No	Divided	Divided	Divided	Divided	No	Divided	Divided	Divided	Divided
		division	by 2	by 4	by 8	by 16	division	by 2	by 4	by 8	by 16
	No division		(4)	(5)	(7)	(6)	(1)				
Χp	Divided by 2	(3)		(5)	(7)	(6)		(1)			
cloc llatir	Divided by 4	(3)	(4)	/	(7)	(6)			(1)		
Sub osci	Divided by 8	(3)	(4)	(5)	/	(6)				(1)	
	Divided by 16	(3)	(4)	(5)	(7)	/					(1)
	No division	(2)					/	(4)	(5)	(7)	(6)
ĕ≇	Divided by 2		(2)				(3)	/	(5)	(7)	(6)
b clo	Divided by 4			(2)			(3)	(4)	/	(7)	(6)
Su tur	Divided by 8				(2)		(3)	(4)	(5)	/	(6)
	Divided by 16					(2)	(3)	(4)	(5)	(7)	\sim

9. (): setting method. Refer to following table

_		
	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	On-chip oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

--: Cannot transit

 CM04, CM05, CM06, CM07
 : Bits in the CM0 register

 CM10, CM11, CM16, CM17
 : Bits in the CM1 register

 CM20, CM21
 : Bits in the CM2 register

 PLC07
 : Bits in the PLC0 register



7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

(1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM2 register).

(2) Set the PM21 bit in the PM2 register to "1" (disable clock modification).

(3) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is set to "1".

7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function allows the detection of main clock oscillation stop and reoscillation. At oscillation stop or re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Depending on the CM27 bit in the CM2 register. The oscillation stop detection function can be enabled and disabled by the CM20 bit in the CM2 register. Table 7.8.1 lists a specification overview of the oscillation stop and re-oscillation detect function.

Table 7.8.1.	Specification (Overview of	Oscillation	Stop and	Re-oscillation	Detect Function
	•					

ltem	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set the CM20 bit to "1"(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when the CM27 bit is set to "0")
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs(when the CM27 bit is
	set to "1")

7.8.1 Operation When the CM27 bit is set to "0" (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to **4. SFR**, **5. Reset**).

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

7.8.2 Operation When the CM27 bit is set to "1" (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the CPU clock and clock source for peripheral functions in place of the main clock.
- CM21 bit is set to "1" (on-chip oscillator clock for CPU clock source)
- CM22 bit is set to "1" (main clock stop detected)
- CM23 bit is set to "1" (main clock stopped)

When the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit is set to "1" (main clock stop detected)
- CM23 bit is set to "1" (main clock stopped)
- CM21 bit remains unchanged

When the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit is set to "1" (main clock re-oscillation detected)
- CM23 bit is set to "0" (main clock oscillation)
- CM21 bit remains unchanged



7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source in the program. Figure 7.8.3.1 shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".



Figure 7.8.3.1. Procedure to Switch Clock Source From On-chip Oscillator to Main Clock

RENESAS

8. Protection

Note

The PRC3 bit in the PRCR register is not available in M16C/26T.

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 8.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, PLC0, ROCR and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by PRC2 bit: PD9, PACR and NDDR registers
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to "1" (write enabled) and then write to SFR area, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0, PRC1 and PRC3 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.

	^{▶0} Symbol PRCR	Address 000A16	After reset XX000002	
	Bit symbol	Bit name	Function	RW
	PRC0	Protect bit 0	Enable write to CM0, CM1, CM2, ROCR, PLC0 and PCLKR registers 0 : Write protected 1 : Write enabled	RW
L.	PRC1	Protect bit 1	Enable write to PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers 0 : Write protected 1 : Write enabled	RW
·	PRC2	Protect bit 2	Enable write to PD9, PACR and NDDR registers 0 : Write protected 1 : Write enabled	RW
	PRC3	Protect bit 3	Enable write to VCR2 and D4INT registers 0 : Write protected 1 : Write enabled	RW
	(b5-b4)	Reserved bit	Must set to "0"	RW
	<u>(b7-b6)</u>	Nothing is assigned. Whe content is indeterminate.	en write, set to "0". When read, its	

NOTE:

1. The PRC2 bit is set to "0" if data is written to the SFR area after the PRC2 bit is set to "1". The PRC0, PRC1 and PRC3 bits are not automatically set to "0". Set them to "0" by program.

Figure 8.1. PRCR Register



9. Interrupt

Note

The 42-pin package does not use UART0 transmission interrupt and UART0 reception interrupt of peripheral function.

M16C/26T does not use voltage down detection interrupt.

9.1 Type of Interrupts

Figure 9.1.1 shows types of interrupts.



Figure 9.1.1. Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

9.1.1 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

9.1.1.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

9.1.1.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

9.1.1.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

9.1.1.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4, 8 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



9.1.2 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

9.1.2.1 Special Interrupts

Special interrupts are non-maskable interrupts.

9.1.2.1.1 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section **9.7** $\overline{\text{NMI}}$ Interrupt.

9.1.2.1.2 DBC Interrupt

This interrupt is exclusively for debugger, do not use in any other circumstances.

9.1.2.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section **10. Watchdog Timer**.

9.1.2.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the section **7. Clock Generating Circuit**.

9.1.2.1.5 Voltage Down Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the section **5.5 Voltage Detection Circuit**.

9.1.2.1.6 Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

9.1.2.1.7 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 or RMAD1 register, if the corresponding enable bit (the AIER0 or AIER1 bit in the AIER register) is set to "1". For details about the address match interrupt, refer to the section **9.9 Address Match Interrupt**.

9.1.2.2 Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in **Table 9.2.2.1 Relocatable Vector Tables**. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 9.2.1 shows the interrupt vector.



Figure 9.2.1. Interrupt Vector

9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. Table 9.2.1.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section **17.3 Flash Memory Rewrite Disabling Function**.

Table 9.2.1.1.	Fixed Vector	Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (1)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
Oscillation stop and re-oscillation detection Voltage down			Clock generating circuit
detection			Voltage detection circuit
DBC (1)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset (2)	FFFFC16 to FFFFF16		Reset

NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. The b3 to b0 in address 0FFFF16 are reserve bits. Set these bits to "11112".



9.2.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 9.2.2.1 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Table 9.2.2.1. Relocatable Vector Tables

Interrupt source	Vector address ⁽¹⁾ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (4)	+0 to +3 (0000 16 to 0003 16)	0	M16C/60, M16C/20
(Reserved)		1 to 3	series software manual
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
(Reserved)		5 to 7	
INT5 (2)	+32 to +35 (002016 to 002316)	8	
INT4 (2)	+36 to +39 (002416 to 002716)	9	in i interrupt
UART 2 bus collision detection (5)	+40 to +43 (0028 16 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C 16 to 002F16)	11	DMAC
DMA1	+48 to +51 (003016 to 003316)	12	DWAC
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt
A/D	+56 to +59 (0038 16 to 003B16)	14	A/D convertor
UART2 transmit, NACK2 (3)	+60 to +63 (003C 16 to 003F16)	15	
UART2 receive, ACK2 (3)	+64 to +67 (004016 to 004316)	16	
UART0 transmit	+68 to +71 (004416 to 004716)	17	Sorial I/O
UART0 receive	+72 to +75 (0048 16 to 004B16)	18	Senai i/O
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	
UART1 receive	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C 16 to 005F16)	23	
Timer A3	+96 to +99 (0060 16 to 0063 16)	24	T ime of
Timer A4	+100 to +103 (0064 16 to 0067 16)	25	limer
Timer B0	+104 to +107 (0068 16 to 006B16)	26	
Timer B1	+108 to +111 (006C 16 to 006F16)	27	
Timer B2	+112 to +115 (0070 16 to 007316)	28	
ĪNTO	+116 to +119 (0074 16 to 0077 16)	29	
INT1	+120 to +123 (0078 16 to 007B16)	30	INT interrupt
INT2	+124 to +127 (007C 16 to 007F16)	31	
	+128 to +131 (0080 16 to 008316)	32	M16C/60, M16C/20
Software interrupt (4)	to	to	series software manual
	+252 to +255 (00FC 16 to 00FF16)	63	

NOTES:

1. Address relative to address in INTB.

3. During I²C bus mode, NACK and ACK interrupts comprise the interrupt source.

4. These interrupts cannot be disabled using the I flag.

5. Bus collision detection:

During I²C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.



^{2.} Set the IFSR6 and IFSR7 bits in the IFSR register.

During IEBus mode, this bus collision detection constitutes the cause of an interrupt.

9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the I flag in the FLG register, IPL, and the ILVL2 to ILVL0 bits in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3.1 shows the interrupt control registers.

Figure 9.3.2 shows the IFSR, IFSR2A registers.





Figure 9.3.1. Interrupt Control Registers

RENESAS



Figure 9.3.2. IFSR Register and IFSR2A Register



9.3.1 | Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

9.3.2 IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 9.3.3.1 shows the settings of interrupt priority levels and Table 9.3.3.2 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

· I flag is set to "1"

· IR bit is set to "1"

interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 9.3.3.2. Interrupt Priority Levels Table 9.3.3.1. Settings of Interrupt Priority Levels

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

Enabled by IPL



9.4 Interrupt Sequence

An interrupt sequence (the devicebehavior from the instant an interrupt is accepted to the instant the interrupt routine is executed) is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 9.4.1 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register⁽¹⁾.
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register ⁽¹⁾ is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

NOTE:

1. This register cannot be used by user.

CPU clock	
Address bus	Address Indeterminate ⁽¹⁾ SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate ⁽¹⁾ SP-2 SP-4 vec vec+2 contents
RD ⁽²⁾	
WR ⁽²⁾	
	 NOTES: 1. The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions. 2. RD is the internal signal which is set to "L" when the internal memory is read out and WR is the internal signal which is set to "L" when the internal memory is written.

Figure 9.4.1. Time Required for Executing Interrupt Sequence

RENESAS

9.4.1 Interrupt Response Time

Figure 9.4.1.1 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes the time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 9.4.1.1) and the time during which the interrupt sequence is executed ((b) in Figure 9.4.1.1).



Figure 9.4.1.1. Interrupt response time

9.4.2 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 9.4.2.1 is set in the IPL. Shown in Table 9.4.2.1 are the IPL values of software and special interrupts when they are accepted.

Table Q / 2 1	IPI I aval That is Se	t to IPI When A	Software or S	nacial Interrun	t is Acconted
Table 9.4.2.1.	IFL Level Inal is Se		Sollware of S	pecial interrup	i is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, $\overline{\text{NMI}}$, Oscillation stop and re-oscillation detection,	7
voltage down detection	
Software, address match, DBC, single-step	Not changed

9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 9.4.3.1 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 9.4.3.1. Stack Status Before and After Acceptance of Interrupt Request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the $SP^{(1)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. **Figure 9.4.3.2** shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 9.4.3.2. Operation of Saving Register

9.4.4 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

9.5 Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 9.5.1 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.



Figure 9.5.1. Hardware Interrupt Priority

9.5.1 Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 9.5.1.1 shows the circuit that judges the interrupt priority level.



Figure 9.5.1.1. Interrupts Priority Select Circuit

9.6 INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register.

To use the $\overline{INT4}$ interrupt, set the IFSR6 bit in the IFSR register to "1" (= $\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR7 bit in the IFSR register to "1" (= $\overline{INT5}$).

After modifiying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (=interrupt not requested) before enabling the interrupt.

The INT5 input has an effective digital debounce function for a noize rejection. Refer to **16.6 Digital Debounce function** for this detail. When using INT5 interrupt to exit stop mode, set the P17DDR register to "FF16" before entering stop mode.

Figure 9.6.1 shows the IFSR register.



Figure 9.6.1. IFSR Register



9.7 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low, after the $\overline{\text{NMI}}$ interrupt was enabled by writing a "1" to PM24 bit in the PM2 register. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt, once it is enabled.

The input level of this NMI interrupt input pin can be read by accessing the P8_5 bit in the P8 register.

NMI is disabled by default after reset (the pin is a GPIO pin, P85) and can be enabled using PM24 bit in the PM2 register. Once enabled, it can only be disabled by a reset signal.

The $\overline{\text{NMI}}$ input has an effective digital debounce function for a noise rejection. Refer to **16.6 Digital Debounce Function** for this detail. When using $\overline{\text{NMI}}$ interrupt to exit stop mode, set the NDDR register to "FF16" before entering stop mode.

9.8 Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10_4 to PD10_7 bits in the PD10 register set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 9.8.1 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.



Figure 9.8.1. Key Input Interrupt

9.9 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 1). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

• Rewrite the content of the stack and then use the REIT instruction to return.

• Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 9.9.1 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Figure 9.9.1 shows the AIER, RMAD0 and RMAD1 registers.

Table 9.9.1. Value of the PC that is saved to the stack area when an address match interrupt request is accepted.

	Value of the PC that is saved to the stack area					
2-byte op-cool 1-byte op-cool ADD.B:S OR.B:S STNZ.B CMP.B:S JMPS MOV.B:S	le instruction le instructions w #IMM8,dest #IMM8,dest #IMM8,dest #IMM8 #IMM8	/hich are follo SUB.B:S MOV.B:S STZX.B PUSHM JSRS lowever, dest	wed: #IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8 =A0 or A1)	AND.B:S STZ.B POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions oth	The address indicated by the RMADi register +1					

Value of the PC that is saved to the stack area : Refer to "Saving Registers".

Op-code is an abbreviation of Operation Code. It is a portion of instruction code.

Refer to Chapter 4 Instruction Code/Number of Cycles in M16C/60, M16C/20 Series Software Manual. Op-code is shown as a bold-framed figure directly below the Syntax.

Table 9.9.2. Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1



Figure 9.9.1. AIER Register, RMAD0 and RMAD1 Registers



10. Watchdog Timer

The watchdog timer is the function that detects when a program is out of control. Use the watchdog timer is recommended to improve reliability of the system. The watchdog timer contains a 15-bit counter which is decremented by the CPU clock that the prescaler divides. The PM12 bit in the PM1 register determines whether to generate a watchdog timer interrupt request or reset the watchdog timer when the watchdog timer underflows. The PM12 bit can only be set to "1" (reset). Once the PM12 bit is set to "1", it cannot be changed to "0" (watchdog timer interrupt) by program. Refer to "5.3 Watchdog Timer Reset" for watchdog timer reset.

When the main clock, on-chip oscillator clock, or PLL clock runs as CPU clock, the WDC7 bit in the WDC register determines whether the prescaler divides the clock by 16 or 128. When the sub clock runs as CPU clock, the prescaler divides the clock by 2 regardless of the WDC7 bit setting. Watchdog timer cycle is calculated as follows. Marginal errors, due to the prescaler, may occur in watchdog timer cycle.

With main clock source chosen for CPU clock, on-chip oscillator clock, PLL clock

Watchdog timer period = Prescaler dividing (16 or 128) X Watchdog timer count (32768) CPU clock

With sub-clock chosen for CPU clock

Watchdog timer period = Prescaler dividing (2) X Watchdog timer count (32768) CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

Write the WDTS register with shorter cycle than the watchdog timer cycle. Set the WDTS register also in the beginning of the watchdog timer interrupt routine.

In stop mode, wait mode and when erase/program opration is excuting in EW1 mode without erase suspend requeired, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 10.1 shows the block diagram of the watchdog timer. Figure 10.2 shows the watchdog timer-related registers.



Figure 10.1. Watchdog Timer Block Diagram

RENESAS



Figure 10.2 WDC Register and WDTS Register

10.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

(1) Set the PRC1 bit in the PRCR register to "1" (enable writes to PM1 and PM2 registers).

(2) Set the PM12 bit in the PM1 register to "1" (reset when the watchdog timer underflows).

(3) Set the PM22 bit in the PM2 register to "1" (on-chip oscillator clock used for the watchdog timer count source).

(4) Set the PRC1 bit in the PRCR register to "0" (disable writes to PM1 and PM2 registers).

(5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to "1" results in the following conditions

- The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
- The on-chip oscillator starts oscillating, and the in-chip oscillator clock becomes the watchdog timer count source.

Watchdog timer period = Watchdog timer count (32768) on-chip oscillator clock

- The CM10 bit in the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode.

11. DMAC

Note

Do not use UART0 transfer and UART0 reception interrupt request as a DMA request in the 42-pin package.

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 11.1 shows the block diagram of the DMAC. Table 11.1 shows the DMAC specifications. Figures 11.2 to 11.4 show the DMAC-related registers.



Figure 11.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0,1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register is set to "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to **11.4 DMA Requests**.

Ite	m	Specification			
No. of channels	3	2 (cycle steal method)			
Transfer memo	ry space	• From any address in the 1M bytes space to a fixed address			
		 From a fixed address to any address in the 1M bytes space 			
		 From a fixed address to a fixed address 			
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)			
DMA request fa	actors (1, 2)	Falling edge of INT0 or INT1			
		Both edge of INT0 or INT1			
		Timer A0 to timer A4 interrupt requests			
		Timer B0 to timer B2 interrupt requests			
		UART0 transfer, UART0 reception interrupt requests			
		UART1 transfer, UART1 reception interrupt requests			
		UART2 transfer, UART2 reception interrupt requests			
		A/D conversion interrupt requests			
		Software triggers			
Channel priority	/	DMA0 > DMA1 (DMA0 takes precedence)			
Transfer unit		8 bits or 16 bits			
Transfer addres	ss direction	forward or fixed (The source and destination addresses cannot both be			
		in the forward direction.)			
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter ($i = 0,1$)			
		underflows after reaching the terminal count.			
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value			
		of the DMAi transfer counter reload register and a DMA transfer is con			
		tinued with it.			
DMA interrupt requ	est generation timing	When the DMAi transfer counter underflowed			
DMA startup		Data transfer is initiated each time a DMA request is generated when the			
		DMAE bit in the DMAiCON register is set to "1" (enabled).			
DMA shutdown	Single transfer	 When the DMAE bit is set to "0" (disabled) 			
		 After the DMAi transfer counter underflows 			
	Repeat transfer	When the DMAE bit is set to "0" (disabled)			
		When a data transfer is started after setting the DMAE bit to "1" (en			
		abled), the forward address pointer is reloaded with the value of the			
		SARi or the DARi pointer whichever is specified to be in the forward			
		direction and the DMAi transfer counter is reloaded with the value of th			
		DMAi transfer counter reload register.			

Table 11.1 DMAC Specifications

N OTES:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.

b7 b6 b5 b4 b3	b2 b1 b0	Symbol DM0SL		Addres 03B81	s After reset 6 0016		
			Bit	name	Function	ı	RW
		DSEL0	DMA request cause		Refer to note		RW
		DSEL1	select bit				RW
			-				RW
		DSEL3					RW
		 (b5-b4)	Nothing is When read	assigned. Wi I, its content is	hen write, set to "0". s "0".		
		DMS	DMA request cause expansion select bit		0: Basic cause of reque 1: Extended cause of r	est equest	RW
<u></u>		DSR	Software D request bit	MA	A DMA request is gene setting this bit to "1" wh bit is "0" (basic cause) DSEL3 to DSEL0 bits a (software trigger). The value of this bit wh	erated by hen the DMS and the are "0001 2" hen read is "0".	RW
	s of DMA0 re	quests can be	selected by	a combination	n of DMS bit and DSEL3	to DSEL0 bits in	n the
1. The causes manner des	scribed belov	w.	est)	DMS=1(exte	nded cause of request)		
1. The causes manner des DSEL3 to DSEL0 0 0 0 02	DMS=0(bas Falling edge	N. ic cause of required of INTO pin	est)	DMS=1(exte	nded cause of request)		
1. The causes manner des DSEL3 to DSEL0 0 0 0 02 0 0 0 12	DMS=0(bas Falling edge Software trig	w. ic cause of reque of INTO pin iger	est)	DMS=1(exte	nded cause of request)		
1. The causes manner des DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02	DMS=0(bas Falling edge Software trig Timer A0	N. ic cause of reque of INTO pin iger	est)	DMS=1(exte - -	nded cause of request)		
1. The causes manner des DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 12	DMS=0(bas Falling edge Software trig Timer A0 Timer A1	w. of INTO pin gger	est)	DMS=1(exte - - -	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 0 1 02 0 0 1 12 0 1 1002	DMS=0(bas Falling edge Software trig Timer A0 Timer A1	N. of INTO pin Iger	est)	DMS=1(exte - - - - -	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 02 0 1 02 0 1 02 0 1 02	DMS=0(bas Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3	N. ic cause of required of INTO pin iger	est)	DMS=1(exte	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 0 1 02 0 1 0 02 0 1 0 02 0 1 0 12 0 1 0 02 0 1 0 12 0 1 0 12 0 1 1 02	DMS=0(bas Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3	v. ic cause of reque of INT0 pin ger	est)	DMS=1(exte - - - - Two edges c	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 12 0 1 102 0 1 0 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12 0 1 12	DMS=0(bas Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0	v. ic cause of reque of INTO pin Iger	est)	DMS=1(exte - - - - - Two edges c	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 02 0 1 12 0 1 0 02 0 1 1 02 0 1 1 12 0 1 1 12 0 1 1 02 0 1 1 12 1 0 002	DMS=0(bas Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1	v. ic cause of reque of INTO pin Iger	est)	DMS=1(exte - - - - - - Two edges c - -	nded cause of request)		
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 1 02 0 1 012 0 1 0 12 0 1 0 12 0 1 1 12 0 1 1 12 0 1 1 12 0 1 1 12 0 1 1 12 0 1 1 12 1 0 0 02 1 0 0 12	DMS=0(bas Falling edge Software trig Timer A0 Timer A1 Timer A3 Timer A3 Timer B0 Timer B1 Timer B2	N. of INTO pin Iger	est)	DMS=1(exter 	nded cause of request)		

--

-

Figure 11.2 DM0SL Register

UARTO transmit UARTO receive UART2 transmit UART2 receive

A/D conversion UART1 transmit



b7 b6 b5 b4 b3	b2 b1 b0	Symbol DM1SL		Address 03BA16	After reset		
+	┙╷┛╷┛╷	J					
		Bit symbol	Bit	t name	Functior	1	R۱
		DSFL0			Defende ente		R
			select bit	lest cause	Refer to note		R
		DSEL1	1				R
			-				
		(b5-b4)	When rea	d, its content is	en write, set to "0". "0".		-
		DMS	DMA requeer	lest cause a select bit	0: Basic cause of requ 1: Extended cause of r	est request	R
		DSR	Software I request bi	DMA t	A DMA request is gene setting this bit to "1" wh bit is "0" (basic cause) DSEL3 to DSEL0 bits a (software trigger). The value of this bit wh	erated by hen the DMS and the are "0001 2" hen read is "0".	R
DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12	DMS=0(ba Falling edg Software to Timer A0	asic cause of req ge of INT1 pin rigger	uest)	DMS=1(exte	nded cause of request)		
01002	Timer A1			-		-	
01012	Timer A3			-		-	
01112	Timer B0			Two edges c	of INT1	1	
10002	Timer B1			-		4	
10012	LIART0 tra	nsmit		-		-	
10112	UART0 red	ceive		-		1	
11002	UART2 tra	insmit		-		-	
11102	A/D conve	rsion		-		-	
1 1 1 12	UART1 red	ceive		-]	
DMAi control	register(i=	=0,1)					
b7 b6 b5 b4 b3	b2 b1 b0	Symbol DM0COI DM1COI	N N	Address 002C16 003C16	After reset 00000X002 00000X002		
		Bit symbol	E	Bit name	Functio	on	R
		DMBIT	Transfer u	init bit select bit	0 : 16 bits 1 : 8 bits		R
		DMASL	Repeat tra	ansfer mode	0 : Single transfer 1 : Repeat transfer		R
	<u> </u>	DMAS	DMA requ	est bit	0 : DMA not request 1 : DMA requested	ted	R (
		DMAE	DMA enat	ole bit	0 : Disabled 1 : Enabled		R
		DSD	Source ad select bit (ldress direction (2)	0 : Fixed 1 : Forward		R
		DAD	Destinatio direction s	n address select bit (2)	0 : Fixed 1 : Forward		R
		(b7-b6)	Nothing read, its	is assigned. V content is "0".	Vhen write, set to "0".	When	
		(b7-b6)	read, its	content is "0".			

Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Register

RENESAS



Figure 11.4 SAR0 and SAR1, DAR0 and DAR1, TCR0 and TCR1 Registers

11.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. Furthermore, the bus cycle itself is extended by a software wait.

11.1.1 Effect of Source and Destination Addresses

If the transfer unit is 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit is 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

11.1.2 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 11.1.1 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units and when both the source address and destination address are an odd address ((2) in Figure 11.1.1), two source read bus cycles and two destination write bus cycles are required.



CPU clock	
Address bus	CPU use Source Destination Dummy CPU use
RD signal	
 WR signal	
Data – bus –	CPU use Source Destination CPU use CPU use
(2) When the	transfer unit is 16 bits and the source address of transfer is an odd address
CPU clock	
Address bus	CPU use Source Source + 1 Destination CPU use CPU use
RD signal	
WR signal	
Data – bus	CPU use Source + 1 Destination CPU use
CPU clock	CPU use Source Destination CPU use
WR signal	
Data bus	CPU use X Source X Destination X CPU use CPU use
(4) When the	source read cycle under condition (2) has one wait state inserted
Address	CPU use Source Source + 1 Destination Dummy cycle
 RD signal	
 WR signal	
Data – bus –	CPU use Source Source + 1 Destination CPU use

Figure 11.1.1 Transfer Cycles for Source Read

11.2. DMA Transfer Cycles

Any combination of even or odd transfer read and write adresses is possible. Table 11.2.1 shows the number of DMA transfer cycles. Table 11.2.2 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

2

2

Transfer unit	Access address	No. of read cycles	No. of write cycles
8-bit transfers	Even	1	1
(DMBIT= "1")	Odd	1	1
16-bit transfers	Even	1	1

Table 11.2.1 DMA Transfer Cycles

Odd

Table 11.2.2 Coefficient j, k

	Internal area							
	Internal R	OM, RAM	SFR					
	No wait	With wait	1 wait	2 wait				
j	1	2	2	3				
k	1	2	2	3				

NOTE:

(DMBIT= "0")

1. Depends on the set value of PM20 bit in PM2 register.
11.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

(1) Reload the forward address pointer with the SARi register value when the DSD bit in the DMiCON register is "1" (forward) or the DARi register value when the DAD bit in the DMiCON register is "1" (forward).
(2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

11.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits in the DMiSL register (i = 0, 1) on either channel. Table 11.4.1 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA factor	DMAS bit in the DMiCON register			
Divivendotor	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"		
Software trigger	When the DSR bit in the DMiSL register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program 		
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits in the DMiSL register has its IR bit set to "1"			

Table 11.4.1 Timing at Which the DMAS Bit Changes State

11.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of CPU clock), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 11.5.1 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 11.5.1, occurs more than one time, the DAMS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.



Figure 11.5.1 DMA Transfer by External Factors

12. Timer

Note

The TB2IN pin is not available in the 42-pin package. Do not use functions associated with the TB2IN pin.

Eight 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (three). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 12.1 and 12.2 show block diagrams of timer A and timer B configuration, respectively.



Figure 12.1. Timer A Configuration



Figure 12.2. Timer B Configuration

12.1 Timer A

Figure 12.1.1 shows a block diagram of the timer A. Figures 12.1.2 to 12.1.4 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.



Figure 12.1.1. Timer A Block Diagram



Figure 12.1.2. TA0MR to TA4MR Registers



Figure 12.1.3. TA0 to TA4 Registers, TABSR Register, and UDF Register

One-shot start flag	Symbo ONSF	l Address 038216	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TA0OS	Timer A0 one-shot start flag	The timer starts counting by setting	RW
	TA1OS	Timer A1 one-shot start flag	TMOD0 bits in the TAiMR register	RW
	TA2OS	Timer A2 one-shot start flag	(i = 0 to 4) is set to '102' (= one- shot timer mode) and the MR2 bit	RW
	TA3OS	Timer A3 one-shot start flag	in the TAiMR register is set to "0"	RW
	TA4OS	Timer A4 one-shot start flag	its content is "0".	RW
	TAZIE	Z-phase input enable bit	0 : Z-phase input disabled 1 : Z-phase input enabled	RW
l	TA0TGL	Timer A0 event/trigger select bit	b7 b6 0 0 : Input on TA0IN is selected (1)	RW
	TA0TGH		1 0 : TA4 overflow is selected (2) 1 1 : TA1 overflow is selected (2)	RW

NOTES:

1. Make sure the PD7_1 bit in the PD7 register is set to "0" (= input mode).

2. Overflow or underflow.

Trigger select register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRGSR	Address A 038316	After reset 0016	
	Bit symbol	Bit name	Function	RW
	TA1TGL	Timer A1 event/trigger select bit	b1 b0 0 0 : Input on TA1IN is selected (1) 0 1 : TB2 overflow is selected (2)	RW
· · · · · · · · · · · · · · · · · · ·	TA1TGH		1 0 : TA0 overflow is selected (2) 1 1 : TA2 overflow is selected (2)	RW
	TA2TGL	Timer A2 event/trigger select bit	b3 b2 0 0 : Input on TA2IN is selected (1) 0 1 : TB2 overflow is selected (2)	RW
	TA2TGH		1 0 : TA1 overflow is selected (2) 1 1 : TA3 overflow is selected (2)	RW
· · · · · · · · · · · · · · · · · · ·	TA3TGL	Timer A3 event/trigger select bit	b5 b4 0 0 : Input on TA3IN is selected (1) 0 1 : TB2 overflow is selected (2)	RW
	TA3TGH		1 0 : TA2 overflow is selected (2) 1 1 : TA4 overflow is selected (2)	RW
	TA4TGL	Timer A4 event/trigger select bit	b7 b6 0 0 : Input on TA4IN is selected (1) 0 1 : TB2 overflow is selected (2)	RW
	TA4TGH		1 0 : TA3 overflow is selected (2) 1 1 : TA0 overflow is selected (2)	RW

NOTES:

1. Make sure the port direction bits for the TA1IN to TA4IN pins are set to "0" (= input mode).

2. Overflow or underflow.

Clock prescaler reset flag



Figure 12.1.4. ONSF Register, TRGSR Register, and CPSRF Register

12.1.1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 12.1.1.1). Figure 1.2.1.1.1 shows TAiMR register in timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents and continues counting
Divide ratio	1/(n+1) n: set value of TAi register (i= 0 to 4) 000016 to FFFF16
Count start condition	Set TAiS bit in the TABSR register to "1" (= start counting)
Count stop condition	Set TAiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TAilN pin function	I/O port or gate input
TAiout pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Gate function
	Counting can be started and stopped by an input signal to TAiIN pin
	Pulse output function
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.
	When not counting, the pin outputs a low.

Table 12.1.1.1. Specifications in Timer Mode



Figure 12.1.1.1. Timer Ai Mode Register in Timer Mode

12.1.2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 12.1.2.1 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 12.1.2.2 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 12.1.2.1 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 12.1.2.2 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal). Figure 12.1.2.2 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal).

Item	Specification			
Count source	• External signals input to TAIIN pin (i=0 to 4) (effective edge can be selected			
	in program)			
	Timer B2 overflows or underflows,			
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,			
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows			
Count operation	Up-count or down-count can be selected by external signal or program			
	• When the timer overflows or underflows, it reloads the reload register con-			
	tents and continues counting. When operating in free-running mode, the			
	timer continues counting without reloading.			
Divided ratio	1/ (FFFF16 - n + 1) for up-count			
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16			
Count start condition	Set TAiS bit in the TABSR register to "1" (= start counting)			
Count stop condition	Set TAiS bit to "0" (= stop counting)			
Interrupt request generation timing	Timer overflow or underflow			
TAilN pin function	I/O port or count source input			
TAiout pin function	I/O port, pulse output, or up/down-count select input			
Read from timer	Count value can be read by reading TAi register			
Write to timer	• When not counting and until the 1st count source is input after counting start			
	Value written to TAi register is written to both reload register and counter			
	When counting (after 1st count source input)			
	Value written to TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select function	Free-run count function			
	Even when the timer overflows or underflows, the reload register content is			
	not reloaded to it			
	Pulse output function			
	Whenever the timer underflows or underflows, the output polarity of TAiOUT			
	pin is inverted. When not counting, the pin outputs a low.			

Table 12.1.2.1. Specifications in Event Counter Mode (when not processing two-phase pulse signal)

57 bé	0 b5 b	b4 b3	b2 b1 b0 0 1	TAC	Symbol Add DMR to TA4MR 039616 to	ress After reset o 039A16 0016	
				Bit symbol	Bit name	Function	RW
			1 4	TMOD0	Operation mode select bit	b1 b0	RW
			ļ i	TMOD1		0 1 : Event counter mode (1)	RW
				MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪T pin functions as I/O port) 1 : Pulse is output (TAio∪T pin functions as pulse output pin)	RW
		MR1	Count polarity select bit (2)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	RW		
		MR2	Up/down switching cause select bit	0 : UDF register 1 : Input signal to TAio∪⊤ pin (3)	RW		
		MR3	Must be set to "0" in event counter mode		RW		
				TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
l				TCK1	Can be "0" or "1" when not processing	using two-phase pulse signal	RW

- NOTES:
 - 1. During event counter mode, the count source can be selected using the ONSF and TRGSR registers.
- Effective when the TAITGH and TAITGL bits in the ONSF or TRGSR register are '002' (TAIN pin input).
 Count down when input on TAIOUT pin is low or count up when input on that pin is high. The port direction bit for TAIOUT pin must be set to "0" (= input mode).

Figure 12.1.2.1. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Item	Specification		
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i = 2 to 4)		
Count operation	 Up-count or down-count can be selected by two-phase pulse signal 		
	• When the timer overflows or underflows, it reloads the reload register con-		
	tents and continues counting. When operating in free-running mode, the		
	timer continues counting without reloading.		
Divide ratio	1/ (FFFF16 - n + 1) for up-count		
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16		
Count start condition	Set TAiS bit in the TABSR register to "1" (= start counting)		
Count stop condition	Set TAiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer overflow or underflow		
TAilN pin function	Two-phase pulse input		
TAIOUT pin function	Two-phase pulse input		
Read from timer	Count value can be read by reading timer A2, A3 or A4 register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TAi register is written to reload register		
	(Transferred to counter when reloaded next)		
Select function ⁽¹⁾	 Normal processing operation (timer A2 and timer A3) 		
	The timer counts up rising edges or counts down falling edges on TAjIN		
	(j=2, 3) pin when input signals on TAjo∪⊤ pin is "H".		
	(j-2,3) Up- Up- Up- Down- Down- Down- count count count count count		
	 Multiply-by-4 processing operation (timer A3 and timer A4) 		
	If the phase relationship is such that TAk $N(k=3, 4)$ pin goes "H" when the		
	input signal on TAkOUT pin is "H", the timer counts up rising and falling		
	edges on TAkOUT and TAkIN pins. If the phase relationship is such that		
	TAkIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer		
	counts down rising and falling edges on TAkOUT and TAkIN pins.		
	Count up all edges Count down all edges		
	Count up all edges Count down all edges		
	Counter initialization by Z-phase input (timer A3)		
	The timer count value is initialized to 0 by Z-phase input.		
NOTE:			

Table 12.1.2.2. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.



• Set the TAITGH and TAITGL bits in the TRGSR register to '002' (TAIIN pin input).

• Set the port direction bits for TAIN and TAIOUT to "0" (input mode).

Figure 12.1.2.2. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing "000016" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (= Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 12.1.2.1.1 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.



Figure 12.1.2.1.1. Two-phase Pulse (A phase and B phase) and the Z Phase

12.1.3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 12.1.3.1.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 12.1.3.1 shows the TAiMR register in one-shot timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit in the TABSR register is set to "1" (start counting) and one of the
	following triggers occurs.
	 External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	• The TAiOS bit in the ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	• TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.

Table 12.1.3.1. Specifications in One-shot Timer Mode

7 b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0 0 1 0	Sym TA0MR t	bol Address o TA4MR 39616 to 039A	After reset A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1		1 0 : One-shot timer mode	RW
	MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪⊤ pin functions as I/O port) 1 : Pulse is output (TAio∪⊤ pin functions as a pulse output pin)	RW
	MR1	External trigger select bit (1)	0 : Falling edge of input signal to TAi IN pin ⁽²⁾ 1 : Rising edge of input signal to TAi IN pin ⁽²⁾	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	Must be set to "0" in one-s	hot timer mode	RW
	ТСК0	Count source select bit	b7 b6 0 0 : f1 or f2	RW
	TCK1		0 1 : 18 1 0 : f32 1 1 : fC32	RW

1. Effective when the TAiTGH and TAiTGL bits in the ONSF or TRGSR register are '002' (TAiIN pin input).

2. The port direction bit for the TAin pin must be set to "0" (= input mode).

Figure 12.1.3.1. TAIMR Register in One-shot Timer Mode



12.1.4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 12.1.4.1). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 12.1.4.1 shows TAiMR register in pulse width modulation mode. Figures 12.1.4.2 and 12.1.4.3 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Table 12.1.4.1	. Specifications	in Pulse	Width	Modulation	Mode
----------------	------------------	----------	-------	------------	------

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting
	 The timer is not affected by a trigger that occurs during counting
16-bit PWM	• High level width n / fj n : set value of TAi register (i=o to 4)
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)
8-bit PWM	• High level width n x (m+1) / fj n : set value of TAi register high-order address
	• Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAi register low-order address
Count start condition	 TAiS bit in theTABSR register is set to "1" (= start counting)
	 The TAiS bit is set to "1" and external trigger input from the TAiIN pin
	• The TAiS bit is set to "1" and one of the following external triggers occurs
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
Count stop condition	TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	PWM pulse goes "L"
TAilN pin function	I/O port or trigger input
TAIOUT pin function	Pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)

b7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1 1 1 1	S TAON	ymbol Ad IR to TA4MR 039616	dress After reset to 039A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	b1 b0	RW
	TMOD1	select bit	1 1 : PWM mode	RW
MRC	MR0	Pulse output funcion select bit	0: Pulse is not output (TAiOUT pin functions as I/O port) 1: Pulse is output (TAiOUT pin functions as a pulse output pin)	RW
	MR1	External trigger select bit ⁽¹⁾	0: Falling edge of input signal to TAi m pin ⁽²⁾ 1: Rising edge of input signal to TAi m pin ⁽²⁾	RW
MR2		Trigger select bit	0 : Write "1" to TAiS bit in the TASF register 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 12.1.4.1. TAIMR Register in Pulse Width Modulation Mode

2. The port direction bit for the TAilN pin must be set to "0" (= input mode).









Figure 12.1.4.3. Example of 8-bit Pulse Width Modulator Operation

12.2 Timer B

Note			
The TR2IN nin for Timer	B2 is not available in 42-nin nackage		
	bz is not available in 42 pin package.		
[Precautions when usi	ing Timer B2]		
Event Counter Mode	The external input signals cannot be counted. Set the TCK1 bit in the		
	TB2MR register to "1" when using the Event Count Mode.		
Pulse Period/Pulse Width Measurement Mode			
	This mode connot be used.		

Figure 12.2.1 shows a block diagram of the timer B. Figures 12.2.2 and 12.2.3 show registers related to the timer B.

Timer B supports the following four modes. Use the TMOD1 and TMOD0 bits in the TBiMR register (i = 0 to 2) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.
- A/D trigger mode: The timer starts counting by one trigger until the count value becomes 000016. This mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D converter to start A/D conversion.



Figure 12.2.1. Timer B Block Diagram



Figure 12.2.2. TB0MR to TB2MR Registers



12. Timer



Figure 12.2.3. TB0 to TB2 Registers, TABSR Register, CPSRF Register

12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 12.2.1.1). Figure 12.2.1.1 shows TBiMR register in timer mode.

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Down-count	
	• When the timer underflows, it reloads the reload register contents and	
	continues counting	
Divide ratio	1/(n+1) n: set value of TBi register (i= 0 to 2) 000016 to FFFF16	
Count start condition	Set TBiS bit ⁽¹⁾ to "1" (= start counting)	
Count stop condition	Set TBiS bit to "0" (= stop counting)	
Interrupt request generation timing	Timer underflow	
TBilN pin function	I/O port	
Read from timer	Count value can be read by reading TBi register	
Write to timer	• When not counting and until the 1st count source is input after counting start	
	Value written to TBi register is written to both reload register and counter	
	 When counting (after 1st count source input) 	
	Value written to TBi register is written to only reload register	
	(Transferred to counter when reloaded next)	

Table 12.2.1.1	Specifications	in	Timer	Mode
----------------	----------------	----	-------	------

NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.

7 b6 b5 b4 b3 b2 b1 b0	Syn TB0MR t	nbol Address o TB2MR 039B16 to 039D	After reset 16 00XX00002	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	bibo	RW
	TMOD1		0 0 : Timer mode of A/D trigger mode	RW
	MR0	Has no effect in timer mode		RW
	MR1	Can be set to "0" or "1"		RW
	MR2	TB0MR register Must be set to "0" in timer mode		RW
		TB1MR, TB2MR registers Nothing is assigned. When content is indeterminate	write, set to "0". When read, its	
MR3		When write in timer mode, s content is indeterminate.	set to "0". When read in timer mode, its	RO
·	TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : f8 1 0 : f32 1 1 : fG32	RW
	TCK1			RW



12.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 12.2.2.1) . Figure 12.2.2.1 shows TBiMR register in event counter mode.

Item	Specification		
Count source	• External signals input to TBiIN pin (i=0 to 2) (effective edge can be selected		
	in program)		
	 Timer Bj overflow or underflow (j=i-1, except j=2 if i=0) 		
Count operation	Down-count		
	• When the timer underflows, it reloads the reload register contents and		
	continues counting		
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16		
Count start condition	Set TBiS bit ⁽¹⁾ to "1" (= start counting)		
Count stop condition	Set TBiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer underflow		
TBilN pin function	Count source input		
Read from timer	Count value can be read by reading TBi register		
Write to timer	When not counting and until the 1st count source is input after counting start		
	Value written to TBi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TBi register is written to only reload register		
	(Transferred to counter when reloaded next)		

 Table 12.2.2.1
 Specifications in Event Counter Mode

NOTE:

1. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.



12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 12.2.3.1). Figure 12.2.3.1 shows TBiMR register in pulse period and pulse width measurement mode. Figure 12.2.3.2 shows the operation timing when measuring a pulse period. Figure 12.2.3.3 shows the operation timing when measuring a pulse width.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 2) bit ⁽³⁾ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	 When an effective edge of measurement pulse is input⁽¹⁾
	• Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is
	set to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no over-
	flow) by writing to TBiMR register at the next count timing or later after MR3
	bit was set to "1". At this time, make sure TBiS bit is set to "1" (start count-
	ing).
TBiin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ⁽²⁾
Write to timer	Value written to TBi register is written to neither reload register nor counter

Table 12.2.3.1 Specifications in Pulse Period and Pulse Width Measurement Mode

NOTES:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.

3. The TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.

	TB0MR	to TB2MR 039B16	to 039D16 00XX00002	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	1 0 : Pulse period / pulse width	RW
	TMOD1	select bit	measurement mode	RW
	MR0	Measurement mode select bit	 ^{bbtz} 0 0: Pulse period measurement (Measurement between a falling edge and the next falling edge of measured pulse) 0 1: Pulse period measurement (Measurement between a rising edge and the next 	RW
	MR1		 rising edge of measured pulse) 1 0 : Pulse width measurement (Measurement between a falling edge and the next rising edge of measured pulse and between a rising edge and the next falling edge) 1 1 : Must not be set. 	RW
·	MR2	TB0MR register Must be set to "0" in p	bulse period and pulse width measurement mode	RW
		TB1MR, TB2MR regis Nothing is assigned.	sters When write, set to "0". When read, its content turns out to be	—
	MR3	Timer Bi overflow flag ⁽¹⁾	0 : Timer did not overflow 1 : Timer has overflowed	RO
	TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : fe	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 12.2.3.1 TBiMR Register in Pulse Period and Pulse Width Measurement Mode



Figure 12.2.3.2 Operation timing when measuring a pulse period

"H" "L" Transfer Transfer Transfer (indeterminate of (measured value))
nter(1)(1)(1)(2)
"1" "0"
"1" "0"
Set to "0" upon accepting an interrupt request or by "1" writing in program
TB0S to TB2S bits are assigned to the bit 5 to bit 7 in the TABSR register.
ed at completion of measurement. ved. n is for the case where the MR1 to MR0 bits in the TBiMR register are "102" (measure the ng edge to the next rising edge and the interval from a rising edge to the next falling edge of nulse).

Figure 12.2.3.3 Operation timing when measuring a pulse width

12.2.4 A/D Trigger Mode

A/D trigger mode is used as conversion start trigger for A/D converter in simultaneous sample sweep mode of A/D conversion or delayed trigger mode 0. This mode is used as conversion start trigger of A/D converter. A/D trigger mode is used in Timer B0 and Timer B1. In this mode, the timer starts counting by one trigger until the count value becomes 000016. Figure 12.2.4.1 shows the TBiMR register in A/D trigger mode and figure 12.2.4.2 shows the TB2SC register.

Item	Specification
Count Source	f1, f2, f8, f32, and fC32
Count Operation	Down count
	• When the timer underflows, reload register contents are reloaded before
	stopping counting
	• When a trigger is generated during the count operation, the count is not
	affected
Divide Ratio	1/(n+1) n: Setting value of TBi register (i=0,1)
	000016-FFF16
Count Start Condition	When the TBiS (i=0,1) bit in the TABSR register is "1"(count started), TBiEN
	(i=0,1) bit in TB2SC register is "1", and the following trigger is generated.
	(Selection based on TB2SEL bit in the TB2SC register)
	Timer B2 overflow or underflow
	Underflow of Timer B2 interrupt generation frequency counter setting
Count Stop Condition	After the count value is 000016 and reload register contents are reloaded
	Set the TBiS bit to "0"(count stopped)
Interrupt Request	Timer underflows ⁽¹⁾
Generation Timing	
TBiIN Pin Function	I/O port
Read From Timer	Count value can be read by reading TBi register
Write To Timer ⁽²⁾	• When writing in the TBi register during count stopped.
	Value is written to both reload register and counter
	When writing in the TBi register during count.
	Value is written to only reload register (Transfered to counter when reloaded next)

Table 12.2.4.1 A/D	Trigger Mode	Specifications
--------------------	--------------	----------------

NOTES:

1. A/D conversion is started by the timer underflow. For details refer to Section 14. A/D Converter.

2. When using in delayed trigger mode 0, set the larger value than the value of the timer B0 register to the timer B1 register.





Figure 12.2.4.1 TBiMR Register in A/D Trigger Mode



Figure 12.2.4.2 TB2SC Register



12.3 Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 12.3.1 lists the specifications of the three-phase motor control timer function. Figure 12.3.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figure 12.3.2 to Figure 12.3.8.

Item	Specification
Three-phase waveform output pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced cutoff input ⁽¹⁾	Input "L" to SD pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and \overline{V} -phase waveform control
	Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead timer timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase
	level respectively
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2
	Sawtooth wave modulation: count source x (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fC32
Three-phase PWM output width	Triangular wave modulation: count source x n x 2
	Sawtooth wave modulation: count source x n
	n: Setting value of TA4, TA1 and TA2 register (of TA4,
	TA41, TA1, TA11, TA2 and TA21 registers when setting
	the INV11 bit to "1"), 1 to 65535
	Count source: f1, f2, f8, f32, fC32
Dead time active disable function	Count source x p, or no dead time
	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Eable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable function
	Positive and negative-phases concurrent active detect function
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle
	basis through 15 times carrier wave cycle-to-cycle basis

Table 12.3.1. Three-phase Motor Control Timer Function Specifications

NOTES:

1. When the INV02 bit in the INVC0 register is set to "1" (three-phase motor control timer function), the SD function of the P85/SD pin is enabled. At this time, the P85 pin cannot be used as a programmable I/O port. When the SD function is not used, apply "H" to the P85/SD pin.

2. When the IVPCR1 bit in the TB2SC register is set to "1" (enable three-phase output forced cutoff by SD pin input), and "L" is applied to the SD pin, the related pins enter high-impedance state regardless of the functions which are used. When the IVPCR1 bit is set to "0" (disabled three-phase output forced cutoff by SD pin input) and "L" is applied to the SD pin, the related pins can be selected as a programmable I/ O port and the setting of the port and port direction registers are enable.

 Related pins
 P72/CLK2/TA1out/V/RxD1

 P73/CTS2/RTS2/TA1IN/V/TxD1

 P74/TA2out/W

 P75/TA2IN/W

 P80/TA4out/U

 P81/TA4IN/U



Figure 12.3.1. Three-phase Motor Control Timer Functions Block Diagram

7 b6 b5 b4 b3 b2 b1 b0	Symbol INVC0	Address 034816	After reset 0016	
	Bit symbol	Bit name	Description	RW
	INV00	Effective interrupt output polarity select bit (3)	 0: The ICTB2 counter is incremented by one on the rising edge of the timer A1 reload control signal 1: The ICTB2 counter is incremented by one on the falling edge of the timer A1 reload control signal 	RW
	INV01	Effective interrupt output specification bit (2, 3)	 ICTB2 counter incremented by 1 at a timer B2 underflow Selected by INV00 bit 	RW
	INV02	Mode select bit (4)	0: Three-phase motor control timer function unused 1: Three-phase motor control timer function (5)	RW
	INV03	Output control bit (6)	0: Three-phase motor control timer output disabled (5) 1: Three-phase motor control timer output enabled (10)	RW
	INV04	Positive and negative phases concurrent output disable bit	0: Simultaneous active output enabled 1: Simultaneous active output disabled	RW
	INV05	Positive and negative phases concurrent output detect flag	0: Not detected yet 1: Already detected (7)	RW
	INV06	Modulation mode select bit (8)	0: Triangular wave modulation mode (9) 1: Sawtooth wave modulation mode	RW
	INV07	Software trigger select bit	Setting this bit to "1" generates a transfer trigger. If the INV06 bit is "1", a trigger for the dead time timer is also generated. The value of this bit when read is "0".	RW

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable). Note also that INV00 to INV02, INV04 and INV06 bits can only be rewritten when timers A1, A2, A4 and B2 are idle.

2. If this bit needs to be set to "1", set any value in the ICTB2 register before writing to it.

3. Effective when the INV11 bit is set to "1" (three-phase mode 1). If INV11 is set to "0" (three-phase mode 0), the ICTB2 counter is incremented by "1" each time the timer B2 underflows, regardless of whether the INV00 and INV01 bits are set. When setting the INV01 bit to "1", set the timer A1 count start flag before the first timer B2 underflow. When the INV00 bit is set to "1", the first interrupt is generated when the timer B2 underflows *n-1* times, if *n* is the value set in the ICTB2 counter. Subsequent interrupts are generated every *n* times the timer B2 underflow.

4. Setting the INV02 bit to "1" activates the dead time timer, U/V/W-phase output control circuits and ICTB2 counter.

5. When the INV02 bit is set to "1"(theee-phase control timer functions) and the INV03 is set to "0"(three-phase motor control timer output disabled), U, U, V, V, W and W pins, including pins shared with other output functions, enter a high-impedance state.

6. The INV03 bit is set to "0" in the following cases:

When reset

• When positive and negative go active (INV05="1") simultaneously while INV04 bit is set to "1"

• When set to "0" in a program

• When input on the SD pin changes state from "H" to "L" (The INV03 bit cannot be set to "1" when SD input is "L".) When both the INV04 and the INV05 bits are set to "1", the INV03 bit is set to "0".

7. Can only be set by writing "0" in a program, and cannot be set to "1".

8. The effects of the INV06 bit are described in the table below.

Item	INV06=0	INV06=1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing at which transferred from IDB0 to IDB1 registers to three-phase output shift register	Transferred only once synchronously with the transfer trigger after writing to the IDB0 to IDB1 registers	Transferred every transfer trigger
Timing at which dead time timer trigger is generated when INV16 bit is "0"	Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse	Synchronous with the transfer trigger and the falling edge of timer A1, A2, or A4 one-shot pulse
INV13 bit	Effective when INV11 is "1" and INV06 is "0"	Has no effect

Transfer trigger: Timer B2 underflow, write to the INV07 bit or write to the TB2 register when INV10 is "1"

9. If the INV06 bit is "1", set the INV11 bit to "0" (three-phase mode 0) and set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).

10. Individual pins can be disabled using PFCR register.

Figure 12.3.2. INVC0 Register



Three-ph	nase PWM c	ontrol regis	ter 1 ⁽¹⁾		
b7 b6 b5 b	04 b3 b2 b1 b0	Symbol INVC1	Address 034916	After reset 0016	
		Bit symbol	Bit name	Description	RW
		INV10	Timer A1, A2, A4 start trigger signal select bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the TB2 register (2)	RW
	· · · · · · · · · · · · · · · · · · ·	INV11	Timer A1-1, A2-1, A4-1 control bit (3)	0: Three-phase mode 0 (4) 1: Three-phase mode 1	RW
		INV12	Dead time timer count source select bit	0 : f1 or f2 1 : f1 divided by 2 or f2 divided by 2	RW
		INV13	Carrier wave detect flag (5)	0: Timer A1 reload control signal is "0" 1: Timer A1 reload control signal is "1"	RO
		INV14	Output polarity control bit	0 : Output waveform "L" active 1 : Output waveform "H" active	RW
		INV15	Dead time invalid bit	0: Dead time timer enabled 1: Dead time timer disabled	RW
		INV16	Dead time timer trigger select bit	0: Falling edge of timer A4, A1 or A2 one-shot pulse 1: Rising edge of three-phase output shift register (U, V or W phase) output (6)	RW
		(b7)	Reserved bit	This bit should be set to "0"	RW

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable). Note also that this register can only be rewritten when timers A1, A2, A4 and B2 are idle.

2. A start trigger is generated by writing to the TB2 register only while timer B2 stops.

3. The effects of the INV11 bit are described in the table below.

ltem	INV11=0	INV11=1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21, TA41 registers	Not used	Used
INV00 bit, INV01 bit	Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether the INV00 to INV01 bits are set.	Effect
INV13 bit	Has no effect	Effective when INV11 bit is set to "1" and INV06 bit is set to "0"

4. If the INV06 bit is set to "1" (sawtooth wave modulation mode), set this bit to "0" (three-phase mode 0). Also, if the INV11 bit is "0", set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).

5. The INV13 bit is effective only when the INV06 bit is set to "0" (triangular wave modulation mode) and the INV11 bit is set to "1" (three-phase mode 1).

6. If all of the following conditions hold true, set the INV16 bit to "1" (dead time timer triggered by the rising edge of three-phase output shift register output) The INV15 bit is set to "0" (dead time timer enabled). When the INV03 bit is set to "1" (three-phase motor control timer output enabled), the Dij bit and DiBj bit (i:U, V, or W, j: 0 to 1) have always different values (the positive-phase and negative-phase always output different levels during the period other than dead time).

Conversely, if either one of the above conditions holds false, set the INV16 bit to "0" (dead time timer triggered by the falling edge of one-shot pulse).

Figure 12.3.3. INVC1 Register



Three-phase output	ut buffer	register(i=0,1) ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbol IDB0 IDB1	Address 034A16 034B16	When reset 001111112 001111112	
	Bit symbol	Bit name	Function	RW
	DUi	U phase output buffer i	Write the output level	RW
	DUBi	Ū phase output buffer i	1: Inactive level	RW
	DVi	V phase output buffer i	When read, these bits show the three-phase output shift register value.	RW
	DVBi	\overline{V} phase output buffer i		RW
	DWi	W phase output buffer i		RW
	DWBi	\overline{W} phase output buffer i		RW
	(b7-b6)	Nothing is assigned. When we these contents are "0".	write, set to "0". When read,	RO

NOTE:

1. The IDB0 and IDB1 register values are transferred to the three-phase shift register by a transfer trigger. The value written to the IDB0 register aftera transfer trigger represents the output signal of each phase, and the next value written to the IDB1 register at the falling edge of the timer A1, A2 or A4 one-shot pulse represents the output signal of each phase.

Dead time timer (1, 2)



NOTES:

1. Use MOV instruction to write to this register.

2. Effective when the INV15 bit is set to "0" (dead time timer enable). If the INV15 bit is set to "1", the dead time timer is disabled and has no effect.

Timer B2 Interrupt Occurrences Frequency Set Counter

b7 b6 b5 b4 b3	b0	Symbol ICTB2	Address 034D16	After F Indete	Reset rminate	
			Function		Setting Range	RW
		If the INV01 bit is time timer B2 und = n, a timer B2 into occurrence of a tir If the INV01 bit is selected by the IN = n, a timer B2 into occurrence of a tir condition selected	"0" (ICTB2 counter erflows), assuming errupt is generated ner B2 underflow. "1" (ICTB2 counter V00 bit), assuming errupt is generated ner B2 underflow t by the INV00 bit.	r counted every the set value d at every nith r count timing the set value d at every nith hat meets the (1)	1 to 15	wo
		Nothing is assigned indeterminate.	ed. When write, se	t to "0". When re	ad, its content is	<u> </u>

NOTE:

1. Use MOV instruction to write to this register.

If the INV01 bit is set to "1", make sure the TB2S bit also is set to "0" (timer B2 count stopped) when writing to this register. If the INV01 bit is set to "0", although this register can be written even when the TB2S bit is set to "1" (timer B2 count start), do not write synchronously with a timer B2 underflow.

Figure 12.3.4. IDB0 Register, IDB1Register, DTT Register, and ICTB2 Register

	(b8) b0 b7	b0	TA2 TA4 TA11 (6,7) TA21 ^(6,7) TA41 ^(6,7)	038B16-038A16 038F16-038E16 034316-034216 034516-034416 034716-034616	Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	
			Function		Setting range	R۷
	·	Assuming the set starts counting the it n times. The pos the same time tim	value = n, upon a s e count source and sitive and negative er A, A2 or A4 stop	tart trigger the timer stops after counting phases change at s.	000016 to FFFF16	wo
3.Use MC 4. If the IN inactive 5. If the IN timer Ai transfer to the rr are trar	V instruction to V15 bit is "0" (c to an active lev V11 bit is "0" (r i (i = 1, 2 or 4) s rred to the reloa- eload register by hsferred to the re write to TA11 rec	write to these regi lead time timer en- el changes at the hree-phase mode art trigger. If the II d register by a timer the next timer Ai cload register alter nisters synchronou	sters. able), the positive c same time the deac 0), the TAi register NV11 bit is "1" (thre er Ai start trigger fir: start trigger. There nately. Isly with a timer B2	or negative phase whi d time timer stops. value is transferred t ee-phase mode 1), th st and then the TAi re after, the TAi1 registe	chever is going from to the reload register e TAi1 register value gister value is transf r and TAi register va	an by a is erre lues

Figure 12.3.5. TA1, TA2, TA4, TA11, TA21 and TA41 Registers



00		Ļ		TB2SC	Address 039E16	After Reset X00000002		
				Bit Symbol	Bit Name		Function	RW
				PWCON	Timer B2 reload timing switch bit (2)	0: Timer B2 under 1: Timer A output	flow at odd-numbered	RV
				IVPCR1	Three-phase output po SD control bit 1 (3, 4, 7)	t 0: Three-phase ou (high impedance 1: Three-phase ou (high impedance	Itput forcible cutoff by SD pin input e) disabled Itput forcible cutoff by SD pin input e) enabled	RV
				TB0EN	Timer B0 operation mo select bit	le 0: Other than A/D 1: A/D trigger mod	trigger mode de (5)	RW
				TB1EN	Timer B1 operation mo select bit	le 0: Other than A/D 1: A/D trigger mod	trigger mode de (5)	RW
				TB2SEL	Trigger select bit (6)	0: TB2 interrupt 1: Underflow of TE generation freq	32 interrupt uency setting counter [ICTB2]	RW
[]				(b6-b5)	Reserved bits	Set to 0		RW
				(b7)	Nothing is assigned. I When read, the conte	necessary, set to 0. t is 0.		[-
 a. When B2 undo When mode). Relate and se level (" when t pins U 5. When When 	NV11 b derflow) setting d pins a et the IV "L") sigr the IVP , U, V, V this bit setting	are U PCF al is CR1 ⊽, W is us	0 (th IVP J(P R1 b s app bit /, an sed TB2	The probability of the probabil	three-phase output force (P72), ∇ (P73), W(P74), ¹ proble cutoff, pins U, Ū, D pin, three-phase mot J, V, ∇ , W, and \overline{W} beco red in a high-impedance gger mode 0, set bits Tr (underflow of TR2 interr	is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{V}(P7s)$. When a high-li \forall, ∇, W , and \overline{W} are ex- r control timer output ne programmable I/O state regardless of wh iOEN and TB1EN to 1 pt generation frequent	modulation mode), set this bit to 0 (t aput enabled), Set the PD85 bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to hich function of those pins is used. (A/D trigger mode). cy setting counter[ICTB2]) set the l	imer (= inp pin a low me, o 1, NV02
 a. When B2 und When mode). Relate and se level (" when t pins U 5. When When bit to 1 The effect 1.Case of 	NV11 c derflow) setting ed pins a et the IV "L") sigr the IVP (, U, V, ' this bit setting I (three- ct of SE of INV0:	the line line line line line line line lin	0 (th IVP0 X1 b S ap bit i Sed TB2 Se n inp	Tree-phase n CR1 bit to 1 (30), U(P81), V it to 0 after for plied to the S is 0, pins U, 1 d W are plac d W are plac d W are place notor control ut is below. ree-phase m	three-phase output force $(P7_2), \nabla(P7_3), W(P7_4), V(P7_4), V(P$	is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{7}(P7_5)$. When a high-ld V, $\overline{7}$, W, and \overline{W} are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 pt generation frequent enabled)	modulation mode), set this bit to 0 (t aput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to hich function of those pins is used. (A/D trigger mode). acy setting counter[ICTB2]), set the I	imer (= inp pin a low me, o 1, NV02
 a. When mode). 4. Relate and se level ("when t pins U, 5. When 6. When bit to 1 The effect 1.Case of IV 	NV11 c derflow) setting d pins a et the IV "L") sigr the IVP , U, V, ' this bit setting (three- ct of SE of INV03	the line line line line line line line lin	0 (th IVP(2)(P8 21 b 3 ap) bit 1 4, an sed TB2 se n inp (Th	Aree-phase n CR1 bit to 1 (30), Ū(P81), V it to 0 after fo plied to the S is 0, pins U, İ d W are plac in delayed tri SEL bit to 1 notor control ut is below. ree-phase m SD pir	three-phase output force $(P7_2), \nabla(P7_3), W(P7_4), \nabla(P7_4), \nabla(P$	Is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{V}(P7s)$. When a high-li \forall, ∇, W , and \overline{W} are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 ipt generation frequent enabled) tus of U/V/W pins	modulation mode), set this bit to 0 (t aput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). acy setting counter[ICTB2]), set the I	imer (= inp i pin a low me, o 1, NV02
 a. When mode). a. When mode). 4. Relate and se level (" when t pins U, 5. When bit to 1 b. When bit to 1 The effect 1.Case c IV (Three forcrible 	NV11 c derflow) setting ed pins a et the IV "L") sigr the IVP , U, V, ' this bit setting I (three- ct of SE of INV0: 'PCR1 I 1 e-phase a cutoff	the large l are l (PCF mal is CR1 ∇ , W is us the large pha bit outp enal	0 (th IVP(J(P8 A1 b s ap) bit i bit i r, an TB2 se n inp ((Th	Aree-phase n CR1 bit to 1 (30), U(P81), V it to 0 after for plied to the S is 0, pins U, I d W are plac in delayed tri Netor control ut is below. ree-phase m SD pir	three-phase output force $(P7_2), \nabla(P7_3), W(P7_4), V(P7_4), V(P$	is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{V}(P75)$. When a high-li \forall, ∇, W , and \overline{W} are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 ipt generation frequen enabled) tus of U/V/W pins -phase PWM output igh impedance ⁽⁴⁾	modulation mode), set this bit to 0 (t aput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). Icy setting counter[ICTB2]), set the I Remarks	imer (= inp i pin a low me, o 1, NV02
 a. When mode). 3. When mode). 4. Relate and se level (" when t pins U 5. When 6. When bit to 1 The effect 1.Case of forcrible forcrible 	NV11 c derflow) setting ad pins a at the IV "L") sigr the IVP , U, V, ' this bit setting (three- ct of SE of INVO 'PCR11 1 -phase cutoff	the large L are L PCF real is CR1 ∇ , W is us ∇ , W ∇ is us Δ pin 3 = 1 bit outp	0 (th IVP) J(P{ X1 b s app bit d, and sed TB2 se n inp ((Th	Tree-phase n CR1 bit to 1 (30), Ū(P81), V it to 0 after fo plied to the S is 0, pins U, 1 d W are plac in delayed tri SEL bit to 1 notor control ut is below. ree-phase m	hode 0) or the INV06 bit (P72), ∇ (P73), W(P74), ∇ orcible cutoff, pins U, Ū, D pin, three-phase mot J, V, ∇ , W, and \overline{W} becoved in a high-impedance gger mode 0, set bits T (underflow of TB2 interr timer function). otor control timer output n inputs ⁽³⁾ B the state L ⁽¹⁾ H Three H Three	Is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{7}(P7_5)$. When a high-lid V, $\overline{\nabla}$, W, and \overline{W} are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 ipt generation frequent enabled) tus of U/V/W pins phase PWM output igh impedance ⁽⁴⁾ phase PWM output	modulation mode), set this bit to 0 (t aput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to hich function of those pins is used. (A/D trigger mode). acy setting counter[ICTB2]), set the I Remarks	imer i pin a low me, o 1, NV02
 a. When mode). 3. When mode). 4. Relate and se level (" when t pins U, 5. When 6. When bit to 1 The effect 1.Case of IV (Three forcrible forcrible forcrible). 	NV11 c derflow) setting ad pins a et the IV "L") sigr the IVP , U, V, ' this bit setting I (three- ct of SE of INV0: 'PCR1 I - phase a cutoff 0 phase	the large l (PCF) hal is CR1	0 (th IVP(21 b 21 b 21 b 23 ap bit 1 24 ap bit 1 25 ap 26 ap 27 bit 1 27 ap 27 ap 27 ap 28 ap 29 bit 1 29 ap 20 a	CR1 bit to 1 (Bo), U(P81), V it to 0 after fo plied to the S is 0, pins U, 1 d W are plac d W are plac d W are place sEL bit to 1 notor control ut is below. ree-phase m SD pir	hode 0) or the INV06 bit (three-phase output force (P72), ∇ (P73), W(P74), ∇ pricible cutoff, pins U, Ū, D pin, three-phase mote J, V, ∇ , W, and \overline{W} beco ger mode 0, set bits T (underflow of TB2 interr timer function). otor control timer output n inputs ⁽³⁾ B t H L ⁽¹⁾ H L ⁽¹⁾	Is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{7}(P7s)$. When a high-li- $\sqrt{7}$, \overline{V} , W, and \overline{W} are ex- r control timer output ne programmable I/O state regardless of who 0EN and TB1EN to 1 pt generation frequent enabled) tus of U/V/W pins phase PWM output igh impedance ⁽⁴⁾ phase PWM output put/output port ⁽²⁾	modulation mode), set this bit to 0 (t uput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If modulation mode) will be disabled (INV03=0). At this tii ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). ncy setting counter[ICTB2]), set the I Remarks Three-phase output forcrible cutoff	imer (= inŗ a lov me, o 1, NV02
 a. when the second se	INV11 c derflow) setting ed pins a et the IV "L") sigr the IVP , U, V, ' this bit setting I (three- ct of SE of INV00 'PCR11 1 -phase e cutoff en "L" is e value of en SD f leave th cput forco of INV00	the line of the l	0 (th IVP0 J(P& \$1 b(\$ ap) bit 1 y, an sed TB2 se n inpp ((Th out out out out out out out out out out	Aree-phase n CR1 bit to 1 (30), Ū(P81), V it to 0 after for plied to the S is 0, pins U, I d W are place in delayed tri SEL bit to 1 notor control ut is below. ree-phase m SD pin SD pin d to the SD p ort register ar is not used, s mpedance st if, set the IVF ree-phase m	node 0) or the INV06 bit (three-phase output force (P72), ∇ (P73), W(P74), 1 proble cutoff, pins U, Ū, D pin, three-phase mot J, V, ∇ , W, and \overline{W} becorded in a high-impedance gger mode 0, set bits T (underflow of TB2 interr timer function). otor control timer output n inputs ⁽³⁾ State H Three L ⁽¹⁾ I H Three L ⁽¹⁾ I in, INV03 bit is changed set to 0 (Input) in PD85 a ate and restart the three PCR1 bit to 0 after the \$ protor control timer output State	is 1 (triangular wave ble cutoff by \overline{SD} pin in $\overline{V}(P7s)$. When a high-li- \sqrt{V} , \overline{V} , W, and \overline{W} are ex- r control timer output ne programmable I/O state regardless of who OEN and TB1EN to 1 (oEN and TB1EN to 1 (oEN and TB1EN to 1 (oPN and TB1EN to 1 (modulation mode), set this bit to 0 (t uput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). ccy setting counter[ICTB2]), set the I Three-phase output forcrible cutoff s. pin from outside. utput after the three-phase PWM signes high ("H").	imer (= inp a low me, o 1, NV02
 a. when mode). 4. Relate and se level (" when t pins U, 5. When 6. When bit to 1 The effect 1.Case of forcrible (Three forcrible NOTES: 1. Whe 2. The 3. Whe 4. To 1 out 2.Case o 	NV11 c derflow) setting ad pins a at the IV "L") sigr the IVP , U, V, ' this bit setting (three ct of SE of INV03 (PCR1 I - -phase a cutoff 0 -phase a cutoff en "L" is a value of en SD f leave th cput forc of INV03 (PCR1 I	the line of the l	0 (th IVP0 J(Pt 21 b 21 b 23 ap) bit i 7, an sed TB2 se n (Th out oble) out bble) oplied e pot sutof	Aree-phase n CR1 bit to 1 (Bo), U(P81), V it to 0 after for plied to the S is 0, pins U, 1 d W are place d W are place to to the SD p ree-phase m SD pir brt register ar is not used, s mpedance st if, set the IVF ree-phase m	hode 0) or the INV06 bit (three-phase output force (P72), ∇ (P73), W(P74), 1 pricible cutoff, pins U, Ū, id in a high-impedance gger mode 0, set bits Ti (underflow of TB2 interr timer function). otor control timer output n inputs ⁽³⁾ State H Three L ⁽¹⁾ I H Three L ⁽¹⁾ I in, INV03 bit is changed set to 0 (Input) in PD8s a set to 0 after the The Second restart the three Second restart the three potor control timer output in inputs State	Is 1 (triangular wave ble cutoff by SD pin in 7(P7s). When a high-le V, ∇, W, and W are ex r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 pt generation frequen enabled) tus of U/V/W pins phase PWM output igh impedance ⁽⁴⁾ phase PWM output put/output port ⁽²⁾ to 0 at the same time. ther becomes effective ind pullup to "H" in SD phase PWM signal of p pin input level becor disabled) tus of U/V/W pins	modulation mode), set this bit to 0 (t uput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to hich function of those pins is used. (A/D trigger mode). tory setting counter[ICTB2]), set the I Remarks Three-phase output forcrible cutoff pin from outside. uput after the three-phase PWM signes high ("H"). Remarks	imer (= inp a low me, o 1, NV02
 a. when the second se	NV11 c derflow) setting ad pins a at the IV "L") sigr the IVP , U, V, ' this bit setting (three ct of SE of INV03 (PCR1 I - phase a cutoff en "L" is a value of en SD f leave th put forc of INV03 (PCR1 I - phase	the line of the l	0 (th IVP) J(Pt 31 b bit i sed TB2 se n inp it f(Th out ble) pliece e pout sutof	Aree-phase n CR1 bit to 1 (Bo), U(P81), V it to 0 after for plied to the S is 0, pins U, 1 d W are place d W are place d W are place second to the S S EL bit to 1 notor control ut is below. ree-phase m S D pir s not used, s mpedance st f, set the IVF ree-phase m S D p	hode 0) or the INV06 bit (three-phase output force (P72), ∇ (P73), W(P74), 1 brinble cutoff, pins U, Ū, D pin, three-phase mote J, V, ∇ , W, and \overline{W} becomed ger mode 0, set bits T (underflow of TB2 interrestimer function). otor control timer output n inputs ⁽³⁾ Kt H Three L ⁽¹⁾ I H Three L ⁽¹⁾ I in, INV03 bit is changed ate and restart the three PCR1 bit to 0 after the \overline{S} otor control timer output	Is 1 (triangular wave ble cutoff by SD pin in 7(P7s). When a high-li- V, ∇, W, and W are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 pt generation frequent enabled) tus of U/V/W pins phase PWM output igh impedance ⁽⁴⁾ phase PWM output put/output port ⁽²⁾ to 0 at the same time. ther becomes effective nd pullup to "H" in SD phase PWM signal of D pin input level becom disabled) tus of U/V/W pins wheral input/output input/output port	modulation mode), set this bit to 0 (t uput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). rcy setting counter[ICTB2]), set the I Remarks Three-phase output forcrible cutoff s, pin from outside. utput after the three-phase PWM signes high ("H"). Remarks Three-phase output	imer (= inp a low me, o 1, NV02
2. in the B2 und B2 und 3. When mode). 4. Relate and se level (" when t pins U, 5. When 6. When bit to 1 The effed 1.Case of IV (Three forcrible NOTES: 1. Whe 2. The 3. Whe 4. To I out 2.Case o	NV11 c derflow) setting - ed pins a et the IV "L") sigr the IVP , U, V, ' this bit setting I (three- ct of SE of INV03 (PCR1 I - -phase e cutoff en "L" is e cutoff Reave the pleave the pl	the line of the l	0 (the second se	Aree-phase n CR1 bit to 1 (30), U(P81), V it to 0 after for plied to the S is 0, pins U, I d W are place in delayed tri SEL bit to 1 notor control ut is below. ree-phase m SD pir SD pir d to the SD p ort register ar is not used, s mpedance st if, set the IVF ree-phase m SD p	hode 0) or the INV06 bit three-phase output force $(P7_2), \nabla(P7_3), W(P7_4), ^1$ porcible cutoff, pins U, Ū, D pin, three-phase mot J, V, $\nabla, W,$ and \overline{W} becomed in a high-impedance gger mode 0, set bits T (underflow of TB2 interr timer function). otor control timer output n inputs ⁽³⁾ State H Three L ⁽¹⁾ I in, INV03 bit is changed id the port direction regiset to 0 (Input) in PD85 at ate and restart the three CR1 bit to 0 after the \overline{S} otor control timer output in inputs State H Period L H	Is 1 (triangular wave ble cutoff by SD pin in 7(P7s). When a high-li- V, ∇, W, and W are ex- r control timer output ne programmable I/O state regardless of wh 0EN and TB1EN to 1 pt generation frequen enabled) tus of U/V/W pins phase PWM output igh impedance ⁽⁴⁾ phase PWM output put/output port ⁽²⁾ to 0 at the same time. ther becomes effective ind pullup to "H" in SD phase PWM signal or D pin input level becor disabled) tus of U/V/W pins wheral input/output input/output port igh impedance	modulation mode), set this bit to 0 (t uput enabled), Set the PD8s bit to 0 (evel ("H") signal is applied to the SD kit from the high-impedance state. If will be disabled (INV03=0). At this ti ports. When the IVPCR1 bit is set to nich function of those pins is used. (A/D trigger mode). ccy setting counter[ICTB2]), set the I Remarks Three-phase output forcrible cutoff s. pin from outside. utput after the three-phase PWM signes high ("H"). Remarks Three-phase output	imer (= inp a low me, o 1, NV02

Figure 12.3.6. TB2SC Registers





Rev. 2.00 Feb.15, 2007 page 124 of 329 REJ09B0202-0200

	0	1	0	TA1MR TA2MR TA4MR	039716 039816 039A16	0016 0016 0016	
			Ϊſ	Bit symbol	Bit name	Function	RW
] : ا	TMOD0 TMOD1	Operation mode select bit	Must set to "102" (one-shot timer mode) for the three-phase motor control timer function	RV RV
				MR0	Pulse output function select bit	Must set to "0" for the three-phase motor control timer function	-
			[MR1	External trigger select bit	Has no effect for the three-phase motor control timer function	RW
·				MR2	Trigger select bit	Must set to "1" (selected by event/trigger select register) for the three-phase motor control timer function	RV
			[MR3	Must set to "0" for the thre	e-phase motor control timer function	RW
			[TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 · f8	R٧
				TCK1		1 0 : f32	RW
「imer B2 m ¹⁷ b6 b5 b4 b	ode	e re	gist ₀₀	:er Symbo TB2MF	Address	1 1 : fc32 After reset 00XX00002	
⁷ imer B2 m ¹⁷ b6 b5 b4 b 0		e re 2 b1 0	gist 0	er Symbo TB2MF	Address 039D16	After reset 00XX00002	RM
Fimer B2 m ^{17 b6 b5 b4 b} 0		e re 2 b1 0	gist 0	t er Symbo TB2MF Bit symbol	Address 039D16 Bit name	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-	RV
⁻ imer B2 m ⁷ b6 b5 b4 b 0		e re 2 b1 0	gist 0	ier Symbo TB2MF Bit symbol TMOD0 TMOD1	Address 039D16 Bit name Operation mode select bit	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function	RW RW RV
⁵ imer B2 m ^{17 b6 b5 b4 b} 0		e re 2 b1 0	gist 0	t er Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0	Address 039D16 Bit name Operation mode select bit Has no effect for the three	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function.	RV RV RV RV
⁷ imer B2 m ^{7 b6 b5 b4 b} 0		e re 2 b1 0	gist	ter Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1	Address 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function. en read, its content is indeterminate.	RV RV RV RV
⁷ <u>b6 b5 b4 b</u> 0		e re 2 b1 0	gist 0 	ter Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1 MR2	Address 3039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Must set to "0" for the three	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function. e-phase motor control timer function e-phase motor control timer function	RV RV RV RV RV
Fimer B2 m		e re ² b1 0	gist	ter Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1 MR2 MR3	Address 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Must set to "0" for the three When write in three-phase When read, its content is in	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function. e-phase motor control timer function. e-phase motor control timer function. motor control timer function. motor control timer function. motor control timer function. motor control timer function, write "0".	RV RV RV RV RV RV RV
Fimer B2 m		e re 2 b1 0	gist 0 	ter Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1 MR2 MR3 TCK0	Address 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Must set to "0" for the three When write in three-phase When read, its content is in Count source select bit	1 1 : fc32 After reset 00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function. e-phase motor control timer function. e-phase motor control timer function. motor control timer function. motor control timer function. motor control timer function, write "0". motor control timer function, write "0". b7 b6 0 0 : f1 or f2 0 1 : f8	RV RV RV RV RV RV RV RV RV

Figure 12.3.8. TA1MR, TA2MR, TA4MR, and TB2MR Registers


The three-phase motor control timer function is enabled by setting the INV02 bit in the VC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead-time timer. Figure 12.3.9 shows the example of triangular modulation waveform, and Figure 12.3.10 shows the example of sawtooth modulation waveform.



Figure 12.3.9. Triangular Wave Modulation Operation





Figure 12.3.10. Sawtooth Wave Modulation Operation



12.3.1 Position-data-retain Function

This function is used to retain the position data synchronously with the three-phase waveform output. There are three position-data input pins for U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger") can be selected by the retain-trigger polarity select bit(bit 3 of the position-data-retain function control register, at address 034E16). This bit selects the retain trigger to be the falling edge of each positive phase, or the rising edge of each positive phase.

12.3.1.1 Operation of the Position-data-retain Function

Figure 12.3.1.1.1 shows a usage example of the position-data-retain function (U phase) when the retain trigger is selected as the falling edge of the positive signal.

(1) At the falling edge of the U-phase waveform ouput, the state at pin IDU is transferred to the U-phase position data retain bit (bit2 at address $034E_{16}$).

(2) Until the next falling edge of the Uphase waveform output, the above value is retained.



Figure 12.3.1.1.1 Usage Example of Position-data-retain Function (U phase)



12.3.1.2 Position-data-retain Function Control Register

Figure 12.3.1.2.1 shows the structure of the position-data-retain function contol register.



Figure 12.3.1.2.1. PDRF Register

12.3.1.2.1 W-phase Position Data Retain Bit (PDRW)

This bit is used to retain the input level at pin IDW.

12.3.1.2.2 V-phase Position Data Retain Bit (PDRV)

This bit is used to retain the input level at pin IDV.

12.3.1.2.3 U-phase Position Data Retain Bit (PDRU)

This bit is used to retain the input level at pin IDU.

12.3.1.2.4 Retain-trigger Polarity Select Bit (PDRT)

This bit is used to select the trigger polarity to retain the position data. When this bit is set to "0", the rising edge of each positive phase selected. When this bit is set to "1", the falling edge of each pocitive phase selected.

12.3.2 Three-phase/Port Output Switch Function

When the INVC03 bit in the INVC0 register set to "1"(Timer output enabled for three-phase motor control) and setting the PFCi (i=0 to 5) in the PFCR register to "0"(I/O port), the three-phase PWM output pin (U, \overline{U} , V, \overline{V} , W and \overline{W}) functions as I/O port. Each bit in the PFCi bits (i=0 to 5) is applicable for each one of three-phase PWM output pins. Figure 12.3.2.1 shows the example of three-phase/port output switch function. Figure 12.3.2.2 shows the PFCR register and the three-phase protect control register.



Figure 12.3.2.1. Usage Example of Three-phse/Port output switch function



57 b6 b5 b4 b3 b2 b1 b	⁰⁰ Symbol PFCR	Addres 035816	When reset 0011 11112	
	Bit symbol	Bit name	Function	RW
	PFC0	Port P80 output function select bit	0: Input/Output port P8₀ 1: Three-phase PWM output (U phase output)	RW
	PFC1	Port P81 output function select bit	0: Input/Output port P81 1: Three-phase PWM output (Ū phase output)	RW
	PFC2	Port P72 output function select bit	0: Input/Output port P72 1: Three-phase PWM output (V phase output)	RW
	PFC3	Port P7 ₃ output function select bit	0: Input/Output port P7₃ 1: Three-phase PWM output (V phase output)	RW
	PFC4	Port P74 output function select bit	0: Input/Output port P74 1: Three-phase PWM output (W phase output)	RW
	PFC5	Port P7₅ output function select bit	0: Input/Output port P7₅ 1: Three-phase PWM output (W phase output)	RW
	(b7-b6)	Nothing is assigne these contents are	d. When write, set to "0". When read, "0".	

NOTE:

1. This register is valid only when the INVC03 bit in the INVC0 register is set to "1"(Three-phase motor control timer output enabled). Write to this register after setting the TPRC0 bit in the TPRC register to "1" (write enable).



Figure 12.3.2.2. PFCR Register, and TPRC Register

13. Serial I/O

Note

UART0 is not available in the 42-pin package.

Serial I/O is configured with three channels: UART0 to UART2.

13.1. UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1.1 shows the block diagram of UARTi. Figures 13.1.2 and 13.1.3 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C bus mode) : UART2
- Special mode 2 : UART2
- Special mode 3 (Bus collision detection function, IEBus mode) : UART2
- Special mode 4 (SIM mode) : UART2

Figures 13.1.4 to 13.1.9 show the UARTi-related registers. Refer to tables listing each mode for register setting.





Figure 13.1.1. Block diagram of UARTi (i = 0 to 2)



Figure 13.1.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit





Figure 13.1.3. Block diagram of UART2 transmit/receive unit



		b0	U0TB 03 U1TB 03 U2TB 03	A316-03A216 AB16-03AA16 7B16-037A16	Indeterminate Indeterminate Indeterminate		
					Function		
		Transm	it data		Function		
		Nothing	is assigned.				
NOTES		When w	vrite, set to "0". When	read, its cont	ent is indeterminate.		
1. Use M	MOV instruction to write to this r	egister. (i=0 to 2)					
(b15) b7		b0	Symbol Ad U0RB 03 U1RB 03 U2RB 03	dress A716-03A616 AF16-03AE16 7F16-037E16	After Reset Indeterminate Indeterminate Indeterminate		
		Bit Symbol	Bit Name		Fu	nction	1
		(b7-b0)		Rec	eive data (D7 to D0)		
		(b8)		Rec	eive data (Dଃ)		1
		(b10-b9)	Nothing is assigned When write, set to "	I. 0". When read	d, its content is indeterm	inate.	
	l	АВТ	Arbitration lost detection flag (2)	cting 0:N 1:D	ot detected etected		1
	l	OER	Overrun error flag (1	0 : N 1 : C	o overrun error verrun error found		
		····· FER	Framing error flag	1) 0:1 1:F	No framing error Framing error found		F
		····· PER	Parity error flag (1)	0:1 1:F	No parity error Parity error found		
L		SUM	Error sum flag (1)	0:1 1:E	No error Error found		1
UARTI E	ed), all of the SUM, PER, FER a e set to "0" (no error). Also, the BT bit is set to "0" by setting to " g is assigned at the bit 11 in th Baud Rate Generation F	nd OER bits are PER and FER bit 0° by program. (\ e UORB and U1R Register (i=0	set to "0" (no error). s are set to "0" by rec Writing "1" has no effe B registers. When wi to 2)(1, 2, 3) Symbol UOBRG U1BRG U2BRG	Address 03A116 03A916 037916	After Reset Indeterminate Indeterminate	en all of the PER, FER and i ter.	DER
			F	unction		Setting Range	
	i	by n + 1	ng that set value = n,	UIBRG divide	s the count source	0016 to FF16	
NOTES: 1. Write 2. Use M The t (1) (2)	to this register while serial I/O is IOV instruction to write to this re ransfer clock is shown below wi When the CKDIR bit in the UiM • Clock synchronous ser • Clock asynchronous ser • Clock synchronous ser • Clock asynchronous ser • Clock asynchronous ser	s neither transmit agister. nen the setting va R register to "0" (ial I/O mode rrial //O (UART) n R register to "1" (ial I/O mode rrial I/O (UART) n	ting nor receiving. alue in the UiBRG reg internal clock) : fj/(2(n+1)) node : fj/(16(n+1)) external clock) : fexr node : fexr/(16(n+1 fj :	ister is set as)) f1SIO, f2SIO,	n. f8SIO, f32SIO		

b6 b5 b4		U	Symbol Add 0MR, U1MR 03A016	dress After reset , 03A816 0016	
		Bit symbol	Bit name	Function	RV
		SMD0	Serial I/O mode select bit (2)	0 0 0 : Serial I/O disabled	RV
	SMD1		1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long 1 1 0 : UART mode transfer data 8 bits long	RV	
		SMD2		Do not set value other than the above	RW
		CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (1)	RW
		- STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
		PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
			Reserve bit	Write to "0"	
0TES: 1. Set the 2. To rece ART2 tra <u>b6 b5 b4</u>	e correspondir eive data, set ansmit/rec	(b7) ag port dire the corresp eive mo	ction bit for each CLKi pin to bonding port direction bit for de register	o "0" (input mode). each RxDi pin to "0" (input mode).	Rv
ART2 tra	e correspondir eive data, set ansmit/rec	(b7) ag port dire the corresp eive mo	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Ado U2MR 031	o "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016	RM
ART2 tra	e correspondir veive data, set ansmit/rec	(b7) ag port dire the corresp eive mo Bit symbol	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Ado U2MR 03 Bit name	o "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function	RW
TES: 1. Set the 2. To rece ART2 tra	e correspondir eive data, set ansmit/rec	(b7) ag port dire the corresp eive mo Bit symbol - SMD0	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2)	b "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function b2 b1 b0 0 0 0 : Serial I/O disabled 0 0 0 1 : Clock synchronous serial I/O mode	RW RW
ART2 tra	e correspondir eive data, set ansmit/rec	(b7) ag port dire the corresp eive mo Bit symbol SMD0 SMD1	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2)	b "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function b2b1b0 00 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode (3) 1 0 0 : UART mode transfer data 7 bits long 1 0 1: UART mode transfer data 8 bits long	RW RW RW
ART2 tra	e correspondir eive data, set ansmit/rec	(b7) ag port dire the corresp eive mo Bit symbol SMD0 SMD1 SMD2	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2)	b "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function Implication in the set of t	RW RW RW RW
ART2 tra		(b7) ag port dire the corresp eive mo b b c Bit symbol c SMD0 c SMD1 c SMD2 c CKDIR	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2) Internal/external clock select bit	b*0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function b2b1 b0 0 0 1 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I2C bus mode 1 0 0 : UART mode transfer data 7 bits long 1 0 : UART mode transfer data 8 bits long 1 1 0 : UART mode transfer data 9 bits long 1 1 0 : UART mode transfer data 9 bits long Must not be set except above 0 : Internal clock 0 : Internal clock (1) 1	RW RW RW RW RW
ART2 tra	e correspondir eive data, set ansmit/rec	(b7) arg port dire the corresp eive mo b b c Bit symbol SMD0 SMD1 SMD2 CKDIR CKDIR STPS	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Add U2MR 037 Bit name Serial I/O mode select bit (2) Internal/external clock select bit Stop bit length select bit	while to o o "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function b 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I2C bus mode (3) 1 0 0 : UART mode transfer data 7 bits long 1 0 : UART mode transfer data 8 bits long 1 1 : UART mode transfer data 9 bits long Must not be set except above 0 : Internal clock 1 : External clock (1) 0 : One stop bit 1 : Two stop bits	RW RW RW RW RW RW RW
ART2 tra	e correspondir eeive data, set ansmit/rec	(b7) ag port dire the corresp eive mo b b c Bit symbol SMD0 SMD1 SMD2 CKDIR CKDIR STPS PRY	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2) Internal/external clock select bit Stop bit length select bit Odd/even parity select bit	while to o o "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function bit bit 00 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I2C bus mode (3) 1 0 : UART mode transfer data 7 bits long 1 1 : UART mode transfer data 8 bits long 1 1 : UART mode transfer data 9 bits long Must not be set except above 0 : Internal clock 1 : Two stop bit 1 : Two stop bits Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW RW RW RW RW RW RW RW
ART2 tra	e correspondir eeive data, set ansmit/rec	(b7) Ing port dire the corresp eive mo Bit symbol SMD0 SMD1 SMD2 CKDIR CKDIR STPS PRY PRYE PRYE	ction bit for each CLKi pin to bonding port direction bit for de register Symbol Addo U2MR 03 Bit name Serial I/O mode select bit (2) Internal/external clock select bit Stop bit length select bit Odd/even parity select bit Parity enable bit	while to o o "0" (input mode). each RxDi pin to "0" (input mode). dress After reset 7816 0016 Function bit to 0016 b100 Serial I/O disabled 001 : Clock synchronous serial I/O mode 010 : 12C bus mode 010 : 12C bus mode (3) 101 : UART mode transfer data 7 bits long 11 : UART mode transfer data 8 bits long 11 : UART mode transfer data 9 bits long Must not be set except above 0 : Internal clock 1 : External clock (1) 0 : One stop bit 1 : Two stop bits Effective when PRYE = 1 0 : Odd parity 1 : Even parity 0 : Parity disabled 1 : Parity enabled	RW RW RW RW RW RW RW RW RW RW

Figure 13.1.5. U0MR to U2MR registers

UARTI Transmit/rece	ive Cor Sy U0	htrol Rregister 0 (i=0 mbol Address C0 to U2C0 03A416, 03.	After Reset AC16, 037C16 000010002	
	Bit Symbol	Bit Name	Function	RW
	CLK0	BRG count source select bit ⁽⁷⁾	0 0 : f1SIO or f2SIO is selected	RW
·	CLK1		1 0 : fazsio is selected 1 1 : Do not set	RW
	CRS	CTS/RTS function select bit ⁽³⁾	Effective when CRD is set to "0" 0 : <u>CTS</u> function is selected ⁽¹⁾ 1 : RTS function is selected	RW
	TXEPT	Transmit register empty flag	0 : Data in transmit register (during transmission) 1 : No data in transmit register (transmission completed)	RO
	CRD	CTS/RTS disable bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports) ⁽⁶⁾	RW
	NCH	Data output select bit ⁽⁵⁾	0 : TxDi/SDA2 and SCL2 pins are CMOS output 1 : TxDi/SDA2 and SCL2 pins are N-channel open-drain output ⁽⁴⁾	RW
	CKPOL	CLK polarity select bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW
	UFORM	Transfer format select bit (2)	0 : LSB first 1 : MSB first	RW

NOTES:

Set the corresponding port direction bit for each CTSi pin to "0" (input mode).
 Set the corresponding port direction bits in the UMR register to "0012" (clock synchronous serial I/O mode) or "0102" (UART mode transfer data 8 bits long). Set the UFORM bit to "1" when the SMD2 to SMD0 bits are set to "1012" (I²C bus mode) and "0" when they are set to "1002" (UART mode transfer data 7 bits long) or "1102" (UART mode transfer data 9 bits long).
 CTSI/RTSi can be used when the CLKMD1 bit in the UCON register is set to "0" (only CLK1 output) and the RCSP bit in the UCON register is set to "0" (CTS0/RTSo not separated).
 SDA2 and SCL2 are effective when i = 2.
 When the SMD2 to SMD0 bits in UIMR register are set to "0002" (serial I/O disable), do not set NCH bit to "1" (TxDi/SDA2 and SCL2 ons are N-channel one-drain output)

SCL2 pins are N-channel open-drain output).
When the U1MAP bit in PACR register is "1" (P73 to P70), CTS/RTS pin in UART1 is assigned to P70.
When the CLK1 and CLK0 bit settings are changed, set the UiBRG register.

UART Transmit/receive Control Register 2

b7 b6 b5 b4 b3 b2	b1 b0	Symb UCON	ol Address N 03B016	After Reset X00000002	
		Bit Symbol	Bit Name	Function	RW
		U0IRS	UART0 transmit interrupt cause select bit	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	RW
		U1IRS	UART1 transmit interrupt cause select bit	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	RW
	J	UORRM	UART0 continuous receive mode enable bit	0: Continuous receive mode disabled 1: Continuous receive mode enable	RW
		U1RRM	UART1 continuous receive mode enable bit	0: Continuous receive mode disabled 1: Continuous receive mode enabled	RW
·		CLKMD0	UART1 CLK/CLKS select bit 0	Effective when CLKMD1 bit is set to "1" 0: Clock output from CLK1 1: Clock output from CLKS1	RW
		CLKMD1	UART1 CLK/CLKS select bit 1 (1)	0: Output from CLK1 only 1: Transfer clock output from multiple pins function selected	RW
		RCSP	Separate UART0 CTS/RTS bit	0: CTS/RTS shared pin 1: CTS/RTS separated (CTS0 supplied from the P64 pin)(2)	RW
		(b7)	Nothing is assigned. Wher When read, the content is	n write, set to "0". indeterminate	—

NOTES:

1. To use more than one transfer clock output pins, set the CKDIR bit in the U1MR register to "0" (internal clock). 2. When the U1MAP bit in PACR register is set to "1" (P73 to P70), CTS0 is supplied from the P70 pin.

Figure 13.1.6. U0C0 to U2C0 registers and UCON register



0		Symbol Add U2SMR 037	dress After Reset 7716 X0000002	
	Bit Symbol	Bit Name	Function	
	IICM	I ² C bus mode select bit	0 : Other than I ² C bus mode 1 : I ² C bus mode	
· · · · · · · · · · · · · · · · · · ·	ABC	Arbitration lost detecting flag control bit	0 : Update per bit 1 : Update per byte	
	BBS	Bus busy flag	0 : STOP condition detected 1 : START condition detected (busy)	
	(b3)	Reserved bit	Set to "0"	
	ABSCS	Bus collision detect sampling clock select bit	0 : Rising edge of transfer clock 1 : Underflow signal of timer A0	
	ACSE	Auto clear function select bit of transmit enable bit	0 : No auto clear function 1 : Auto clear at occurrence of bus collision	
	SSS	Transmit start condition select bit	0 : Not synchronized to R xDi 1 : Synchronized to R xDi ⁽²⁾	
	(b7)	Nothing is assigned. Whe	, n write, set "0". indeterminate	
ES: The BBS bit is set to "0" When a transfer begins ART2 Special Mc	by writing the SSS t de Reg	"0" by program. (Writing "1 bit is set to "0" (Not synchro ister 2	" has no effect). nized to RxDi).	
ES: The BBS bit is set to "0" When a transfer begins ART2 Special Mc	by writing the SSS t de Reg	"0" by program. (Writing "1 bit is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761	" has no effect). inized to RxDi). ss After Reset 5 X0000002	
ES: The BBS bit is set to "0" When a transfer begins	by writing the SSS t de Reg	"0" by program. (Writing "1 bit is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 Bit Name	" has no effect). onized to RxDi). ss After Reset 5 X00000002 Function	
S: The BBS bit is set to "0" When a transfer begins	de Reg	"0" by program. (Writing "1 bit is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 bl Bit Name I ² C bus mode select	" has no effect). ss After Reset 53 X0000002 Function bit 2 Refer to Table 13.12	
3: The BBS bit is set to "0" When a transfer begins RT2 Special Mc b5 b4 b3 b2 b1 b1 b1 b1 b2 b1 b1 b2 b1 b3 b2 b1 b1 b1 b1 b2 b1 b1 b2 b1 b3 b2 b1 b1 b1 b1 b2 b1 b1 b2 b1 b1 b2 b1 b1 b2 b1 b1 b2 b1 b1 b2 b1 b2 b1 b1 b2 b1 b1 b1 b2 b1 b2 b1 b1 b2 b1 b1 b1 b1 b2 b1 b1 b2 b1	by writing the SSS t de Reg Bit Symbo	"0" by program. (Writing "1 it is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 DI Bit Name I ² C bus mode select Clock-synchronous bi	" has no effect). onized to RxDi). ss After Reset a X00000002 Function bit 2 Refer to Table 13.12 t 0 : Disabled 1 : Enabled	
The BBS bit is set to "0" hen a transfer begins	by writing the SSS t de Reg b0 Bit Symbo IICM2 IICM2 CSC	"0" by program. (Writing "1 it is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 bl Bit Name I ² C bus mode select Clock-synchronous bi SCL2 wait output bit	indecliminate. " has no effect). ss After Reset 5 X0000002 Function bit 2 Refer to Table 13.12 t 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled	
S: The BBS bit is set to "0' When a transfer begins IRT2 Special Mc b6 b5 b4 b3 b2 b1 	by writing the SSS t de Reg b0 Bit Symbo IICM2 - CSC - SWC - ALS	"0" by program. (Writing "1 it is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 Bit Name I ² C bus mode select Clock-synchronous bi SCL2 wait output bit SDA2 output stop bit	indeclimitate. " has no effect). ss After Reset ss X00000002 Function bit 2 Refer to Table 13.12 t 0 : Disabled 1 : Enabled	
S: The BBS bit is set to "0" When a transfer begins NRT2 Special Mc b6 b5 b4 b3 b2 b1 b6 b5 b4 b3 b2 b1 b7 b6 b5 b4 b3 b2 b1 b7 b6 b5 b4 b3 b2 b1 b6 b5 b4 b3 b2 b1 b6 b5 b4 b3 b2 b1 b7 b7 b6 b5 b4 b3 b2 b1 b7 b7 b	by writing the SSS t de Reg bit Symbo IICM2 - CSC - SWC - ALS - STAC	"0" by program. (Writing "1 bit is set to "0" (Not synchro ister 2 Symbol Addre: U2SMR2 03761 Bit Name I ² C bus mode select Clock-synchronous bi SCL2 wait output bit SDA2 output stop bit UART initialization bit	indeclimitate. i" has no effect). sss After Reset 56 X00000002 Function bit 2 Refer to Table 13.12 t 0: Disabled 1: Enabled 0: Disabled 0: Disabled 1: Enabled 0: Disabled 1: Enabled 0: Disabled 1: Enabled 0: Disabled 1: Enabled	
ES: The BBS bit is set to "0" When a transfer begins ART2 Special Mc b6 b5 b4 b3 b2 b1	by writing the SSS t de Reg bit Symbo IICM2 - CSC - SWC - ALS - STAC - SWC2	"0" by program. (Writing "1 iit is set to "0" (Not synchromities set to "0" (Not synchromities set to "0") ister 2 Symbol Addrestics and the synchromities and the synchromities of the synchromities of the synchromous bites and the synchromous bites and the synchromities	indeclimitate. in has no effect). inized to RxDi). ss After Reset is X00000002 Function bit 2 Refer to Table 13.12 it 0 : Disabled 1 : Enabled	
ES: The BBS bit is set to "0" When a transfer begins ART2 Special Mc b6 b5 b4 b3 b2 b1	by writing the SSS t de Reg bit Symbo - CSC - SWC - ALS - SWC - STAC - SWC2 - SDHI	"0" by program. (Writing "1 bit is set to "0" (Not synchromities set to "0" (Not synchromities set to "0" (Not synchromities synchromities and sy	indeclimitate. in has no effect). inized to RxDi). ss After Reset ss X00000002 Function bit 2 Refer to Table 13.12 t 0 : Disabled 1 : Enabled 1 : Enabled 1 : U output Dit 0 : Enabled 1 : Disabled (high impedance)	

Figure 13.1.8. U2SMR register and U2SMR2 register



7 b6 b5 b4 b3 b2 b1 b0		Symbol U2SMR3	AddressAfter reset037516000X0X0X2	
	Bit symbol	Bit name	Function	RW
	(b0)	Nothing is assigned. When write, set "0". When	read, its content is indeterminate.	
	СКРН	Clock phase set bit	0 : Without clock delay 1 : With clock delay	RW
	(b2)	Nothing is assigned. When write, set "0". When	read, its content is indeterminate.	_
	NODC	Clock output select bit	0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output	RW
	(b4)	Nothing is assigned. When write, set "0". When	read, its content is indeterminate.	_
	DL0	SDA digital delay setup bit ^(1, 2)	b7 b6 b5 0 0 0 : Without delay	RW
	DL1		0 0 1 : 1 to 2 cycle(s) of UIBRG count source 0 1 0 : 2 to 3 cycles of UIBRG count source 0 1 1 : 3 to 4 cycles of UIBRG count source	RW
	DL2		1 0 1 : 5 to 6 cycles of UiBRG count source 1 1 0 : 6 to 7 cycles of UiBRG count source 1 1 1 : 7 to 8 cycles of UiBRG count source	RW

NOTES:

1. The DL2 to DL0 bits are used to generate a delay in SDA2 output by digital means during I²C bus mode. In other than 1²C bus mode, set these bits to "0002" (no delay).
 2. The amount of delay varies with the load on SCL2 and SDA2 pins. Also, when using an external clock, the amount of

delay increases by about 100 ns.



UART2 Special Mode Register 4

NOTE:

1. Set to "0" when each condition is generated.



13.1.1. Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 13.1.1.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.1.1.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 13.1.1.1.	Clock Sy	nchronous	Serial I/O	Mode S	pecifications
-----------------	----------	-----------	------------	--------	---------------

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The CKDIR bit in the UiMR(i=0 to 2) register is set to "0" (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	The CKDIR bit is set to "1" (external clock): Input from CLKi pin
Transmission, reception control	 Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	• Before transmission can start, the following requirements must be met ⁽¹⁾
	– The TE bit in the UiC1 register is set to "1" (transmission enabled)
	 The TI bit in the UiC1 register is set to "0" (data present in UiTB register)
	 If CTS function is selected, input on the CTS pin is "L"
Reception start condition	• Before reception can start, the following requirements must be met ⁽¹⁾
	 The RE bit in the UiC1 register is set to "1" (reception enabled)
	– The TE bit in the UiC1 register is set to "1" (transmission enabled)
	- The TI bit in the UiC1 register is set to "0" (data present in the UiTB register)
	 For transmission, one of the following conditions can be selected
	– The UiIRS bit $^{(3)}$ is set to "0" (transmit buffer empty): when transferring data
	from the UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit is set to "1" (transfer completed): when the serial I/O finished sending
	data from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	• Overrun error ⁽²⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic (UART2)
	This function reverses the logic value of the transmit/receive data
	 Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins
	UART1 pin remapping selection
	The UART1 pin can be selected from the P67 to P64 or P73 to P70.

NOTES:

1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register "1" (transmit data output at the rising edge and the receive data taken in at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.

3. The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Register	Bit	Function
UiTB ⁽³⁾	0 to 7	Set transmission data
UiRB ⁽³⁾	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR ⁽³⁾	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL(i=2) ⁽⁴⁾	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the \overline{CTS} or \overline{RTS} function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS ⁽¹⁾	Select the source of UART2 transmit interrupt
	U2RRM ⁽¹⁾	Set this bit to "1" to use UART2 continuous receive mode
	U2LCH ⁽³⁾	Set this bit to "1" to use UART2 inverted data logic
	U2ERE ⁽³⁾	Set to "0"
U2SMR	0 to 7	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin or P70 pin
	7	Set to "0"

Table 13.1.1. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

NOTES:

- 1. Set bit 4 and bit 5 in the U0C1 and U1C1 register are set to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.
- 3. Set the bit 6 and bit 7 in the U0C1 and U1C1 register to "0".
- 4. Set the bit 7 in the U0MR and U1MR register to "0".

i=0 to 2

Table 13.1.1.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 13.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 13.1.1.4 lists the P64 pin functions during clock synchronous serial I/O mode.

Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Set the PD6_2 bit and PD6_6 bit in the PD6 register, and PD7_1 bit in the PD7 register to "0"(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	Set the CKDIR bit in the UiMR register to "0"
(P61, P65, P72)	Transfer clock input	Set the CKDIR bit in the UiMR register to "1" Set the PD6_1 bit and PD6_5 bit in the PD6 register, and the PD7_2 bit in the PD7 register to "0"
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "0" Set the PD6_0 bit and PD6_4 bit in the PD6 register' is set to "0", the PD7_3 bit in the PD7 register to "0"
	RTS output	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "1"
	I/O port	Set the CRD bit in the UiC0 register to "1"

NOTE:

1. When the U1MAP bit in PACR register is "1" (P73 to P70), UART1 pin is assgined to P73 to P70.

Table 13.1.1.4. P64 Pin Functions⁽¹⁾

Pin function	Bit set value					
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP CLKMD1 CLKMD0			PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS1	0	1	0	0		—
CTS0 ⁽²⁾	0	0	1	0		0
CLKS1				1 ⁽³⁾	1	—

NOTES:

1. When the U1MAP bit in PACR register is "1" (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to "0" (CT00/RT00 enabled) and theCRS bit in the U0C0 register to "1" (RTS0 selected).

3. When the CLKMD1 bit is set to "1" and the CLKMD0 bit is set to "0", the following logiclevels are output: • High if the CLKPOL bit in the U1C0 register is set to "0"

• Low if the CLKPOL bit in the U1C0 register is set to "1"



Figure 13.1.1.1. Typical transmit/receive timings in clock synchronous serial I/O mode

13.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

•Resetting the UiRB register (i=0 to 2)

(1) Set the RE bit in the UiC1 register to "0" (reception disabled)

(2) Set the SMD2 to SMD0 bits in the UiMR register to "0002" (Serial I/O disabled)

(3) Set the SMD2 to SMD0 bits in the UiMR register to "0012" (Clock synchronous serial I/O mode)

(4) Set the RE bit in the UiC1 register to "1" (reception enabled)

•Resetting the UiTB register (i=0 to 2)

(1) Set the SMD2 to SMD0 bits in the UiMR register to "0002" (Serial I/O disabled)

(2) Set the SMD2 to SMD0 bits in the UiMR register to "0012" (Clock synchronous serial I/O mode)

(3) "1" is written to RE bit in the UiC1 register (reception enabled), regardless to the TE bit in the UiC1 register.

13.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i = 0 to 2) to select the transfer clock polarity. Figure 13.1.1.2.1 shows the polarity of the transfer clock.

CLKi	
TXDi	$ \underbrace{ \begin{array}{c} \hline \\ \hline $
RXDi	<u>D0 D1 D2 D3 D4 D5 D6 D7</u>
(2) When edge a	the CKPOL bit in the UiC0 register is set to "1" (transmit data output at the rising and the receive data taken in at the falling edge of the transfer clock)
CLKi	
ГхDi	
RXDi	<u>D0</u> <u>D1</u> <u>D2</u> <u>D3</u> <u>D4</u> <u>D5</u> <u>D6</u> <u>D7</u>
OTES:	
1. This UiLC	applies to the case where the UFORM bit in the UIC0 register is set to "0" (LSB first) and the H bit in the UiC1 register is set to "0" (no reverse).
	a not transforring, the CLK inin outputs a high signal



13.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2) to select the transfer format. Figure 13.1.1.3.1 shows the transfer format.



Figure 13.1.1.3.1 Transfer format

13.1.1.4 Continuous receive mode

When the UiRRM bit (i = 0 to 2) is set to "1" (continuous receive mode), the TI bit in the UiC1 register is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit is set to "1", do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

13.1.1.5 Serial data logic switch function (UART2)

When the U2LCH bit in the U2C1 register is set to "1" (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 13.1.1.4.1 shows serial data logic.



Figure 13.1.1.4.1. Serial data logic switch timing

13.1.1.6 Transfer clock output from multiple pins function (UART1)

The CLKMD1 to CLKMD0 bits in the UCON register can choose one from two transfer clock output pins. (See Figure 13.1.1.6.1) This function is valid when the internal clock is selected for UART1.



Figure 13.1.1.6.1 Transfer Clock Output From Multiple Pins

13.1.1.7 CTS/RTS separate function (UART0)

This function separates $\overline{CTS}_0/\overline{RTS}_0$, outputs \overline{RTS}_0 from the P60 pin, and accepts as input the \overline{CTS}_0 from the P64 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to "0" (enables UART0 CTS/RTS)
- The CRS bit in the U0C0 register is set to "1" (outputs UART0 $\overline{\text{RTS}})$
- The CRD bit in the U1C0 register is set to "0" (enables UART1 CTS/RTS)
- The CRS bit in the U1C0 register is set to "0" (inputs UART1 $\overline{\text{CTS}}$)
- The RCSP bit in the UCON register is set to "1" (inputs CTSo from the P64 pin)
- The CLKMD1 bit in the UCON register is set to "0" (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.







13.1.2. Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 13.1.2.1 lists the specifications of the UART mode.

Item	Specification		
Transfer data format	Character hit (transfer data): Selectable from 7, 8 or 9 hits		
	Start bit: 1 bit		
	Parity bit: Selectable from odd, even, or none		
	Stop bit: Selectable from 1 or 2 bits		
Transfer clock	• The CKDIR bit in the LliMR(i=0 to 2) register is set to "0" (internal clock) : $fi/(16(p+1))$		
	fin troip topic topic topic topic and Setting value of LIBPC register		
	I = 1130, 1230, 1030, 10230. In Setting value of OIDING register 0018 to 1110		
	fEXT: Input from CLKi nin Setting value of LliBPC register0016 to EE16		
Transmission recention control	Selectable from CTS function RTS function or CTS/RTS function disable		
Transmission start condition	Before transmission can start, the following requirements must be met		
	- The TE hit in the UiC1 register is set to "1" (transmission enabled)		
	- The TL bit in the LliC1 register "0" (data present in LliTB register)		
	$-$ If $\overline{\text{CTS}}$ function is selected input "I" to the $\overline{\text{CTS}}$ inin		
Recention start condition	Before reception can start, the following requirements must be met		
Treception start condition	- The RE hit in the LliC1 register is set to "1" (recention enabled)		
	- Start hit detection		
	For transmission, one of the following conditions can be selected		
later manual mercure et	- The LilRS bit $\binom{2}{2}$ is set to "0" (transmit buffer empty): when transferring data from the		
Interrupt request	LITE register to the LIARTi transmit register (at start of transmission)		
generation timing	- The LillRS hit is set to "1" (transfer completed): when the serial I/O finished sending		
data from	the LIARTi transmit register		
	For recention		
	When transferring data from the UARTi receive register to the UiRB register (at		
	completion of recention)		
Error detection	• Overrup error ⁽¹⁾		
	This error occurs if the serial $1/0$ started receiving the next data before reading the		
	Lipp register and received the bit one before the last stop bit of the payt data		
	• Framing error		
	This error occurs when the number of stop bits set is not detected		
	Parity error		
	This error occurs when if parity is enabled the number of 1's in parity and		
	character hits does not match the number of 1's set		
	• Error sum flag		
	This flag is set (-1) when any of the overrup framing, and parity errors is encountered		
Salast function	ALSP first MSP first coloction		
Select function	• LOD IIISI, IVIOD IIISI Selection		
	con be selected		
	• Social data logic switch (LIAPT2)		
	This function reverses the logic of the transmit/resolve date. The start and stan hits		
	are not reversed		
	are not reversed.		
	• TXD, RXD I/O polarity switch (UART2)		
	Inis function reverses the polarities of the TXD pin output and RXD pin input. The		
	\sim Separate CTS, and \overline{DTS} are input/output from constants π^{2}		
	CISO and RISO are input/output from separate pins		
	The LIAPT1 pin can be colocted from the P67 to P64 or P79 to P79		
1	Γ THE UAR T DIFFICATION SCIECTED FOR THE POPULATION FOR OF P13 to P10.		

Table 13.1.2.1. UART Mode Specifications

NOTES:

- 1. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.
- 2. The U0IRS and U1IRS bits respectively are the bits "0" and "1" in the UCON register; the U2IRS bit is the bit 4 in the U2C1 register.

Register	Bit	Function			
UiTB	0 to 8	Set transmission data ⁽¹⁾			
UiRB	0 to 8	Reception data can be read ⁽¹⁾			
	OER,FER,PER,SUM	Error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long			
		Set these bits to '1012' when transfer data is 8 bits long			
		Set these bits to '1102' when transfer data is 9 bits long			
	CKDIR	Select the internal clock or external clock			
	STPS	Select the stop bit			
	PRY, PRYE	Select whether parity is included and whether odd or even			
	IOPOL(i=2) ⁽⁴⁾	Select the TxD/RxD input/output polarity			
UiC0	CLK0, CLK1	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TxDi pin output mode			
CKPOL Set to "0" UFORM LSB first or MSB first can be selected when trans		Set to "0"			
		LSB first or MSB first can be selected when transfer data is 8 bits long. Set this			
		bit to "0" when transfer data is 7 or 9 bits long.			
UiC1	TE	Set this bit to "1" to enable transmission			
	TI	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt			
	U2RRM ⁽²⁾	Set to "0"			
	U2LCH ⁽³⁾	Set this bit to "1" to use UART2 inverted data logic			
	U2ERE ⁽³⁾	Set to "0"			
U2SMR	0 to 7	Set to "0"			
U2SMR2	0 to 7	Set to "0"			
U2SMR3	0 to 7	Set to "0"			
U2SMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	U0RRM, U1RRM	Set to "0"			
	CLKMD0	Invalid because CLKMD1 = 0			
	CLKMD1	Set to "0"			
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin or P70 pin			
	7	Set to "0"			

Table 13.1.2.2. Registers to Be Used and Settings in UART Mode

NOTES:

- 1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. Set the bit 4 to bit 5 in the U0C1 and U1C1 registers to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.
- 3. Set the bit 6 to bit 7 in the U0C1 and U1C1 registers to "0".
- 4. Set the bit 7 the U0MR and U1MR registers to "0".

i=0 to 2

Table 13.1.2.3 lists the functions of the input/output pins during UART mode. Table 13.1.2.4 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs "H" when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6_2 bit, PD6_6 bit in the PD6 register and the PD7_1 bit in the PD7 register (Can be used as an input port when performing transmission only)	
CLKi (P61, P65, P72)	Input/output port	Set the CKDIR bit in the UiMR register to "0"	
	Transfer clock input	Set the CKDIR bit in the UiMR register to "1" Set the PD6_1 bit and PD6_5 bit in the PD6 register to "0", PD7_2 bit in the PD7 register to "0"	
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "0" Set the PD6_0 bit and PD6_4 bit in the PD6 register to "0", the PD7_3 bit in the PD7 register "0"	
	RTS output	Set the CRD bit in the UiC0 register to "0" Set the CRS bit in the UiC0 register to "1"	
	Input/output port	Set the CRD bit in the UiC0 register "1"	

Table 13.1.2.3. I/O Pin Functions in UART mode⁽¹⁾

NOTE:

1. When the U1MAP bit in PACR register is set to "1" (P73 to P70), UART1 pin is assgined to P73 to P70.

Pin function	Bit set value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP CLKMD1		PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	
CTS ₀ ⁽²⁾	0	0	1	0	0

 Table 13.1.2.4.
 P64 Pin Functions in UART mode⁽¹⁾

NOTES:

1. When the U1MAP bit in PACR register is "1" (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to "0" (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to "1" (RTS0 selected).





Figure 13.1.2.1. Typical transmit timing in UART mode (UART0, UART1)



Figure 13.1.2.2. Receive Operation

13.1.2.1. Bit Rates

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. Table 13.1.2.1.1 lists example of bit rate and settings.

Bit Rate	Count Source	Peripheral Function Clock : 16MHz		Peripheral Function Clock : 20MHz	
(bps)	of BRG	Set Value of BRG : n	Actual Time (bps)	Set Value of BRG : n	Actual Time (bps)
1200	f8	103(67h)	1202	129(81h)	1202
2400	f8	51(33h)	2404	64(40h)	2404
4800	f8	25(19h)	4808	32(20h)	4735
9600	f1	103(67h)	9615	129(81h)	9615
14400	f1	68(44h)	14493	86(56h)	14368
19200	f1	51(33h)	19231	64(40h)	19231
28800	f1	34(22h)	28571	42(2Ah)	29070
31250	f1	31(1Fh)	31250	39(27h)	31250
38400	f1	25(19h)	38462	32(20h)	37879
51200	f1	19(13h)	50000	24(18h)	50000

Table 13.1.2.1.1 Example of Bit Rates and Settings

13.1.2.2. Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedure below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)

(2) Set the RE bit in the UiC1 register to "1" (reception enabled)

• Resetting the UiTB register (i=0 to 2)

(1) Set the SMD2 to SMD0 bits in UiMR register "0002" (Serial I/O disabled)

(2) Set the SMD2 to SMD0 bits in UiMR register "0012", "1012", "1102"

(3) "1" is written to RE bit in the UiC1 register (reception enabled), regardless of the TE bit in the UiC1 register

13.1.2.3. LSB First/MSB First Select Function

As shown in Figure 14.1.2.3.1, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When the UFORM bit in the UiC0 register is set to "0" (LSB first)
TXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
RXDi ST D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P Y SP
(2) When the UFORM bit in the UiC0 register "1" (MSB first)
TXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
RXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
NOTE: 1. This applies to the case where the CKPOL bit in the UiC0 register is set to "0" ST: Start bit (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiLCH bit in the UiC1 register is set to "0" (no SP: Parity bit SP: Stop bit reverse), the STPS bit in the UiMR register is set to "0" (1 stop bit) and the PRYE bit in the UiMR register is set to "1" (parity enabled).
i = 0 to 2

Figure 13.1.2.3.1. Transfer Format

13.1.2.4. Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. Figure 13.1.2.4.1 shows serial data logic.

(1) When the	U2LCH bit in the U2C1 register is set to "0" (no reverse)	
Transfer clock		
TxD2 (no reverse)	"H"	
(2) When the	U2LCH bit in the U2C1 register is set "1" (reverse)	
Transfer clock		
TxD2 (reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP	
NOTE: 1. This apı (transmi U2C0 re (1 stop t	plies to the case where the CKPOL bit in the U2C0 register is set to "0" it data output at the falling edge of the transfer clock), the UFORM bit in the egister is set to "0" (LSB first), the STPS bit in the U2MR register is set to "0" bit) and the PRYE bit in the U2MR register is set to "1" (parity enabled).	ST: Start bit P: Parity bit SP: Stop bit

Figure 13.1.2.4.1. Serial Data Logic Switching

13.1.2.5. TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverses the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 13.1.2.5.1 shows the TxD pin output and RxD pin input polarity inverse.

(1) When the IOPOL bit in the U2MR register is set to "0" (no reverse)	
TxD2 "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"	
RxD2 "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"	
(2) When the IOPOL bit in the U2MR register is set to "1" (reverse)	
TxD2 "H"	
RxD2 "H"	
NOTE: 1. This applies to the case where the UFORM bit in the U2C0 register is set to "0"(LSB first), the STPS bit in the U2MR register is set to "0" (1 stop bit) and the PRYE bit in the U2MR register is set to "1"(parity enabled).	ST: Start bit P: Parity bit SP: Stop bit



13.1.2.6. CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS}_0/\overline{RTS}_0$, outputs \overline{RTS}_0 from the P60 pin, and accepts as input the \overline{CTS}_0 from the P64 pin. To use this function, set the register bits as shown below.

- Set the CRD bit in the U0C0 register to "0" (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- Set the CRS bit in the U0C0 register to "1"(outputs UART0 $\overline{\text{RTS}}$)
- Set the CRD bit in the U1C0 register to "0" (enables UART1 CTS/RTS)
- Set the CRS bit in the U1C0 register to "0" (inputs UART1 $\overline{\text{CTS}}$)
- Set the RCSP bit in the UCON register to "1" (inputs CTSo from the P64 pin)
- Set the CLKMD1 bit in the UCON register to "0" (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.



Figure 13.1.2.6.1. CTS/RTS Separate Function

13.1.3 Special Mode 1 (I²C bus mode)(UART2)

 I^2C bus mode is provided for use as a simplified I^2C bus interface compatible mode. Table 13.1.3.1 lists the specifications of the I^2C bus mode. Table 13.1.3.2 and 13.1.3.3 list the registers used in the I^2C bus mode and the register values set. Table 13.1.3.4 lists the I^2C bus mode fuctions. Figure 13.1.3.1 shows the block diagram for I^2C bus mode. Figure 13.1.3.2 shows SCL2 timing.

As shown in Table 13.1.3.2, the microcomputer is placed in I²C bus mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDA2 transmit output has a delay circuit attached, SDA output does not change state until SCL2 goes low and remains stably low.

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	During master			
	The CKDIR bit in the U2MR register is set to "0" (internal clock) : fj/ (2(n+1))			
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in the U2BRG register 0016 to FF16			
	During slave			
	The CKDIR bit is set to "1" (external clock) : Input from SCL2 pin			
Transmission start condition	• Before transmission can start, the following requirements must be met ⁽¹⁾			
	 The TE bit in the U2C1 register is set to "1" (transmission enabled) 			
	– The TI bit in the U2C1 register is set to "0" (data present in U2TB register)			
Reception start condition	Before reception can start, the following requirements must be met ⁽¹⁾			
	 The RE bit in the U2C1 register is set to "1" (reception enabled) 			
	 The TE bit in the U2C1 register is set to "1" (transmission enabled) 			
	- The TI bit in the U2C1 register is set to "0" (data present in the UiTB register)			
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowled			
generation timing	detected			
Error detection	• Overrun error ⁽²⁾			
	This error occurs if the serial I/O started receiving the next data before reading the			
	U2RB register and received the 8th bit of the next data			
Select function	Arbitration lost			
	Timing at which the ABT bit in the U2RB register is updated can be selected			
	• SDA2 digital delay			
	No digital delay or a delay of 2 to 8 U2BRG count source clock cycles selectable			
	Clock phase setting			
	With or without clock delay selectable			

Table 13.1.3.1. I²C bus Mode Specifications

NOTES:

1. When an external clock is selected, the conditions must be met while the external clock is in the high state.

2. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.





Figure 13.1.3.1. I²C bus Mode Block Diagram



Register	Bit	Function		
		Master	Slave	
U2TB	0 to 7	Set transmission data	Set transmission data	
(1)				
U2RB	0 to 7	Reception data can be read	Reception data can be read	
(1)	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit	
	ABT	Arbitration lost detection flag	Invalid	
	OER	Overrun error flag	Overrun error flag	
U2BRG	0 to 7	Set a transfer rate	Invalid	
U2MR	SMD2 to SMD0	Set to '0102'	Set to '0102'	
(1)	CKDIR	Set to "0"	Set to "1"	
	IOPOL	Set to "0"	Set to "0"	
U2C0	CLK1, CLK0	Select the count source for the U2BRG	Invalid	
		register		
	CRS	Invalid because CRD = 1	Invalid because CRD = 1	
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag	
	CRD	Set to "1"	Set to "1"	
	NCH	Set to "1"	Set to "1"	
	CKPOL	Set to "0"	Set to "0"	
	UFORM	Set to "1"	Set to "1"	
U2C1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission	
	TI	Transmit buffer empty flag	Transmit buffer empty flag	
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception	
	RI	Reception complete flag	Reception complete flag	
	U2IRS	Invalid	Invalid	
	U2RRM,	Set to "0"	Set to "0"	
	U2LCH, U2ERE			
U2SMR	IICM	Set to "1"	Set to "1"	
	ABC	Select the timing at which arbitration-lost	Invalid	
		is detected		
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to "0"	Set to "0"	
U2SMR2	IICM2	Refer to Table 13.1.3.4 I ² C bus Mode Functions	Refer to Table 13.1.3.4 I ² C bus Mode Functions	
	CSC	Set this bit to "1" to enable clock	Set to "0"	
		synchronization		
	SWC	Set this bit to "1" to have SCL2 output	Set this bit to "1" to have SCL2 output	
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9 th	
		bit of clock	bit of clock	
	ALS	Set this bit to "1" to have SDA2 output	Set to "0"	
		stopped when arbitration-lost is detected		
	STAC	Set to "0"	Set this bit to "1" to initialize UART2 at	
			start condition detection	
	SWC2	Set this bit to "1" to have SCL2 output	Set this bit to "1" to have SCL2 output	
		forcibly pulled low	forcibly pulled low	
	SDHI	Set this bit to "1" to disable SDA2 output	Set this bit to "1" to disable SDA2 output	
	7	Set to "0"	Set to "0"	
U2SMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"	
	СКРН	Refer to Table 13.1.3.4 I ² C bus Mode Functions	Refer to Table 13.1.3.4 I ² C bus Mode Functions	
	DL2 to DL0	Set the amount of SDA2 digital delay	Set the amount of SDA2 digital delay	
L	-			

Table 13.1.3.2. Registers to Be Used and Settings in I²C bus Mode (1) (Continued)

NOTE:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C bus mode.

Register	Bit	Function		
		Master	Slave	
U2SMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCL2 output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCL2 to "L"	
			hold at the falling edge of the 9th bit of	
			clock	

Table 13.1.3.3.	Registers to Be	Used and Settings in I ² C bus	s Mode ⁽²⁾ (Continued)
-----------------	-----------------	---	-----------------------------------

NOTE:

1. Not all bits in the register are described above. Set those bits to "0" when writing to the registers in I²C bus mode.
| Evention | Cleak augebraneus agriel 1/0 | 12C huo mode (| | | | | |
|--|--|---|----------------------------------|--|---------------------------|--|--|
| Function | mode (SMD2 to SMD0 - 0012 | | SIND2 to SINL | 0 = 0102, IICM = 1) | | | |
| | IICM = 0 | IICM2 = 0 | vrrupt) | IICM2 = 1 | | | |
| | | | | (UART transmit/ rec | | | |
| | | CKPH = 0 | CKPH = 1 | CKPH = 0
(No clock dolov) | CRPH = 1
(Clock delay) | | |
| | | (NO CIOCK delay) | (Clock delay) | (INU CIUCK delay) | (Clock delay) | | |
| 10 ⁽¹⁾ | | (Refer to Figure | etection or sto
13.1.3.2.1. S | P condition detection TSPSEL Bit Functior | ו) | | |
| (Refer to Fig.13.1.3.2.) | | | | | | | |
| Factor of interrupt number | UART2 transmission | No acknowledgr | nent | UART2 transmission | UART2 transmission | | |
| $(D_{2} f_{2} f_{$ | Transmission started or | detection (NACH | | Rising edge of | Falling edge of SCL2 | | |
| (Refer to Fig. 13.1.3.2 .) | completed (selected by U2IRS) | Rising edge of S | CL2 9th Dit | SCL2 9th bit | next to the 9th bit | | |
| Factor of interrupt number | UART2 reception | Acknowledgmen | t detection | UART2 transmissio | n
Ortubir | | |
| 10 (1)
1(Defecto Fig 42 4 2 2) | CKPOL 0 (riging adap) | (ACK) | | Falling edge of SCL | .2 9th bit | | |
| (Refer to Fig. 13.1.3.2 .) | CKPOL = 0 (fisling edge)
CKPOL = 1 (falling edge) | Rising edge of S | CL2 9th bit | | | | |
| Timing for transferring data | CKPOL = 0 (rising edge) | Rising edge of S | CL2 9th bit | Falling edge of | Falling and rising | | |
| from the UART reception | CKPOL = 1 (falling edge) | | | SCL2 9th bit | edges of SCL2 9th | | |
| shift register to the U2RB | | | | | bit | | |
| | | Dula ul | | | | | |
| output delay | Not delayed | Delayed | | | | | |
| Functions of P70 pin | TxD2 output | SDA2 input/outp | ut | | | | |
| | | | | | | | |
| Functions of P71 pin | RxD2 input | SCL2 input/outp | ut | | | | |
| Functions of P72 pin | CLK2 input or output selected | (Cannot be used in I ² C mode) | | | | | |
| Noise filter width | 1500 | 20005 | | | | | |
| | | Alwaya poppible po motter how the corresponding port direction bit is act | | | | | |
| Read RxD2 and SCL2 pin levels | corresponding port direction bit
= 0 | Always possible | no matter how | w the corresponding p | ort direction bit is set | | |
| Initial value of TxD2 and SDA2 outputs | CKPOL = 0 (H)
CKPOL = 1 (L) | The value set in | the port regist | ter before setting I2C I | ous mode ⁽²⁾ | | |
| Initial and end values of | İ | Н | L | Н | L | | |
| SCL2 | | | | | | | |
| DMA1 factor (Refer to Fig. | UART2 reception | Acknowledgmer | t detection | UART2 reception | | | |
| 14.1.3.2.) | | (ACK) | | Falling edge of SCL | .2 9th bit | | |
| Store received data | 1st to 8th bits are stored in | 1st to 8th bits ar | e stored in | 1st to 7th bits are st | ored in U2RB register | | |
| | U2RB register bit 0 to bit 7 | U2RB register b | it 7 to bit 0 | bit 6 to bit 0, with 8th | n bit stored in U2RB | | |
| | | | | register bit 8 | | | |
| | | | | | 1 ct to 9th bits are | | |
| | | | | | stored in LI2RB | | |
| | | | | | register bit 7 to bit 0 | | |
| | | | | | (3) | | |
| Read received data | U2RB register status is read | 1 | | 1 | Read U2RB register | | |
| | directly as is | | | | Bit 6 to bit 0 as bit 7 | | |
| | | | | | to bit 1, and bit 8 as | | |
| | | | | | bit 0 ⁽⁴⁾ | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

Table 13.1.3.4. I²C bus Mode Functions

NOTES:

- 1. If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to "Notes on interrupts" in Usage Notes) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits. SMD2 to SMD0 bits in the U2MR register, IICM bit in the U2SMR register, IICM2 bit in the U2SMR2 register, CKPH bit in the U2SMR3 register
- 2. Set the initial value of SDA2 output while the SMD2 to SMD0 bits in the U2MR register is set to '0002' (serial I/O disabled).
- 3. Second data transfer to U2RB register (Rising edge of SCL2 9th bit)
- 4. First data transfer to U2RB register (Falling edge of SCL2 9th bit)



Figure 13.1.3.2. Transfer to U2RB Register and Interrupt Timing

13.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.



Figure 13.1.3.1.1. Detection of Start and Stop Condition

13.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to "1" (start). A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to "1" (start). A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to "1" (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).

(2) Set the STSPSEL bit in the U2SMR4 register to "1" (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in Table 13.1.3.2.1 and Figure 13.1.3.2.1.

Function	STSPSEL = 0	STSPSEL = 1	
Output of SCL2 and SDA2 pins	Output transfer clock and data/	The STAREQ, RSTAREQ and	
	Program with a port determines	STPREQ bit determine how the	
	how the start condition or stop	start condition or stop condition is	
	condition is output	output	
Start/stop condition interrupt	Start/stop condition are de-	Start/stop condition generation are	
request generation timing	tected	completed	

Table 13.1.3.2.1. STSPSEL Bit Functions



Figure 13.1.3.2.1. STSPSEL Bit Functions

13.1.3.3 Arbitration

Unmatching of the transmit data and SDA2 pin input data is checked synchronously with the rising edge of SCL2. Use the ABC bit in the U2SMR register to select the timing at which the ABT bit in the U2RB register is updated. If the ABC bit is set to "0" (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the U2SMR2 register to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

13.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 13.1.3.2.1.

The CSC bit in the U2SMR2 register is used to synchronize the internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low, at which time the U2BRG register value is reloaded with and starts counting in the low-level interval. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops, and when the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is comprised of the logical product of the internal SCL2 and SCL2 pin signal. The transfer clock works from a half period before the falling edge of the internal SCL2 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The SWC bit in the U2SMR2 register allows to select whether the SCL2 pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to "1" (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register is set to "1" (0 output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal.

If the SWC9 bit in the U2SMR4 register is set to "1" (SCL hold low enabled) when the CKPH bit in the U2SMR3 register is set to "1", the SCL2 pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit is set to "0" (SCL hold low disabled) frees the SCL2 pin from low-level output.

13.1.3.5 SDA Output

The data written to the bit 7 to bit 0 (D7 to D0) in the U2TB register is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDA₂ transmit output can only be set when IICM is set to "1" (I²C Bus mode) and the SMD₂ to SMD₀ bits in the the U2MR register are set to '000₂' (serial I/O disabled).

The DL2 to DL0 bits in the U2SMR3 register allow to add no delays or a delay of 2 to 8 U2BRG count source clock cycles to SDA2 output.

Setting the SDHI bit in the U2SMR2 register is set to "1" (SDA output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

13.1.3.6 SDA Input

When the IICM2 bit is set to "0", the 1st to 8th bits (D7 to D0) of received data are stored in the bit 7 to bit 0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to "1", the 1st to 7th bits (D7 to D1) of received data are stored in the bit 6 to bit 0 in the U2RB register and the 8th bit (D0) is stored in the bit 8 in the U2RB register. Even when the IICM2 bit is set to "1", providing the CKPH bit to "1", the same data as when the IICM2 bit is set to "0" can be read out by reading the U2RB register after the rising edge of the corresponding clock pulse of 9th bit.



13.1.3.7 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the U2SMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to "0", a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACK2 is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

13.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to "1" (UART2 initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the U2TB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



13.1.4 Special Mode 2 (UART2)

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 13.1.4.1 lists the specifications of Special Mode 2. Table 13.1.4.2 lists the registers used in Special Mode 2 and the register values set. Figure 13.1.4.1 shows communication control example for Special Mode 2.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	The CKDIR bit in the U2MR register is set to "0" (internal clock) : fj/ $(2(n+1))$
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	Slave mode
	The CKDIR bit is set to "1" (external clock selected) : Input from CLK2 pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	 Before transmission can start, the following requirements must be met ⁽¹⁾
	– The TE bit in the U2C1 register is set to "1" (transmission enabled)
	– The TI bit in the U2C1 register is set to "0" (data present in U2TB register)
Reception start condition	• Before reception can start, the following requirements must be met ⁽¹⁾
	– The RE bit in the U2C1 register is set to "1" (reception enabled)
	 The TE bit in the U2C1 register is set to "1" (transmission enabled)
	– The TI bit in the U2C1 register is set to "0" (data present in the U2TB register)
Interrupt request	While transmitting, one of the following conditions can be selected
generation timing	- The U2IRS bit in the U2C1 register is set to "0" (transmit buffer empty): when trans-
	ferring data from the U2TB register to the UART2 transmit register (at start of transmission)
	- The U2IRS bit is set to "1" (transfer completed): when the serial I/O finished sending
	data from the UART2 transmit register
	While receiving
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	• Overrun error ⁽²⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 13.1.4.1. Special Mode 2 Specifications

NOTES:

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the U2C0 register "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register "1" (transmit data output at the rising edge and the receive data taken in at the rise edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.



Figure 13.1.4.1. Serial Bus Communication Control Example (UART2)



Register	Bit	Function				
U2TB ⁽¹⁾	0 to 7	Set transmission data				
U2RB ⁽¹⁾	0 to 7	Reception data can be read				
	OER	Overrun error flag				
U2BRG	0 to 7	Set a transfer rate				
U2MR ⁽¹⁾	SMD2 to SMD0	Set to '0012'				
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode				
	IOPOL	Set to "0"				
U2C0	CLK1, CLK0	Select the count source for the U2BRG register				
	CRS	Invalid because CRD = 1				
	TXEPT	Transmit register empty flag				
	CRD	Set to "1"				
	NCH	Select TxD2 pin output format				
	CKPOL	Clock phases can be set in combination with the CKPH bit in the U2SMR3				
		register				
	UFORM	Set to "0"				
U2C1	TE	Set this bit to "1" to enable transmission				
	TI	Transmit buffer empty flag				
	RE	Set this bit to "1" to enable reception				
	RI	Reception complete flag				
	U2IRS	Select UART2 transmit interrupt cause				
	U2RRM,	Set to "0"				
	U2LCH, U2ERE					
U2SMR	0 to 7	Set to "0"				
U2SMR2	0 to 7	Set to "0"				
U2SMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the U2C0 register				
	NODC	Set to "0"				
	0, 2, 4 to 7	Set to "0"				
U2SMR4	0 to 7	Set to "0"				

Table 13.1.4.2. Registers to Be Used and Settings in Special Mode 2

NOTE:

1. Not all bits in the register are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

13.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the U2SMR3 register and the CKPOL bit in the U2C0 register.

Make sure the transfer clock polarity and phase are the same for the master and slave to communicate.

13.1.4.1.1 Master (Internal Clock)

Figure 13.1.4.1.1.1 shows the transmission and reception timing in master (internal clock).

13.1.4.1.2 Slave (External Clock)

Figure 13.1.4.1.2.1 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 13.1.4.1.2.2 shows the transmission and reception timing (CKPH=1) in slave (external clock).

Clock output (CKPOL=0, CKPH=0)	"H"								
Clock output (CKPOL=1, CKPH=0)	"H"								1
Clock output (CKPOL=0, CKPH=1)	"H" "L"								
Clock output (CKPOL=1, CKPH=1)	"H" "L"								
Data output timing	"н"	Do	D1 X	D2	D3	D4	D5	D6	D7
Data input timing		1	1	1	↑	↑	↑	1	1

Figure 13.1.4.1.1.1. Transmission and Reception Timing in Master Mode (Internal Clock)





Figure 13.1.4.1.2.1. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)



Figure 13.1.4.1.2.2. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

13.1.5 Special Mode 3 (IE Bus mode)(UART2)

In this mode, one bit of IE Bus is approximated with one byte of UART mode waveform.

Table 13.1.5.1 lists the registers used in IE Bus mode and the register values set. Figure 13.1.5.1 shows the functions of bus collision detect function related bits.

If the TxD2 pin output level and RxD2 pin input level do not match, a UART2 bus collision detect interrupt request is generated.

Register	Bit	Function			
U2TB	0 to 8	Set transmission data			
U2RB ⁽¹⁾	0 to 8	Reception data can be read			
	OER,FER,PER,SUM	Error flag			
U2BRG	0 to 7	Set a transfer rate			
U2MR	SMD2 to SMD0	Set to '1102'			
	CKDIR	Select the internal clock or external clock			
	STPS	Set to "0"			
	PRY	Invalid because PRYE=0			
	PRYE	Set to "0"			
	IOPOL	Select the TxD/RxD input/output polarity			
U2C0	CLK1, CLK0	Select the count source for the U2BRG register			
	CRS	Invalid because CRD=1			
	TXEPT	Transmit register empty flag			
	CRD	Set to "1"			
	NCH	Select TxD2 pin output mode			
	CKPOL	Set to "0"			
	UFORM	Set to "0"			
U2C1	TE	Set this bit to "1" to enable transmission			
	ТІ	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS	Select the source of UART2 transmit interrupt			
	U2RRM,	Set to "0"			
	U2LCH, U2ERE				
U2SMR	0 to 3, 7	Set to "0"			
	ABSCS	Select the sampling timing at which to detect a bus collision			
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit			
	SSS	Select the transmit start condition			
U2SMR2	0 to 7	Set to "0"			
U2SMR3	0 to 7	Set to "0"			
U2SMR4	0 to 7	Set to "0"			

Table 13.1.5.1. Registers to Be Used and Settings in IE Bus Mode

NOTE:

1. Not all bits in the registers are described above. Set those bits to "0" when writing to the registers in IEBus mode.

Transfer clock	
TxD2	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
RxD2	Input to TA0IN
Timer A0	If ABSCS is set to "1", bus collision is determined when time A0 (one-shot timer mode) underflows
(2) The ACSE bit in	n the U2SMR register (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxD2	
RxD2	
BCNIC register IR bit ⁽¹⁾	If ACSE bit is set to "1" automatically clear when bus collisi occurs), the TE bit is cleared to "0"
U2C1 register TE bit	(transmission disabled) when the IR bit in the BCNIC register is set to "1" (unmatching detected).
(3) The SSS bit in t	the U2SMR register (Transmit start condition select)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxD2	
Transm	ission enable condition is met
If SSS bit = 1, the s	serial I/O starts sending data at the rising edge ⁽¹⁾ of RxD2
If SSS bit = 1, the s CLK2	serial I/O starts sending data at the rising edge (1) of RxD2
If SSS bit = 1, the s CLK2 TxD2	serial I/O starts sending data at the rising edge (1) of RxD2 ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP (2)
If SSS bit = 1, the s CLK2 TxD2 RxD2	serial I/O starts sending data at the rising edge (1) of RxD2 ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP (2)

Figure 13.1.5.1. Bus Collision Detect Function-Related Bits

13.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows output of a low from the TxD2 pin when a parity error is detected. Tables 13.1.6.1 lists the specifications of SIM mode. Table 13.1.6.2 lists the registers used in the SIM mode and the register values set.

Item	Specification			
Transfer data format	Direct format			
	Inverse format			
Transfer clock	• The CKDIR bit in the U2MR register is set to "0" (internal clock) : fi/(16(n+1))			
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in U2BRG register 0016 to FF16			
	 The CKDIR bit is set to "1" (external clock) : fEXT/(16(n+1)) 			
	fEXT: Input from CLK2 pin. n: Setting value in U2BRG register 0016 to FF16			
Transmission start condition	 Before transmission can start, the following requirements must be met 			
	– The TE bit in the U2C1 register is set to "1" (transmission enabled)			
	– The TI bit in the U2C1 register is set to "0" (data present in U2TB register)			
Reception start condition	 Before reception can start, the following requirements must be met 			
	– The RE bit in the U2C1 register is set to "1" (reception enabled)			
	- Start bit detection			
Interrupt request	For transmission			
generation timing	When the serial I/O finished sending data from the U2TB transfer register (the U2IRS bit			
	is set to "1")			
(2)	For reception			
	When transferring data from the UART2 receive register to the U2RB register (at			
	completion of reception)			
Error detection	• Overrun error ⁽¹⁾			
	This error occurs if the serial I/O started receiving the next data before reading the			
	U2RB register and received the bit one before the last stop bit of the next data			
	Framing error			
	This error occurs when the number of stop bits set is not detected			
	Parity error			
	During reception, if a parity error is detected, parity error signal is output from the			
	TxD2 pin.			
	During transmission, a parity error is detected by the level of input to the RxD2 pin			
	when a transmission interrupt occurs			
	• Error sum flag			
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered			

Table 13.1.6.1.	SIM Mode	Specifications
-----------------	----------	----------------

NOTES:

1. If an overrun error occurs, bits 8 to 0 in UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.

2. A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmission complete) and the U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Register	Bit	Function				
U2TB ⁽¹⁾	0 to 7	Set transmission data				
U2RB ⁽¹⁾	0 to 7	Reception data can be read				
	OER,FER,PER,SUM	Error flag				
U2BRG	0 to 7	et a transfer rate				
U2MR	SMD2 to SMD0	et to '1012'				
	CKDIR	Select the internal clock or external clock				
	STPS	Set to "0"				
	PRY	Set this bit to "1" for direct format or "0" for inverse format				
	PRYE	Set to "1"				
	IOPOL	Set to "0"				
U2C0	CLK1, CLK0	Select the count source for the U2BRG register				
	CRS	Invalid because CRD=1				
	TXEPT	Transmit register empty flag				
	CRD	Set to "1"				
NCH		Set to "0"				
	CKPOL	Set to "0"				
	UFORM	Set this bit to "0" for direct format or "1" for inverse format				
U2C1	TE	Set this bit to "1" to enable transmission				
	TI	Transmit buffer empty flag				
	RE	Set this bit to "1" to enable reception				
	RI	Reception complete flag				
	U2IRS	Set to "1"				
	U2RRM	Set to "0"				
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format				
	U2ERE	Set to "1"				
U2SMR ⁽¹⁾	0 to 3	Set to "0"				
U2SMR2	0 to 7	Set to "0"				
U2SMR3	0 to 7	Set to "0"				
U2SMR4	0 to 7	Set to "0"				

 Table 13.1.6.2. Registers to Be Used and Settings in SIM Mode

NOTE:

1. Not all bits in registers are described above. Set those bits to "0" when writing to the registers in SIM mode.



Figure 13.1.6.1. Transmit and Receive Timing in SIM Mode

Figure 13.1.6.2 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



Figure 13.1.6.2. SIM Interface Connection

13.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register' to "1".

• When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 13.1.6.1.1. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

• When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.



Figure 13.1.6.1.1. Parity Error Signal Output Timing

13.1.6.2 Format

Direct Format

Set the PRY bit in the U2MR register to "1", the UFORM bit in the U2C0 register to "0" and the U2LCH bit in the U2C1 register to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 13.1.6.2.1 shows the SIM interface format.



Figure 13.1.6.2.1. SIM Interface Format

14. A/D Converter

Note

P92 and P93 (AN32, AN24) are not available in the 42-pin package.

Do not use P92 and P93 (AN32, AN24) as analog input pins in the 42-pin package.

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107 (AN0 to AN7), P90 to P93 (AN30 to AN32, AN24). Similarly, \overline{ADTRG} input shares the pin with P15. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (input mode). When not using the A/D converter, set the VCUT bit to "0" (VREF unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip. The A/D converter performance. Figure 14.1 shows the A/D converter block diagram and Figures 14.2 to 14.4 show the A/D converter associated with registers.

Item	Performance			
A/D Conversion Method	Successive approximation (capacitive coupling amplifier)			
Analog Input Voltage (1)	OV to AVcc (Vcc)			
Operating Clock fAD (2)	fAD/divided-by-2 or fAD/divided-by-3 or fAD/divided-by-4 or fAD/divided-by-6			
	or fAD/divided-by-12 or fAD			
Resolution	8-bit or 10-bit (selectable)			
Integral Nonlinearity Error	When AVCC = VREF = 5V			
	With 8-bit resolution: ±2LSB			
	• With 10-bit resolution: ±3LSB			
	When AVCC = VREF = 3.3V			
	• With 8-bit resolution: ±2LSB			
	With 10-bit resolution: ±5LSB			
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat			
	sweep mode 1, simultaneous sample sweep mode and delayed trigger mode 0,1			
Analog Input Pins (3)	8 pins (ANo to AN7) + 3 pins (AN30 to AN32) + 1 pins (AN24) (48-pin package			
	8 pins (ANo to AN7) + 2 pins (AN30, AN31) (42-pin package			
Conversion Speed Per Pin	Without sample and hold function			
	8-bit resolution: 49 fAD cycles, 10-bit resolution: 59 fAD cycles			
	With sample and hold function			
	8-bit resolution: 28 fad cycles, 10-bit resolution: 33 fad cycles			

Table 14.1 A/D Converter Performance

NOTES:

1. Not dependent on use of sample and hold function.



Figure 14.1 A/D Converter Block Diagram



Figure 14.2 ADCON0 to ADCON2 Registers





Figure 14.3 ADTRGCON Register

Table 14.2 A/D Conversion Frequency Select

CKS2	CKS1	CKS0	ØAD		
0	0	0	Divided-by-4 of fAD		
0	0	1	Divided-by-2 of fAD		
0	1	0	<u> </u>		
0	1	1	fAD		
1	0	0	Divided-by-12 of fAD		
1	0	1	Divided-by-6 of fAD		
1	1	0			
1	1	1	Divided-by-3 of fAD		

NOTE:

1. Set the ϕ AD frequency to 10 MHz or less (12 MHz or less in M16C/26B). The ϕ AD is selected with combinations of the CKS0 bit in the ADCON0 register, CKS1 bit in the ADCON1 register, and the CKS2 bit in the ADCON2 register.

b7 b6 b5	b4 b3 b2 b1 b0	Symbo ADSTA	DI Address TO 03D316	After reset 0016	
		Bit symbol	Bit name	Function	RW
		ADERR0	AN1 Trigger Status Flag	0 : AN1 trigger did not occur during AN0 conversion 1 : AN1 trigger occured during AN0 conversion	RW
		ADERR1	Conversion Termination Flag	0 : Conversion not terminated 1 : Conversion terminated by Timer B0 underflow	RW
		(b2)	Nothing is assigned. When When read, its content is "0	write, set to "0". ".	
		ADTCSF	Delayed Trigger Sweep Status Flag	0 : Sweep not in progress 1 : Sweep in progress	RO
		ADSTT0	AN0 Conversion Status Flag	0 : AN0 conversion not in progress 1 : AN0 conversion in progress	RO
		ADSTT1	AN1 Conversion Status Flag	0 : AN1 conversion not in progress 1 : AN1 conversion in progress	RO
		ADSTRT0	AN0 Conversion Completion Status Flag	0 : AN0 conversion not completed 1 : AN0 conversion completed	RW
		ADSTRT1	AN1 Conversion Completion Status Flag	Address 03D316 After reset 0016 name Function RW Status Flag 0 : AN1 trigger did not occur during AN0 conversion RW fermination 0 : Conversion not terminated 1 : Conversion terminated by Timer B0 underflow RW ssigned. When write, set to "0". its content is "0".	
VD Re	gister i (i=0 to	7) Symbo AD0 AD1 AD2 AD3 AD4 AD5 AD6	Address 03C1 16 to 03C01 03C316 to 03C21 03C516 to 03C41 03C716 to 03C61 03C916 to 03C81 03CB16 to 03CA1 03CD16 to 03CA1 03CD16 to 03CA1	After reset 6 Indeterminate 6 Indeterminate 6 Indeterminate 6 Indeterminate 6 Indeterminate 6 Indeterminate 6 Indeterminate	
(b15) b7		b7			
				Function	
			When the BITS bit in the Al	DCON1 When the BITS bit in the ADCON1	† R\
			register is "1" (10-bit mode)	register is "0" (8-bit mode)	

A/D conversion result

Two high-order bits of

A/D conversion result

When read, its content is

indeterminate

RO



.....

.....

Nothing is assigned. When write, set to "0". When read, its content is "0".

Timer B2 sp	ecial mo	de registe	r (1)		
b7 b6 b5 b4 b3	b2 b1 b0	Symbol TB2SC	Address 039E16	After reset X00000002	
		Bit symbol	Bit name	Function	RW
		PWCOM	Timer B2 Reload Timing Switch Bit (2)	0 : Timer B2 underflow 1 : Timer A output at odd-numbered	RW
		IVPCR1	Three-Phase Output Port SD Control Bit 1 (3, 4, 7)	 0 : Three-phase output forcible cutoff by SD pin input (high impedance) disabled 1 : Three-phase output forcible cutoff by SD pin input (high impedance) enabled 	RW
	l	TB0EN	Timer B0 Operation Mode Select Bit	0 : Other than A/D trigger mode 1 : A/D trigger mode (5)	RW
		TB1EN	Timer B1 Operation Mode Select Bit	0 : Other than A/D trigger mode 1 : A/D trigger mode (5)	RW
		TB2SEL	Trigger Select Bit (6)	0 : TB2 interrupt 1 : Underflow of TB2 interrupt generation frequency setting counter [ICTB2]	RW
		(b6-b5)	Reserved bits	Must set to "0"	RW
		(b7)	Nothing is assigned. Whe When read, its content is	en write, set to "0". "0".	

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enabled).

2. If the INV11 bit is "0" (three-phase mode 0) or the INV06 bit is "1" (triangular wave modulation mode), set this bit to "0" (timer B2 underflow).

3. When setting the IVPCR1 bit to "1" (three-phase output forcible cutoff by SD pin input enabled), Set the PD8_5 bit to "0" (= input mode).

4. Related pins are U(P8₀), Ū(P8₁), V(P7₂), ∇(P7₃), W(P7₄), W(P7₅). When a high-level ("H") signal is applied to the SD pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, Ū, V, ∇, W, and W are exit from the high-impedance state. If a low-level ("L") signal is applied to the SD pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, Ū, V, ∇, W, and W become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, Ū, V, ∇, W, and W are placed in a high-impedance state regardless of which function of those pins is used.

5. When this bit is used in delayed trigger mode 0, set the TB0EN and TB1EN bits to "1"(A/D trigger mode).

6. When setting the TB2SEL bit to "1" (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), Set the INV02 bit to "1" (three-phase motor control timer function).

7. Refer to 16.6 Digital Debounce function for SD input.

Figure 14.5 TB2SC Register



14.1 Operation Modes

14.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is once converted to a digital code. Table 14.1.1.1 shows the one-shot mode specifications. Figure 14.1.1.1 shows the operation example in one-shot mode. Figure 14.1.1.2 shows the ADCON0 to ADCON2 registers in one-shot mode.

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	a selected pin is once converted to a digital code
A/D Conversion Start	 When the TRG bit in the ADCON0 register is "0" (software trigger)
Condition	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the
	ADST bit to "1" (A/D conversion started)
A/D Conversion Stop	• A/D conversion completed (If a software trigger is selected, the ADST bit is
Condition	set to "0" (A/D conversion halted)).
	Set the ADST bit to "0"
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select one pin from AN0 to AN7, AN30 to AN32, AN24
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Table 14.1.1.1	One-shot	Mode	Specifications
----------------	----------	------	----------------



Figure 14.1.1.1 Operation Example in One-Shot Mode



Figure 14.1.1.2 ADCON0 to ADCON2 Registers in One-Shot Mode



14.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 14.1.2.1 shows the repeat mode specifications. Figure 14.1.2.1 shows the operation example in repeat mode. Figure 14.1.2.2 shows the ADCON0 to ADCON2 registers in repeat mode.

Item	Specification
Function	The CH2 to CH0 bits in the ADCON0 register and the ADGSEL1 to ADGSEL0
	bits in the ADCON2 register select pins. Analog voltage applied to a selected
	pin is repeatedly converted to a digital code
A/D Conversion Start	 When the TRG bit in the ADCON0 register is "0" (software trigger)
Condition	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from AN0 to AN7, AN30 to AN32 and AN24
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

Table 14.1.2.1 Repeat Mode Specifications



Figure 14.1.2.1 Operation Example in Repeat Mode



Figure 14.1.2.2 ADCON0 to ADCON2 Registers in Repeat Mode

14.1.3 Single Sweep Mode

In single sweep mode, analog voltages applied to the selected pins are converted one-by-one to a digital code. Table 14.1.3.1 shows the single sweep mode specifications. Figure 14.1.3.1 shows the operation example in single sweep mode. Figure 14.1.3.2 shows the ADCON0 to ADCON2 registers in single sweep mode.

Table 14.1.3.1	Single	Sweep	Mode	Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	the selected pins is converted one-by-one to a digital code
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	• A/D conversion completed(When selecting a software trigger, the ADST bit
	is set to "0" (A/D conversion halted)).
	• Set the ADST bit to "0"
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	ANo to AN7 (8 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

NOTE:

1. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.3.1 Operation Example in Single Sweep Mode



Figure 14.1.3.2 ADCON0 to ADCON2 Registers in Single Sweep Mode



14.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltages applied to the selected pins are repeatedly converted to a digital code. Table 14.1.4.1 shows the repeat sweep mode 0 specifications. Figure 14.1.4.1 shows the operation example in repeat sweep mode 0. Figure 14.1.4.2 shows the ADCON0 to ADCON2 registers in repeat sweep mode 0.

Table 14.1.4.1	Repeat Swee	p Mode 0 S	pecifications
	nopout onoo		poonioanono

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	the selected pins is repeatedly converted to a digital code
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	 When the TRG bit in the ADCON0 register is "1" (Hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	ANo to AN7 (8 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

NOTE:

1. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.4.1 Operation Example in Repeat Sweep Mode 0



Figure 14.1.4.2 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0



14.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltages applied to the all selected pins are converted to a digital code, with mainly used in the selected pins. Table 14.1.5.1 shows the repeat sweep mode 1 specifications. Figure 14.1.5.1 shows the operation example in repeat sweep mode 1. Figure 14.1.5.2 shows the ADCON0 to ADCON2 registers in repeat sweep mode 1.

Table 14.1.5.1	Repeat Sweep	o Mode 1	Specifications

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and the ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register mainly select pins. Analog voltage
	applied to the all selected pins is repeatedly converted to a digital code
	Example : When selecting ANo
	Analog voltage is converted to a digital code in the following order
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The $\overline{\text{ADTRG}}$ pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pins Mainly	Select from AN ₀ (1 pins), AN ₀ to AN ₁ (2 pins), AN ₀ to AN ₂ (3 pins),
Used in A/D Conversions	ANo to AN3 (4 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin

NOTE:

1. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.5.1 Operation Example in Repeat Sweep Mode 1

ЦĻ	1	1	Ļ	Ι	Ļ	ADCON	0 03D616	After reset 00000XXX2	
						Bit symbol	Bit name	Function	F
						CH0	Analog Input Pin Select Bit	Invalid in repeat sweep mode 1	F
						CH1			F
			l			CH2			F
		ł	• • • • •			MD0	A/D Operation Mode	1 1 : Repeat sweep mode 0 or	F
						MD1 TRG	Trigger Select Bit	Repeat sweep mode 1 0 : Software trigger 1 : Hardware trigger (ADTRC trigger)	F
						ADST	A/D Conversion Start	0 : A/D conversion disabled	
						CKS0	Flag Frequency Select Bit 0	1 : A/D conversion started Refer to Table 14.2 A/D Conversion	
NOTE: 1. lf t	the A	٩D(CON	٧0	regist	er is rewritten o	uring A/D conversion, the o	conversion result will be indeterminate.	I
$\begin{array}{c} A/D \text{ co} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	ntro	ol L		jis ² t	ter 1	(1) Symbol ADCON	Address 1 03D7 ₁₆	After reset 0016	
						Bit symbol	Bit name	Function	F
						SCAN0	A/D Sweep Pin Select Bit ⁽²⁾	When selecting repeat sweep mode 1 0 0 : ANo (1 pin)	F
						SCAN1		0 1 : AN0 to AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins)	F
						MD2	A/D Operation Mode Select Bit 1	1 : Repeat sweep mode 1	F
		1				BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	F
	1					CKS1	Frequency Select Bit 1	Refer to Table 14.2 A/D Conversion Frequency Select	F
						VCUT	VREF Connect Bit (3)	1 : VREF connected	F
L.J						(b7-b6)	Nothing is assigned. Whe When read, its content is	n write, set to "0". '0".	-
1. I 2. A 3. I 3. I 4 A/D co	f the AN30 regis f the A/D ontro 5 64	All to ster V(cor			1 regi can b ect th t is re in. ter 2	ster is rewritter e used in the s e desired pin. set from "0" (Vi 2 (1) 2 (1) Symbo ADCON	a during A/D conversion, the ame way as ANo to AN7. U: REF unconnected) to "1" (VF Address I2 03D4h	e conversion result will be indeterminate. se the ADGSEL1 to ADGSEL0 bits in the AD REF connected), wait for 1 μs or more before s After reset 00h	CON2 starting
						Bit symbol	Bit name	Function	
						SMP	Select Bit	1 : With sample and hold	R
					•	ADGSEL0	A/D Input Group Select Bit	0 0 : Select port P10 group (AN i) 0 1 : Select port P9 group (AN 3i)	R
			i			ADGSEL1		1 1 : Do not set	R
		į				(b3)	Reserved Bit	Set to "0"	R
	- 1					CKS2	Frequency Select Bit 2	Refer to Table 14.2 A/D Conversion Frequency Select	R
	•								
						TRG1	Trigger Select Bit 1	Set to "0" in repeat sweep mode 1	R

Figure 14.1.5.2 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1



14.1.6 Simultaneous Sample Sweep Mode

In simultaneous sample sweep mode, analog voltages applied to the selected pins are converted one-byone to a digital code. At this time, the input voltage of ANo and AN1 are sampled simultaneously using two circuits of sample and hold circuit. Table 14.1.6.1 shows the simultaneous sample sweep mode specifications. Figure 14.1.6.1 shows the operation example in simultaneous sample sweep mode. Figure 14.1.6.2 shows ADCON0 to ADCON2 registers and Figure 14.1.6.3 shows ADTRGCON registers in simultaneous sample sweep mode. Table 14.1.6.2 shows the trigger select bit setting in simultaneous sample sweep mode. In simultaneous sample sweep mode, Timer B0 underflow can be selected as a trigger by combining software trigger, ADTRG trigger, Timer B2 underflow, Timer B2 interrupt generation frequency setting counter underflow or A/D trigger mode of Timer B.

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to
	ADGSEL0 bits in the ADCON2 register select pins. Analog voltage applied to
	the selected pins is converted one-by-one to a digital code. At this time, the
	input voltage of AN0 and AN1 are sampled simultaneously.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is "0" (software trigger)
	Set the ADST bit in the ADCON0 register to "1" (A/D conversion started)
	When the TRG bit in the ADCON0 register is "1" (hardware trigger)
	The trigger is selected by TRG1 and HPTRG0 bits (See Table 14.1.6.2)
	The \overline{ADTRG} pin input changes state from "H" to "L" after setting the ADST bit
	to "1" (A/D conversion started)
	Timer B0, B2 or Timer B2 interrupt generation frequency setting counter
	underflow after setting the ADST bit to "1" (A/D conversion started)
A/D Conversion Stop Condition	A/D conversion completed (If selecting software trigger, the ADST bit is
	automatically set to "0".
	Set the ADST bit to "0" (A/D conversion halted)
Interrupt Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or
	ANo to AN7 (8 pins) ⁽¹⁾
Readout of A/D conversion result	Readout one of the AN0 to AN7 registers that corresponds to the selected pin

Table 14.1.6.1 Simultaneous Sample Sweep Mode Specifications

NOTE:

1. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.







1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 14.1.6.2 ADCON0 to ADCON2 Registers for Simultaneous Sample Sweep Mode


Figure 14.1.6.3 ADTRGCON Register in Simultaneous Sample Sweep Mode

Table 14.1.6.2	Trigger Select	Bit Setting in	Simultaneous	Sample Sweep Mode
----------------	----------------	----------------	--------------	-------------------

TRG	TRG1	HPTRG0	TRIGGER
0	-	-	Software trigger
1	-	1	Timer B0 underflow (1)
1	0	0	ADTRG
1	1	0	Timer B2 or Timer B2 interrupt generation frequency
			setting counter underflow (2)

NOTE:

- 1. A count can be started for Timer B2, Timer B2 interrupt generation frequency setting counter underflow or the INT5 pin falling edge as count start conditions of Timer B0.
- 2.Select Timer B2 or Timer B2 interrupt generation frequency setting counter using the TB2SEL bit in the TB2SC register.



14.1.7 Delayed Trigger Mode 0

In delayed trigger mode 0, analog voltages applied to the selected pins are converted one-by-one to a digital code. The delayed trigger mode 0 used in combination with A/D trigger mode of Timer B. The Timer B0 underflow starts a single sweep conversion. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the Timer B1 underflow is generated. When the Timer B1 underflow is generated, the single sweep conversion is restarted with the AN1 pin. Table 14.1.7.1 shows the delayed trigger mode 0 specifications. Figure 14.1.7.1 shows the operation example in delayed trigger mode 0. Figure 14.1.7.2 and Figure 14.1.7.3 show each flag operation in the ADSTAT0 register that corresponds to the operation example. Figure 14.1.7.4 shows the ADCON0 to ADCON2 registers in delayed trigger mode 0. Figure 14.1.7.5 shows the ADTRGCON register in delayed trigger mode 0 and Table 14.1.7.2 shows the trigger select bit setting in delayed trigger mode 0.

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits in
	the ADCON2 register select pins. Analog voltage applied to the input voltage of the
	selected pins are converted one-by-one to the digital code. At this time, Timer B0 under
	flow generation starts ANo pin conversion. Timer B1 underflow generation starts con
	version after the AN1 pin. ⁽¹⁾
A/D Conversion Start	ANo pin conversion start condition
	 When Timer B0 underflow is generated if Timer B0 underflow is generated again
	before Timer B1 underflow is generated, the conversion is not affected
	•When Timer B0 underflow is generated during A/D conversion of pins after the AN1
	pin, conversion is halted and the sweep is restarted from AN ₀ pin
	AN1 pin conversion start condition
	•When Timer B1 underflow is generated during A/D conversion of the ANo pin, the
	input voltage of the AN1 pin is sampled. The AN1 conversion and the rest of the
	sweep start when AN ₀ conversion is completed.
A/D Conversion Stop	 When single sweep conversion from the ANo pin is completed
Condition	 Set the ADST bit to "0" (A/D conversion halted)⁽²⁾
Interrupt Request	A/D conversion completed
Generation Timing	
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins) and
	AN₀ to AN⁊ (8 pins) ⁽³⁾
Readout of A/D Conversion Result	Readout one of the AN0 to AN7 registers that corresponds to the selected pins

Table 14.1.7.1 Delayed Trigger Mode 0 Specifications

NOTES:

1. Set the larger value than the value of the timer B0 register to the timer B1 register.

2. Do not write "1" (A/D conversion started) to the ADST bit in delayed trigger mode 0. When write "1", unexpected interrupts may be generated.

3. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.7.1 Operation Example in Delayed Trigger Mode 0



Figure 14.1.7.2 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (1)



Figure 14.1.7.3 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (2)

A/D control register () (1)			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	СН0	Analog Input Pin Select Bit	1 1 1 : Set to "111b" in delayed trigger mode 0	RW
L	CH1			RW
	CH2			RW
	MD0	A/D Operation Mode	0.0 · One-shot mode or delayed trigger mode	RW
· · · · · · · · · · · · · · · · · · ·	MD1	Select Bit 0	0,1	RW
<u> </u>	TRG	Trigger Select Bit	Refer to Table 14.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0	RW
L	ADST	A/D Conversion Start Flag ⁽²⁾	0 : A/D conversion disabled 1 : A/D conversion started	RW
<u>i</u>	CKS0	Frequency Select Bit 0	Refer to Table 14.2 A/D Conversion Frequency Select	RW

NOTES: 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate. 2. Do not write "1" in delayed trigger mode 0. When write, set to "0".

A/D control register 1 (1)

	Symbol ADCON	Address 1 03D7 ₁₆	After reset 0016	
	Bit symbol	Bit name	Function	RW
	SCAN0	A/D Sweep Pin Select Bit ⁽²⁾	When selecting delayed trigger sweep mode 0 0 0: ANo to AN1 (2 pins)	RW
	 SCAN1		0 1: ANo to AN3 (4 pins) 1 0: ANo to ANs (6 pins) 1 1: ANo to AN7 (8 pins)	RW
	 MD2	A/D Operation Mode Select Bit 1	0 : Any mode other than repeat sweep mode 1	RW
	 BITS	8/10-Bit Mode Select Bit	0 : 8-bit mode 1 : 10-bit mode	RW
	 CKS1	Frequency Select Bit 1	Refer to Table 14.2 A/D Conversion Frequency Select	RW
· · · · · · · · · · · · · · · · · · ·	 VCUT	VREF Connect Bit (3)	1 : VREF connected	RW
L.J	 (b7-b6)	Nothing is assigned. When When read, its content is "	n write, set to "0". '0".	—

NOTES:

If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.
 AN30 to AN32 can be used in the same way as AN0 to AN7. Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.
 If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 µs or more before starting

A/D conversion.



b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 1	Symbo ADCON	Address 2 03D416	After reset 0016	
	Bit symbol	Bit name	Function	RW
	SMP	A/D Conversion Method Select Bit ⁽²⁾	1 : With sample and hold	RW
	ADGSEL0	A/D Input Group Select Bit	0 0 : Select port P10 group (AN i) 0 1 : Select port P9 group (AN 3)	RW
· · · · · · · · · · · · · · · · · · ·	ADGSEL1		1 0 : Do not set 1 1 : Do not set	RW
	(b3)	Reserved Bit	Set to "0"	RW
	CKS2	Frequency Select Bit 2	Refer to Table 14.2 A/D Conversion Frequency Select	RW
	TRG1	Trigger Select Bit 1	Refer to Table 14.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0	RW
	(b7-b6)	Nothing is assigned. Whe When read, its content is	"o".	_

If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.
 Set to "1" in delayed trigger mode 0.

Figure 14.1.7.4 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0



Figure 14.1.7.5 ADTRGCON Register in Delayed Trigger Mode 0

Table 14.1.7.2 Trigger Select Bit Setting in Delayed Trigger Mode 0

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	0	1	1	Timer B0, B1 underflow



14.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the ADTRG pin (falling edge) changes state from "H" to "L", a single sweep conversion is started. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the second ADTRG pin falling edge is generated. When the second ADTRG falling edge is generated, The single sweep conversion of the pins after the AN1 pin is restarted. Table 14.1.8.1 shows the delayed trigger mode 1 specifications. Figure 14.1.8.1 shows the operation example of delayed trigger mode 1. Figure 14.1.8.2 to Figure 14.1.8.3 show each flag operation in the ADSTATO register that corresponds to the operation example. Figure 14.1.8.4 shows the ADCON0 to ADCON2 registers in delayed trigger mode 1. Figure 14.1.8.5 shows the ADTRGCON register in delayed trigger mode 1 and Table 15.1.8.2 shows the trigger select bit setting in delayed trigger mode 1.

Item	Specification
Function	The SCAN1 to SCAN0 bits in the ADCON1 register and ADGSEL1 to ADGSEL0 bits
	in the ADCON2 register select pins. Analog voltages applied to the selected pins are
	converted one-by-one to a digital code. At this time, the ADTRG pin
	falling edge starts ANo pin conversion and the second ADTRG pin falling edge starts
	conversion of the pins after AN1 pin
A/D Conversion Start	ANo pin conversion start condition
Condition	The ADTRG pin input changes state from "H" to "L" (falling edge) ⁽¹⁾
	AN1 pin conversion start condition ⁽²⁾
	The ADTRG pin input changes state from "H" to "L" (falling edge)
	•When the second ADTRG pin falling edge is generated during or after A/D
	conversion of the ANo pin, input voltage of AN1 pin is sampled at the time of ADTRG
	falling edge. The conversion of AN1 and the rest of the sweep starts when AN $_{ m 0}$
	conversion is completed.
	•When the ADTRG pin falling edge is generated again during single sweep conver
	sion of pins after the AN1 pin, the conversion is not affected
A/D Conversion Stop	•A/D conversion completed
Condition	•Set the ADST bit to "0" (A/D conversion halted) ⁽³⁾
Interrupt Request	Single sweep conversion completed
Generation Timing	
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins) and
	AN0 to AN7 (8 pins) ⁽⁴⁾
Readout of A/D Conversion Result	Readout one of the AN0 to AN7 registers that corresponds to the selected pins

Table 14.1.8.1 Delayed Trigger Mode 1 Specifications

NOTES:

- Do not generate the next ADTRG pin falling edge after the AN1 pin conversion is started until all selected pins complete A/D conversion. When an ADTRG pin falling edge is generated again during A/D conversion, its trigger is ignored. The falling edge of ADTRG pin, which was input after all selected pins complete A/D conversion, is considered to be the next AN0 pin conversion start condition.
- 2. The ADTRG pin falling edge is detected synchronized with the operation clock φAD. Therefore, when the ADTRG pin falling edge is generated in shorter periods than φAD, the second ADTRG pin falling edge may not be detected. Do not generate the ADTRG pin falling edge in shorter periods than φAD.
- 3. Do not write "1" (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write "1", unexpected interrupts may be generated.
- 4. AN₃₀ to AN₃₂ can be used in the same way as AN₀ to AN₇. However, all input pins need to belong to the same group.



Figure 14.1.8.1 Operation Example in Delayed Trigger Mode1





in Delayed Trigger Mode 1 (1)



Figure 14.1.8.2 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (2)





Figure 14.1.8.4 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1



Figure 14.1.8.5 ADTRGCON Register in Delayed Trigger Mode 1

Table 14.1.8.2	Trigger Select	Bit Setting in Delayed	Trigger Mode 1
----------------	----------------	------------------------	----------------

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	1	0	0	ADTRG



14.2 Resolution Select Function

The BITS bit in the ADCON1 register determines the resolution. When the BITS bit is set to "1" (10-bit precision), the A/D conversion result is stored into bits 0 to 9 in the A/D register i (i=0 to 7). When the BITS bit is set to "0" (8-bit precision), the A/D conversion result is stored into bits 0 to 7 in the ADI register.

14.3 Sample and Hold

When the SMP bit in the ADCON 2 register is set to "1" (with the sample and hold function), A/D conversion rate per pin increases to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. The sample and hold function is available in one-shot mode, repeat mode, single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. In these modes, start A/D conversion after selecting whether the sample and hold circuit is to be used or not. In simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1, set to use the Sample and Hold function before starting A/D conversion.

14.4 Power Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the ADCON1 register isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to "1" (VREF connected) before setting the ADST bit in the ADCON0 register to "1" (A/D conversion started). Do not set the ADST bit and VCUT bit to "1" simultaneously, nor set the VCUT bit to "0" (VREF unconnected) during A/D conversion.



14.5 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 14.5.1 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, microcomputer's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN{1-e<sup>-
$$\frac{1}{c(R0+R)}$$
 t}}
And when t = T, VC=VIN- $\frac{X}{Y}$ VIN=VIN(1- $\frac{X}{Y}$)
 $e^{-\frac{1}{c(R0+R)}}$ T = $\frac{X}{Y}$
 $-\frac{1}{C(R0+R)}$ T = ln $\frac{X}{Y}$
Hence, R0 = $-\frac{T}{C \cdot ln \frac{X}{Y}}$ - R</sup>

Figure 14.5.1 shows analog input pin and externalsensor equivalent circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins. VC changes from 0 to VIN-(0.1/1024) VIN in timer T. (0.1/1024) means that A/D precision drop due to insufficient capacitor chage is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(XIN) = 10MHz, T=0.3µs in the A/D conversion mode with sample & hold. Output inpedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T = 0.3µs, R = 7.8kΩ, C = 1.5pF, X = 0.1, and Y = 1024. Hence,
R0 =
$$-\frac{0.3X10^{-6}}{1.5X10^{-12} \cdot \ln \frac{0.1}{1024}}$$
 - 7.8 X 10³ \cong 13.9 X 10³

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out of be approximately $13.9k\Omega$.



Figure 14.5.1 Analog Input Pin and External Sensor Equivalent Circuit

15. CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) or CRC-16 ($X^{16} + X^{15} + X^2 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of bytes. The code is updated in the CRC data register everytime one byte of data is transferred to a CRC input register. The data register needs to be initialized before use. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 15.1 shows the block diagram of the CRC circuit. Figure 15.2 shows the CRC-related registers. Figure 15.3 shows the calculation example using the CRC_CCITT operation.

15.1. CRC Snoop

The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. All SFR addresses after 0020₁₆ are subject to the CRC snoop. The CRC snoop is useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer.

To snoop an SFR address, the target address is written to the CRC snoop Address Register (bits 9 to 0 in the CRCSAR register). The two most significant bits in this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (the CRCSW bit is set to "1"), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register.

Similarly, if the target SFR is read by the CRC or DMA, and the CRC snoop read bit is set (the CRCSR bit is set to "1"), the CRC will latch the data from the target into the CRCIN register and calculate the CRC.

The CRC circuit can only calculate CRC codes on data byte at a time. Therefore, if a target SFR is accessed in a word (16 bit) bus cycle, only the byte of data going to or from the target snooped into CRCIN, the other byte of the word access is ignored.







Figure 15.2. CRCD, CRCIN, CRCMR, CRCSAR Register



Figure 15.3. CRC Calculation

16. Programmable I/O Ports

Note -

P60 to P63, P92 and P93 are not available in the 42-pin package.

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 39 lines P15 to P17, P6, P7, P8, P90 to P93, P10 for the 48-pin package, or 33 lines P15 to P17, P64 to P67, P7, P8, P90 to P91, P10 for the 42-pin package. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high in sets of 4 lines.

Figures 16.1 to 16.4 show the I/O ports. Figure 16.5 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

16.1 Port Pi Direction Register (PDi Register, i = 1, 6 to 10)

Figure 16.1.1 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

16.2 Port Pi Register (Pi Register, i = 1, 6 to 10)

Figure 16.2.1 shows the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

16.3 Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)

Figure 16.3.1 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 registers select whether the ports, divided into groups of four ports, are pulled up or not. The ports, selected by setting the bits in registers PUR2 to PUR0 to "1" (pull-up), are pulled up when the direction registers are set to "0" (input mode). The ports are pulled up regardless of their function.



16.4 Port Control Register

Figure 16.4.1 shows the port control register.

When the P1 register is read after setting the PCR0 bit in the PCR register to "1", the corresponding port latch can be read no matter how the PD1 register is set.

16.5 Pin Assignment Control register (PACR)

Figure 16.5.1 shows the PACR. After reset set the PACR2 to PACR0 bit before you input and output it to each pin. When the PACR register isn't set up, the input and output function of some of the pins doesn't work.

PACR2 to PACR0 bits: control the pins enabled for use.

At reset, these bits are "000".

In 48-pin package, set these bits to "1002".

In 42-pin package, set these bits to "0012".

U1MAP: controls the assignment of UART1 pins.

If the U1MAP bit is set to "0" (P67 to P64) the UART1 functions are mapped to P64/CTS1/RTS1, P65/CLK1, P66/RxD1, and P67/TxD1. If the U1MAP bit is set to "1" (P73 to P70) the UART1 functions are mapped to P70/CTS1/RTS1, P74/CLK4, P76/DXD4, and P76/TXD4

P71/CLK1, P72/RxD1, and P73/TxD1.

PACR is write protected by PRC2 bit in the PRCR register. PRC2 bit must be set immediately before the write to PACR.

16.6 Digital Debounce function

Two digital debounce function circuits are provided. Level is determined when level is held, after applying either a falling edge or rising edge to the pin, longer than the programmed filter width time. This enables noise reduction.

This function is assigned to INT5/INPC17 and NMI/SD. Digital filter width is set in the NDDR register and the P17DDR register respectively. Additionally, a digital debounce function is disabled to the port P17 input and port P85 input. Figure 16.6.1 shows the NDDR register and the P17DDR register.

Filter width : $(n+1) \times 1/6$ n: count value set in the NDDR register and P17DDr register

The NDDR register and the P17DDR register decrement count value with f8 as the count source. The NDDR register and the P17DDR register indicate count time. Count value is reloaded if a falling edge or a rising edge is applied to the pin.

The NDDR register and the P17DDR register can be set 0016 to FF16 when using the digital debounce function. Setting to FF16 disables the digital filter. See Figure 16.6.2 for details.



Figure 16.1. I/O Ports (1)





Figure 16.3. I/O Ports (3)





Figure 16.5. I/O Pins





Figure 16.1.1. PD1, PD6, PD7, PD8, PD9, and PD10 Registers



NOTE:

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

Port P1 register (1)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol P1	Address 03E116	After reset Indeterminate	
	Bit symbol	Bit name	Function	RW
	(b4-b0)	Nothing is assigned. In an a The value, if read, turns out	attempt to write to this bit, write "0". t to be indeterminate.	
	- P1_5	Port P15 bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this	RW
	- P1_6	Port P16 bit	register. The pin level on any I/O port which is set for output mode can be controlled by writing to the corresponding bit in	RW
	P1_7	Port P17 bit	this register 0 : "L" level 1 : "H" level	RW

NOTE:

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

Port P9 register ⁽¹⁾

b7 b6 b5 b4 b3 b2 b1 b0	Symbol P9	Address 03F116	After reset Indeterminate	
	Bit symbol	Bit name	Function	RW
	P9_0	Port P90 bit	The pin level on any I/O port which is set for input mode can be read by reading the corresponding bit in this	RW
	P9_1	Port P91 bit	register. The pin level on any I/O port which is	RW
	P9_2	Port P92 bit	by writing to the corresponding bit in this register	RW
	P9_3	Port P93 bit	0 : "L" level 1 : "H" level	RW
	(b7-b4)	Nothing is assigned. In an a The value, if read, turns out	attempt to write to this bit, write "0". to be indeterminate.	

1. Ports must be enabled using the PACR register.

In 48-pin package, set PACR2, PACR1, PACR0 to "1002"

In 42-pin package, set PACR2, PACR1, PACR0 to "0012"

Figure 16.2.1. P1, P6, P7, P8, P9, and P10 Registers



	Symbol PUR0	Address 03FC16	After reset 0016	
	Bit symbol	Bit name	Function	RW
	(b2-b0)	Nothing is assigned. In an a "0". The value, if read, turns	attempt to write to these bits, write sout to be "0".	—
	PU03	P15 to P17 pull-up	0 : Not pulled high 1 : Pulled high ⁽¹⁾	RW
	(b7-b4)	Nothing is assigned. In an a "0". The value, if read, turns	attempt to write to these bits, write sout to be "0".	_

Pull-up control register 0

NOTE:

1. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-up control register 1

	Symbol PUR1	Address 03FD16	After reset 000000002			
		Bit symbol	Bit name	Function	RW	
			(b3-b0)	Nothing is assigned. In an at "0". The value, if read, turns	ttempt to write to these bits, write out to be "0".	-
		¦	PU14	P60 to P63 pull-up	0 : Not pulled high	RW
	- L		PU15	P64 to P67 pull-up	1 : Pulled high ⁽¹⁾	RW
	·		PU16	P70 to P73 pull-up		RW
ι			PU17	P74 to P77 pull-up		RW

NOTE:

1. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Pull-up control register 2

b7 b6 b5 b4	b7 b6 b5 b4 b3 b2 b1 b0		Address 03FE16	After reset 0016	
		Bit symbol	Bit name	Function	RW
		PU20	P80 to P83 pull-up	0 : Not pulled high	RW
		PU21	P84 to P87 pull-up	1 : Pulled high ⁽¹⁾	RW
		PU22	P90 to P93 pull-up		RW
		(b3)	Nothing is assigned. In an a "0". The value, if read, turns	attempt to write to these bits, write out to be "0".	
		PU24	P100 to P103 pull-up	0 : Not pulled high	RW
		PU25	P104 to P107 pull-up	1 : Pulled high ⁽¹⁾	RW
į		(b7-b6)	Nothing is assigned. In an a "0". The value, if read, turns	attempt to write to these bits, write sout to be "0".	

NOTE:

1. The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is pulled high.

Figure 16.3.1. PUR0 to PUR2 Registers







Figure 16.5.1. PACR Register





Figure 16.6.1. NDDR and P17DDR Registers





Figure 16.6.2. Functioning of Digital Debounce Filter



Table 16.1.	. Unassigned	Pin Handling	in Single-chip	Mode
-------------	--------------	--------------	----------------	------

Pin name	Connection		
Ports P1, P6 to P10	After setting for input mode, connect every pin to V ss via a resistor(pull-down); or after setting for output mode, leave these pins open. $^{(1, 2, 4)}$		
Xout ⁽³⁾	Open		
Xin	Connect via resistor to V cc (pull-up) (5)		
AVcc	Connect to Vcc		
AVSS, VREF	Connect to Vss		

NOTES:

- When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Futhermore, by considering a possibility that the contents of the direction registers could be changed by noise or noiseinduced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- 2. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 3. With external clock or VCC input to XIN pin.
- 4. When using the 48-pin package, set PACR2, PACR1, PACR0 to "1002". When using the 42-pin package, set PACR2, PACR1, PACR0 to "0012".
- 5. When the main clock oscillation circuit is not used, set the CM05 bit in the CM0 register to "0" (main clock stops) to reduce power consumption.



Figure 16.7. Unassigned Pins Handling

17. Flash Memory Version

17.1 Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

In the flash memory version, the flash memory can perform in three rewrite mode : CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

Table 17.1 shows the flash memory version specifications. (Refer to Table 1.1 or Table 1.2 for the items not listed in Table 17.1.)

Item		Specification	
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase block		See Figure 17.2.1 to 17.2.3 Flash Memory Block Diagram	
Program method		In units of word	
Erase method		Block erase	
Program, erase control method		Program and erase controlled by software command	
Protect method		All user blocks are write protected by bit FMR16. In addition, the block 0 and block 1 are write protected by bit FMR02	
Number of commands		5 commands	
Program/Erase Endurance ⁽¹⁾	Block 0 to 3 (program area)	100 times, 1,000 times (See Tables 1.7, 1.9, and 1.10)	
	Block A and B (data are) (2)	100 times, 10,000 times (See Tables 1.7, 1.9, and 1.10)	
Data Retention		20 years (Topr = 55°C)	
ROM code protection		Parallel I/O and standard serial I/O modes are supported.	

Table 17.1. Flash Memory Version Specifications

NOTES:

 Program and erase endurance definitionProgram and erase endurance are the erase endurance of each block. If the program and erase endurance are n times (n=100,1,000,10,000), each block can be erased n times. For example, if a 2-Kbyte block A is erased after writing 1 word data 1024 times, each to different addresses, this is counted as one program and erasure.However, data cannot be written to the same address more than once without erasing the block. (Rewrite disabled)

2. To use the limited number of erasure efficiently, write to unused address within the block instead of rewrite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase is necessary. Maintaining an equal number of erasure between Block A and B will also improve efficiency. We recommend keeping track of the number of times erasure is used.

Flash memory	CPU rewrite mode	Standard serial I/O mode	Parallel I/O mode
rewrite mode			
Function	The user ROM area is rewrit- ten when the CPU executes software command EW0 mode: Rewrite in area other than flash memory EW1 mode: Rewrite in flash memory	The user ROM area is rewrit- ten using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART	The user ROM area is rewrit- ten using a dedicated paral- lel programmer
Area which can be rewritten	User ROM area	User ROM area	User ROM area
Operation mode	Single chip mode	Boot mode	Parallel I/O mode
ROM programmer	None	Serial programmer	Parallel programmer

Table 17.2. Flash Memory Rewrite Modes Overview

17.1.1 Boot Mode

The MCU enters boot mode when a hardware reset is performed while a high-level ("H") signal is applied to pins CNVss and P86 or while an "H" signal is applied to pins CNVss and P16 and a low-level ("L") signal is applied to the P85. A program in the boot ROM area is executed.

The boot ROM area is reserved. The boot ROM area stores the rewrite control program for a standard serial I/O mode before shipping. Do not rewrite the boot ROM area.

17.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). Figures 17.2.1 to 17.2.3 show the flash memory block diagram. The user ROM area has space to store the microcomputer operation program in single-chip mode and a separate 2-Kbyte space as the block A and B.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial input/output, and parallel input/output modes. However, if block 0 and 1 are rewritten in CPU rewrite mode, setting the FMR02 bit in the FMR0 register to "1" (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to "1"(blocks 0 to 3 rewrite enabled) enable rewriting. Also, if blocks 2 to 3 are rewritten in CPU rewrite mode, setting the FMR16 bit in the FMR1 register to "1" (blocks 0 to 3 rewrite enabled) enables writing. Also, if blocks 0 to 3 rewrite enabled) enables writing. Setting the PM10 bit in the PM1 register to "1"(data area access enabled) for block A and B enables to use.



Figure 17.2.1. Flash Memory Block Diagram (ROM capacity 64K byte)

٦

Γ

00F00016 00F7FF16	Block B :2K bytes (2)	
00F80016 00FFFF16	Block A :2K bytes (2)	
05400016		
0F400016		
	Block 3 : 16K bytes (5)	NOTES
0E7EEE16		 To specify a block, use the maximum even address in the block. Blocks A and B are enabled to use when the PM10 bit in the PM1
0F800016		register is set to "1". 3. Blocks 0 and 1 are enabled for programs and erases when the
	Plack 2 · 16K bytes (5)	FMR02 bit in the FMR0 register is set to "1" and the FMR16 bit in the FMR1 register is set to "1". (CPU rewrite mode only)
	DIUCK 2. TOK Dytes (3)	 The boot ROM area is reserved. Do not access. Blocks 2 and 3 are enabled for programs and erases when the END40 bit also are defined and the second access.
0FBFFF16		only)
0FC00016	Block 1 : 8K bytes (3)	
0FDFFF16		
	Block 0 : 8K bytes (3)	0FF00016 4K bytes (4)
0FFFFF16	Lloor POM area	0FFFF16
	User KUIVI area	

Figure 17.2.2. Flash Memory Block Diagram (ROM capacity 48K byte)
00F00016 00F7FF16	Block B :2K bytes (2)					
00F80016 00FFFF16	Block A :2K bytes (2)					
		 NOTES: 1. To specify a block, use the maximum even address in the block. 2. Blocks A and B are enabled to use when the PM10 bit in the PM1 register is set to "1". 3. Blocks 0 and 1 are enabled for programs and erases when the 				
0FA00016 0FBFFF16 0FC00016	Block 2 : 8K bytes (5)	 FMR02 bit in the FMR0 register is set to "1" and the FMR16 bit in the FMR1 register is set to "1". (CPU rewrite mode only) 4. The boot ROM area is reserved. Do not access. 5. Blocks 2 are enabled for programs and erases when the FMR16 bit in the FMR1 register is set to "1". (CPU rewrite mode only) 				
0FDFFF16	Block 1 : 8K bytes (3)					
0FE00016 0FFFFF16	Block 0 : 8K bytes (3)	0FF00016 0FFFFF16 4K bytes (4)				
- L	User ROM area	Boot ROM area				

Figure 17.2.3. Flash Memory Block Diagram (ROM capacity 24K byte)



17.3 Functions To Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard input/output mode to prevent the flash memory from reading or rewriting.

17.3.1 ROM Code Protect Function

The ROM code protect function disables reading or changing the contents of the on-chip flash memory in parallel I/O mode. **Figure 17.3.1.1** shows the ROMCP address. The ROMCP address is located in a user ROM area.

To enable ROM code protect, set the ROMCP1 bit to "002", "012", or "102" and set the bit 5 to bit 0 to "1111112".

To cancel ROM code protect, erase the block including the the ROMCP address in CPU rewrite mode or standard serial I/O mode.

17.3.2 ID Code Check Function

Use the ID code check function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the seven bytes ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID code consists of 8-bit data, starting with the first byte, into addresses, 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. The flash memory has a program with the ID code set in these addresses.

7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1 1 1 1 1	Symbol ROMCP	Address 0FFFFF16	Factory Setting FF ₁₆ ⁽⁴⁾	
	Bit Symbol	Bit Name	Function	RW
	(b5-b0)	Reserved Bit	Set to 1	RW
	ROMCP1	ROM Code Protect Level 1 Set Bit (1, 2, 3, 4)	00: 01: Fnables protect	RW
			10: J 11: Disables protect	RW
DTES: 1. When the ROM cod against reading or re	e protect is a ewriting in pa	active by the ROMCP1 bit s arallel I/O mode.	etting, the flash memory is p	rotected

- 3. To make the ROM code protection inactive, erase a block including the ROMCP address in standard serial I/O mode or CPU rewrite mode.
- 4. The ROMCP address is set to FF16 when a block, including the ROMCP address, is erased.
- 5. When a value of the ROMCP address is 0016 or FF16, the ROM code protect function is disabled.

Figure 17.3.1.1. ROMCP Address



Figure 17.3.2.1. Address for ID Code Stored

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without using a ROM programmer, etc. Verify the Program and the Block Erase commands are executed only on blocks in the user ROM area.

For interrupts requested during an erasing operation in CPU rewrite mode, the M16C/26A Group flash module offers an erase-suspend function which the erasing operation to be suspended, and access made available to the flash. Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode. Table 17.4.1 shows the differences between erase-write 0 (EW0) and erase-write 1 (EW1) modes. 1 wait is required for the CPU erase-write control.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Area where	User ROM area	User ROM area
rewrite control		
program can be placed		
Area where	The rewrite control program must be	The rewrite control program can be
rewrite control	transferred to any area other than	executed in the user ROM area
program can be	the flash memory (e.g., RAM) before	
executed	being executed	
Area which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks
		with the rewrite control program
Software command	None	 Program, block erase command
Restrictions		Cannot be executed in a block having
		the rewrite control program
		 Read status register command
		Can not be used
Mode after programming	Read Status Register mode	Read Array mode
or erasing		
CPU state during auto-	Operation	Hold state (I/O ports retain the state
write and auto-erase		before the command is executed (1)
Flash memory status	Read the FMR00, FMR06 and	Read the FMR0 register's FMR00,
detection ⁽²⁾	FMR07 bits in the FMR0 register by	FMR06, and FMR07 bits in a program
	a program	
	• Execute the read status register	
	command and read the SR7, SR5	
	and SR4 bits	
Condition for transferring	Set the FMR40 and FMR41 bits in	The FMR40 bit in the FMR4 register
to erase-suspend ⁽³⁾	the FMR4 register to "1" by program.	is set to "1" and the interrupt request of

Table 17 4 1	EW0 Mode and	EW1 Mode

NOTES:

- 1. Do not generate a DMA transfer.
- 2. Block 1 and 0 are enabled to rewrite by setting the FMR02 bit in the FMR0 register to "1" and setting the FMR16 bit in the FMR1 register to "1". Block 2 to 3 are enabled to rewrite by setting the FMR16 bit in the FMR1 register to "1".
- 3. The time, until entering erase suspend and reading flash is enabled, is maximum td (SR-ES) after satisfying the conditions.

17.4.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to acknowledge the software commands. EW0 mode is selected by setting the FMR11 bit in the FMR1 register to "0".

When setting the FMR01 bit to "1", set to "1" after first writing "0". The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operations is completed.

When entering the erase-suspend during the auto-erasing, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (suspend request). And wait for td(SR-ES). After verifying the FMR46 bit is set to "1" (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to "0" (erase restart), auto-erasing is restarted.

17.4.2 EW1 Mode

EW1 mode is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (set to "1" after first writing "0"). The FMR0 register indicates whether or not a programming or an erasing operation is completed. Do not execute the software commands of read status register in EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed or erase-suspend is requested.

When enabling an erase suspend function, set the FMR40 bit to "1" (erase suspend enabled) and execute block erase commands. Also, preliminarily set an interrupt to enter the erase-suspend to an interrupt enabled status. After td(SR-ES) from an interrupt request and entering erase suspend, an interrupt can be acknowledged.

When an interrupt request is generated, the FMR41 bit is automatically set to "1" (suspend request) and an auto-erasing is halted. If an auto-erasing is not completed (the FMR00 bit is "0") after an interrupt process completed, set the FMR41 bit to "0" (erase restart) and execute block erase commands again.



17.5 Register Description

Figure 17.5.1 shows the flash memory control register 0 and flash memory control register 1. Figure 17.5.2 shows the flash memory control register 4.

17.5.1 Flash memory control register 0 (FMR0)

•FMR 00 Bit

This bit indicates the operation status of the flash memory. The bit is "0" during programming, erasing, or erase-suspend mode; otherwise, the bit is "1".

•FMR01 Bit

The microcomputer enables to acknowledge commands by setting the FMR01 bit to "1" (CPU rewrite mode). To set this bit to "1", it is necessary to set to "1" after first setting to "0". Set this bit to "0" by only writing "0".

•FMR02 Bit

The combined setting of the FMR02 bit and the FMR16 bit enable to program and erase in the user ROM area. See Table 17.5.2.1 for setting details. To set this bit to "1", it is necessary to set to "1" after first setting to "0". Set this bit to "0" by only writing "0". This bit is enabled only when the FMR01 bit is "1" (CPU rewrite mode enable).

•FMSTP Bit

This bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to "1". Set the FMSTP bit by a program in a space other than the flash memory.

Set the FMSTP bit to "1" if one of the following occurs:

•A flash memory access error occurs during erasing or programming in EW0 mode (FMR00 bit does not switch back to "1" (ready)).

•Low-power consumption mode or on-chip oscillator low-power consumption mode is entered.

Figure 17.5.1.3 shows a flow chart illustrating how to start and stop the flash memory before and after entering low power mode. Follow the procedure on this flow chart.

To enter stop or wait mode when CPU rewrite mode is disabled, do not set the FMR0 register. The flash memory is automatically turned off when entering and turned back on when exiting.

•FMR06 Bit

This is a read-only bit indicating an auto-program operation status. This bit is set to "1" when a program error occurs; otherwise, it is set to "0". For details, refer to **17.8.4 Full Status Check**.

•FMR07 Bit

This is a read-only bit indicating an auto-erase operation status. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to **17.8.4 Full Status Check**.

Figure 17.5.1.1 shows a EW0 mode set/reset flowchart, figure 17.5.1.2 shows a EW1 mode set/reset flowchart.

17.5.2 Flash memory control register 1 (FMR1)

•FMR11 Bit

EW1 mode is entered by setting the FMR11 bit to "1" (EW1 mode). This bit is enabled only when the FMR01 bit is "1".

•FMR16 Bit

The combined setting of the FMR02 bit and the FMR16 bit enables to program and erase in the user ROM area. To set this bit to "1", it is necessary to set to "1" after first setting to "0". Set this bit to "0" by only writing "0". This bit is enabled only when the FMR01 bit is "1".

•FMR17 Bit

If FMR17 bit is "1" (with wait state), regardless of the content of the PM17 bit, 1 wait is inserted at the access to block A and block B. Regardless of the content of the FMR17 bit, access to other block and the internal RAM is determined by PM17 bit setting.

Set this bit to "1" (with wait state) when rewriting more than 100 times (U7 and U9).

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

Table 17.5.2.1. Protection using FMR16 and FMR02

17.5.3 Flash memory control register 4 (FMR4)

•FMR40 Bit

The erase-suspend function is enabled by setting the FMR40 bit is set to "1" (enabled).

•FMR41 Bit

When setting the FMR41 bit to "1" in a program during auto-erasing in EW0 mode the flash module enters erase suspend mode. In EW1 mode, the FMR41 bit is automatically set to "1" (suspend request) when an interrupt request of an enabled interrupt is generated, the FMR41 bit is automatically set to "1" (suspend request) and when an auto-erasing operation is restarted, set the FMR41 bit to "0" (erase restart).

•FMR46 Bit

The FMR46 bit is set to "0" during auto-erasing execution and set to "1" during erase-suspend mode. Do not access to flash memory while this bit is "0".



Flash memory contro	ol register	0		
b7 b6 b5 b4 b3 b2 b1 b0	Sym FM	bol Address R0 01B716	After reset 000000012	
	Bit symbol	Bit name	Function	RW
	FMR00	RY/BY status flag	0: Busy (during writing or erasing) 1: Ready	RO
	FMR01	CPU rewrite mode select bit (1)	0: Disables CPU rewrite mode (Disables software command) 1: Enables CPU rewrite mode (Enables software commands)	RW
	FMR02	Block 0, 1 rewrite enable bit (2)	Set write protection for user ROM area (see Table 17.5.2.1)	RW
	FMSTP	Flash memory stop bit (3, 5)	0: Starts flash memory operation 1: Stops flash memory operation (Enters low-power consumption state and flash memory reset)	RW
	(b5-b4)	Reserved bit	Set to "0"	RW
	FMR06	Program status flag (4)	0: Terminated normally 1: Terminated in error	RO
	FMR07	Erase status flag (4)	0: Terminated normally 1: Terminated in error	RO

NOTES:

- 1. When setting this bit to "1", set to "1" immdediately after setting it first to "0". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1". Set this bit while the P85/NMI/SD pin is "H" when selecting the NMI function. Set by program in a space other than the flash memory in EW0 mode. Set this bit to read alley mode and "0"
- 2. Set this bit to "1" immediately after setting it first to "0" while the FMR01 bit is set to "1". Do not generate an interrupt or a DMA transfer between setting this bit to "0" and setting it to "1".
- Set this bit in a pace other than the flash memory by program. When this bit is set to 1, access to flash memory will be denied. To set this bit to 0 after setting it to 1, wait for 10 μsec. or more after setting it to 1. To read data from flash memory after setting this bit to 0, maintain tps wait time before accessing flash memory.
- 4. This bit is set to "0" by executing the clear status command.
- 5. This bit is enabled when the FMR01 bit is set to "1" (CPU rewrite mode). This bit can be set to "1" when the FMR01 bit is set to "0". However, the flash memory does not enter low-power consumption status

Flash memory control register 1

b7 b6 b5 b4 b3 b2 b1 b0	Sym FMI	bol Address A R1 01B516 (After reset 000XXX0X2	
	Bit symbol	Bit name	Function	RW
	(b0)	Reserved bit	When read, its content is indeterminate	RO
L	FMR11	EW1 mode select bit (1)	0: EW0 mode 1: EW1 mode	RW
	(b3-b2)	Reserved bit	When read, its content is indeterminate	RO
	(b4)	Nothing is assigned. When write When read, its contect is indete	e, set to "0". rminate.	
	(b5)	Reserved bit	Set to "0"	RW
L	FMR16	Block 0 to 3 rewrite enable bit (2)	Set write protection for user ROM area (see Table 17.5.2.1) 0: Disable 1: Enable	RW
L	FMR17	Block A, B access wait bit (3)	0: PM17 enabled 1: With wait state (1 wait)	RW

NOTES:

- Set this bit to "1" immediately after setting it first to "0". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1". Set this bit while the P85/NMI/SD pin is "H" when the NMI function is selected. If the FMR01 bit is set to "0", the FMR01 bit and FMR11 bit are both set to "0"
 Set this bit to "1" immediately after setting it first to "0". Do not generate an interrupt or a DMA transfer
- after setting to "0".
- 3. When rewriting more than 100 times, set this bit to "1" (with wait state). When the FMR17 bit is "1" (with wait state), regardless of the content of the PM17 bit, 1 wait is inserted at the access to the block A and B. Regardless of the content of the FMR17 bit, access to other block and the internal RAM is determined be PM17 bit setting.

Figure 17.5.1. FMR0 and FMR1 register

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0	Syml FMR4	Address 4 01B316	After Reset 010000002	
	Bit Symbol	Bit Name	Function	RW
	FMR40	Erase suspend function enable bit ⁽¹⁾	0: Disabled 1: Enabled	RW
· · · · · · · · · · · · · · · · · · ·	FMR41	Erase suspend request bit ⁽²⁾	0: Erase restart 1: Suspend request	RW
	(b5-b2)	Reserved bit	Set to 0	RO
	FMR46	Erase status	0: During auto-erase operation 1: Auto-erase stop (erase suspend mode)	RO
	(b7)	Reserved bit	Set to 0	RW

- 1. Set the FMR40 bit to 1 immediately after setting it first to 0. Do not generate any interrupt or DMA transfer between setting the bit to 0 and setting it to 1. Set by program in space other than the flash memory in EW mode 0.
- 2. The FMR41 bit is valid only when the FMR40 bit is set to 1. The FMR41 bit can be written only between executing an erase command and completing erase (this bit is set to 0 other than the above duration). The FMR41 bit can be set to 0 or 1 by program in EW mode 0. In EW mode 1, the FMR41 bit is automatically set to 1 when the FMR40 bit is 1 and a maskable interrupt is generated during erasing. The FMR41 bit cannot be set to 1 by program (it can be set to 0 by program).

Figure 17.5.2. FMR4 register





Figure 17.5.1.1. Setting and Resetting of EW0 Mode





Figure 17.5.1.3. Processing Before and After Low Power Dissipation Mode

17.6 Precautions in CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

17.6.1 Operation Speed

When CPU clock source is the main clock, before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or below for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, when selecting f3(ROC) of a on-chip oscillator as a CPU clock source, before entering CPU rewrite mode (EW0 or EW1 mode), the ROCR3 to ROCR2 bits in the ROCR register set the CPU clock division rate to "divide-by-4" or "divide-by-8". On both cases, set the PM17 bit in the PM1 register to "1" (with wait state).

17.6.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

17.6.3 Interrupts

EW0 Mode

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts can be used since the FMR0 and FMR1 registers are forcibly reset when either interrupt is generated. However, the jump addresses for each interrupt service routines to the fixed vector table are set and interrupt programs are required. Flash memory rewrite operation is halted when the NMI or watchdog timer interrupt is generated. Set the FMR01 bit to "1" and execute the rewrite and erase program again after exiting the interrupt routine.

• The address match interrupt can not be used since the CPU tries to read data in the flash memory. EW1 Mode

• Do not acknowledge any interrupts with vectors in the relocatable vector table or the address match interrupt during the auto-program or erase-suspend function.

17.6.4 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to "1", write "1" after first setting the bit to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set it to "1". When the $\overline{\text{NMI}}$ function is selected, set the bit while an "H" signal is applied to the P85/ $\overline{\text{NMI}/\text{SD}}$ pin.

17.6.5 Writing in the User ROM Space

- 17.6.5.1 EW0 Mode
- If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory can not be rewritten, because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O mode.

17.6.5.2 EW1 Mode

• Do not rewrite the block where the rewrite control program is stored.

17.6.6 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to "0". (the auto-programming or auto-erasing duration).

17.6.7 Writing Command and Data

Write the command code and data to even addresses in the user ROM area.

17.6.8 Wait Mode

When entering wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

17.6.9 Stop Mode

When entering stop mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable the DMA transfer before setting the CM10 bit to "1" (stop mode).

17.6.10 Low Power Consumption Mode and On-chip Oscillator-Low Power Consumption Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands.

- Program
- Block erase



17.7 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area. When writing a command code, 8 high-order bits (D15–D8) are ignored.

Table	17.7.1.	Software	Commands
TUDIC		oontmarc	oominanas

	First bus cycle			Second bus cycle		
Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read array	Write	Х	xxFF16			
Read status register	Write	Х	xx70 16	Read	Х	SRD
Clear status register	Write	Х	xx50 16			
Program	Write	WA	xx4016	Write	WA	WD
Block erase	Write	X	xx2016	Write	BA	xxD016

SRD: Status register data (D7 to D0)

WA : Write address (However, even address)

WD : Write data (16 bits)

BA : Highest-order block address (However, even address)

X : Any even address in the user ROM area

xx : 8 high-order bits of command code (ignored)

17.7.1 Read Array Command (FF16)

This command reads the flash memory.

By writing command code 'xxFF16' in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit unit after the next bus cycle. The microcomputer remains in read array mode until an another command is written. Therefore, contents of multiple addresses can be read consecutively.

17.7.2 Read Status Register Command (7016)

This command reads the status register.

By writing command code 'xx7016' in the first bus cycle, the status register can be read in the second bus cycle (Refer to **17.8 Status Register**). Read an even address in the user ROM area. Do not execute this command in EW1 mode.

17.7.3 Clear Status Register Command (5016)

This command clears the status register to "0".

By writing 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 bits in the status register are set to "0".

17.7.4 Program Command (4016)

The program command writes 2-byte data to the flash memory. By writing 'xx4016' in the first bus cycle and data to the write address specified in the second bus cycle, the auto-programming/erasing (data prorgramming and verify) start. Set the address value specified in the first bus cycle to same and even address as the write address specified in the second bus cycle. The FMR00 bit in the FMR0 register indicates whether an auto-programming operation has been completed. The FMR00 bit is set to "0" during the auto-programming and "1" when the auto-programming operation is completed. After the auto-programming operation is completed, the FMR06 bit in the FMR0 register indicates whether or not the auto-programming operation has been completed as expected. (Refer to 17.8.4 Full Status Check). Also, each block disables writing (Refer to "Table 17.5.2.1"). Do not write additions to the address which is already programmed. When commands other than a program command are executed immediately after a program command, set the same address as the write address specified in the second bus cycle of the program command, to the specified address value in the first bus cycle of the following command. In EW1 mode, do not execute this command on the blocks where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as the auto-programming operation starts and the status register can be read. The SR7 bit in the status register is set to "0" as soon as the auto-programming operation starts. This bit is set to "1" when the auto-programming operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of the auto-programming operation, the status register indicates whether or not the auto-programming operation has been completed as expected.



17.7.5 Block Erase

By writing 'xx2016' in the first bus cycle and 'xxD016' in the second bus cycle to the highest-order (even addresse of a block) and the auto-programming/erasing (erase and erase verify) start. The FMR00 bit in the FMR0 register indicates whether the auto-programming operation has been completed. The FMR00 bit is set to "0" (busy) during the auto-erasing operation and "1" (ready) when the auto-erasing operation is completed. When using the erase-suspend function in EW0 mode, the FMR46 bit in the FMR4 register indicates whether a flash memory has entered erase-suspend mode. The FMR46 bit is set to "0" during auto-erasing operation and "1" when the auto-erasing operation is completed (entering erase-suspend). After the completion of an auto-erasing operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erasing-operation has been completed as expected. (Refer to 17.8.4 Full Status Check). Also, each block disables erasing. (Refer to "Table 17.5.2.1"). Figure 17.7.5.1 shows a flow chart of the block erase command programming when not using the erasesuspend function. Figure 17.7.5.2 shows a flow chart of the block erase command programming when using an erase-suspend function. In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the microcomputer enters read status register mode as soon as the auto-erasing operation starts and the status register can be read. The SR7 bit in the status register is set to "0" as soon as the auto-erasing operation starts. This bit is set to "1" when the auto-erasing operation is completed. The microcomputer remains in read status register mode until the read array command is written. Also excute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.



Figure 17.7.5.1. Flow Chart of Block Erase Command (when not using erase suspend function)



17.8 Status Register

The status register indicates the operating status of the flash memory and whether an erasing or a programming operates normally and an error ends. The FMR00, FMR06, and FMR07 bits in the FMR0 register indicate the status of the status register.

Table 17.8.1 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the read status register command
- (2) When a given even address in the user ROM area is read after executing the program or block erase command but before executing the read a rray command.

17.8.1 Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. This bit is set to "0" (busy) during an auto-programming and auto-erasing and "1" (ready) as soon as these operations are completed. This bit indicates "0" (busy) in erase-suspend mode.

17.8.2 Erase Status (SR5 and FMR07 Bits)

Refer to 17.8.4 Full Status Check.

17.8.3 Program Status (SR4 and FMR06 Bits)

Refer to 17.8.4 Full Status Check.

Bits in the SRD register	Bits in the FMR0 register	Status name	Cor "0"	itents "1"	Value after reset
SR7 (D7)	FMR00	Sequence status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Completed normally	Terminated by error	0
SR4 (D4)	FMR06	Program status	Completed normally	Terminated by error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

Table 17.8.1. Status Register

• D7 to D0: Indicates the data bus which is read out when executing the read status register command.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the clear status register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) is 1, the program, and block erase command are not acknowledged.

17.8.4 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.8.4.1 shows errors and the status of FMR0 register. Figure 17.8.4.1 shows a flow chart of the full status check and handling procedure for each error.

FMR0	register		
(SRD register)			
sta	atus	Error	Error occurrence condition
FMR07	FMR06		
(SR5)	(SR4)		
1	1	Command	When any commands are not written correctly
		sequence error	• A value other than 'xxD016' or 'xxFF16' is written in the second
			bus cycle of the block erase command ⁽¹⁾
			• When the block erase command is executed on protected blocks
			• When the program command is executed on protected blocks
1	0	Erase error	• When the block erase command is executed on unprotected
			blocks but the blocks are not automatically erased correctly
0	1	Program error	When the program command is executed on unprotected blocks
			but the blocks are not automatically programmed correctly.

|--|

NOTE:

1. The flash memory enters read array mode by writing command code 'xxFF16' in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.





Figure 17.8.4.1. Full Status Check and Handling Procedure for Each Error

17.9 Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for the M16C/26A group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use the serial programmer, refer to the user's manual included with your serial programmer. Table 17.9.1 shows pin functions (flash memory standard serial input/output mode). Figures 17.9.1 and 17.9.2 show pin connections for standard serial input/output mode.

17.9.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to **17.3 Functions To Prevent Flash Memory from Rewriting.**)



Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	l	Reset input pin. While RESET pin is "L" level, wait for td(ROC).
Xin	Clock input	I	Connect a ceramic resonator or crystal oscillator between X IN and
Xout	Clock output	0	and open XOUT pin.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
Vref	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P15, P17	Input port P1	I	Input "H" or "L" level signal or open.
P16	P16 input	I	Connect this pin to Vcc while RESET is low. (2)
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitor signal output pin for boot program operation check
P65	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66	RxD input	I	Serial data input pin
P67	TxD output	0	Serial data output pin (1)
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84, P87	Input port P8	Ι	Input "H" or "L" level signal or open.
P85	RP input	I	Connect this pin to Vss while RESET is low. (2)
P86	CE input	I	Connect this pin to Vcc while RESET is low. (2)
P90 to P93,	Input port P9	I	Input "H" or "L" level signal or open.
P100 to P107	Input port P10	Ι	Input "H" or "L" level signal or open.

Table 17.9.1. Pin Functions (Flash Memory Standard Serial I/O Mode)

NOTES:

- When using standard serial input/output mode 1, to input "H" to the TxD pin is necessary while the RESET pin is "L". Therefore, connect this pin to Vcc via a resistor. Adjust the pull-up resistor value on a system not to affect a data transfer after reset, because this pin changes to a data-output pin
- 2. Set following either or both
 - •Connect the \overline{CE} pin to Vcc.
 - •Connect the $\overline{\text{RP}}$ pin to Vss and the P16 pin to Vcc.



Figure 17.9.1. Pin Connections for Serial I/O Mode (1)





Figure 17.9.2. Pin Connections for Serial I/O Mode (2)

17.9.2 Example of Circuit Application in Standard Serial I/O Mode

Figure 17.9.2.1 shows an example of a circuit application in standard serial I/O mode 1 and Figure 17.9.2.2 shows an example of a circuit application in standard serial I/O mode 2. Refer to the user's manual for a serial writer to handle pins controlled by the serial writer.



Figure 17.9.2.1. Circuit Application in Standard Serial I/O Mode 1



Figure 17.9.2.2. Circuit Application in Standard Serial I/o Mode 2

17.10 Parallel I/O Mode

In parallel input/output mode, the user ROM can be rewritten using a parallel programmer which is applicable for the M16C/26A group. For more information about the parallel programmer, contact your parallel programmer manufacturer. For details on how to use the parallel programmer, refer to the user's manual of the parallel programmer.

17.10.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read or rewritten. (Refer to **17.3 Function to Prevent Flash Memory from Rewriting**.)



18. Electrical Characteristics

Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for electrical characteristics of V-ver.

18.1. M16C/26A, M16C/26B (Normal version)

Table 18.1. Absolute Maximum Ratings

Symbol	Parameter			Condition	Value	Unit
Vcc	Supply Voltage		Vcc=AVcc	-0.3 to 6.5	V	
AVœ	Analog Supply	/oltage	Vcc=AVcc	-0.3 to 6.5	V	
Vi	Input Voltage	Ditage P15 to P17, P60 to P67, P70 to P77,			-0.3 to Vcc+0.3	V
	P80 to P87, P90 to P93, P100 to P107,					
		XIN, VREF, RESET, CNVSS				
Vo	Output Voltage P15 to P17, P60 to P67, P70 to P77,				-0.3 to Vcc+0.3	V
		P80 to P87, P90 to P93, P100 to P107,				
		Холт				
Pd	Power Dissipation	on	-40 <u><</u> Topr <u>< 85</u> ° C	300	mW	
Topr	Operating Ambient	during CPU operation			-20 to 85 / -40 to 85 ⁽¹⁾	°C
	Temperature	during flash memory program and erase	Program Space (Block 0 to Block 3)		0 to 60	°C
		operation	Data Space (Block A, Block B)		0 to 60 / -20 to 85 / -40 to 85 ⁽¹⁾	°C
Tstg	Storage Tempe	rature			-65 to 150	°C

NOTE:

1. Refer to Tables 1.7 and 1.8.

						Standard			
Symbol		Parameter	Min.	Тур.	Max.	Unit			
Vcc	Supply Voltage		2.7		5.5	V			
AVcc	Analog Supply Vo	Itage			Vcc		V		
Vss	Supply Voltage				0		V		
AVss	Analog Supply Vo	Itage			0		V		
Viн	Input High ("H")	P15 to P17, P60 to P67, P70	to P77,	0.7 Vcc		Vœ	V		
	Voltage	P80 to P87, P90 to P93, P10	o to P107						
		XIN, RESET, CNVSS		0.8 Vcc		Vœ	V		
V⊫	Input Low ("L") P15 to P17, P60 to P67, P70 to P77,			0		0.3 Vcc	V		
	Voltage	P80 to P87, P90 to P93, P10	o to P107						
		XIN, RESET, CNVSS		0		0.2 Vcc	V		
IOH(peak)	Peak Output High	P15 to P17, P60 to P67, P70	to P77,			-10.0	mA		
	("H") Current	P80 to P87, P90 to P93, P10	P80 to P87, P90 to P93, P100 to P107						
IOH(avg)	Average Output	P15 to P17, P60 to P67, P70 to P77,				-5.0	mA		
	High ("H") Current	P80 to P87, P90 to P93, P100 to P107							
IOL(peak)	Peak Output Low	P15 to P17, P60 to P67, P70 to P77,				10.0	mA		
		P80 to P87, P90 to P93, P100 to P107							
IOL(avg)	Average Output	P15 to P17, P60 to P67, P70	P15 to P17, P60 to P67, P70 to P77,			5.0	mA		
		P80 to P87, P90 to P93, P10							
f(XiN)	Main Clock Input	Oscillation Frequency ⁽⁴⁾	$V_{cc} = 3.0 \text{ to } 5.5 \text{ V}$	0		20	MHz		
			$V_{CC} = 2.7 \text{ to } 3.0 \text{ V}$	0		33 X Vcc-80	MHz		
f(Xcin)	Sub Clock Oscilla	tion Frequency			32.768	50	kHz		
f1(ROC)	On-chip Oscillator	Frequency 1		0.5	1	2	MHz		
f2(ROC)	On-chip Oscillator	Frequency 2		1	2	4	MHz		
f3(ROC)	On-chip Oscillator	Frequency 3		8	16	26	MHz		
f(PLL)	PLL Clock Oscillat	tion Frequency ⁽⁴⁾	Vcc = 4.2 to 5.5 V (M16C/26B)	10		24	MHz		
			Vcc = 3.0 to 4.2 V (M16C/26B)	10		3.33 X Vcc+10	MHz		
			Vcc = 3.0 to 5.5 V (M16C/26A)	10		20	MHz		
			10		33 X Vcc-80	MHz			
	CPU Operation C	ook Fraguanay	M16C/26A	0		20	MHz		
		ock i requency	M16C/26B	0		24	MHz		
ts∪(PLL)	Wait Time to Stab	ilize PLL Frequency	Vcc=5.0V			20	ms		
	Synthesizer		Vcc=3.0V			50	ms		

Table 18.2. Red	ommended Operating Conditions (1)
-----------------	---------------------------------	----

NOTES:

1. Referenced to Vcc = 2.7 to 5.5 V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified.

The mean output current is the mean value within 100 ms.
 The total lou(peak) for all ports must be 80 mA or less. The total lou(peak) for all ports must be -80 mA or less.
 Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









Symbol	Parameter		Measurement Condition		Standard			
Cymbol				Min.	Тур.	Max.	Onit	
-	Resolution		Vref = Vcc			10	Bits	
		10 bit	$V_{REF} = V_{CC} = 5V$			±3	LSB	
INL	Integral Nonlinearity Error	TO DI	$V_{REF} = V_{CC} = 3.3 V$			±5	LSB	
		8 bit	Vref = Vcc = 3.3 V, 5 V			±2	LSB	
		10 hit	$V_{REF} = V_{CC} = 5 V$			±3	LSB	
-	Absolute Accuracy	TO DI	$V_{REF} = V_{CC} = 3.3 V$			±5	LSB	
		8 bit	Vref = Vcc = 3.3 V, 5 V			±2	LSB	
DNL	Differential Nonlinearity Error					±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
RLADDER	Resistor Ladder		Vref = Vcc	10		40	kΩ	
tCONV	10-bit Conversion Time Sample & Hold Function Available		Vref = Vcc = 5 V, φAD = 10 MHz	3.3			μs	
tconv	8-bit Conversion Time Sample & Hold Function Available		Vref = Vcc = 5 V, φAD = 10 MHz	2.8			μs	
Vref	Reference Voltage			2.0		Vcc	V	
VIA	Analog Input Voltage			0		Vref	V	

Table 18.3. A /D Conversio	n Characteristics ⁽¹⁾
----------------------------	----------------------------------

NOTES:

1. Referenced to Vcc=AVcc=VREF= 3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified.

2. Keep φAD frequency at 10 MHz or less (12 MHz or less in M16C/26B). Additionally, divide the fab if Vcc is less than 4.2V, and make φAD frequency equal to or lower than fab/2.

3. When sample & hold function is disabled, keep ϕ AD frequency at 250 kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep ϕ AD frequency at 1 MHz or more in addition to the limitation in Note 2.

4. When sample & hold function is enabled, sampling time is 3/ φAD frequency. When sample & hold function is disabled, sampling time is 2/ φAD frequency.

Symbol	Parameter			Linit		
Symbol	Falameter			Typ. ⁽²⁾	Max.	
-	Program and Erase Endurance ⁽³⁾		100/1000 ^(4, 11)			cycles
-	Word Program Time (Vcc=5.0V, Topr=25° C)			75	600	μs
-	- Block Erase Time (Vcc=5.0V, Topr=25° C)	2-Kbyte Block		0.2	9	s
		8-Kbyte Block		0.4	9	S
		16-Kbyte Block		0.7	9	S
		32-Kbyte Block		1.2	9	S
td(SR-ES)	Duration between Suspend Request and Erase Suspend				8	ms
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs
-	Data Hold Time ⁽⁵⁾		20			years

Table 18.4. Flash Memory Version Electrical Characteristic ⁽¹⁾:Program Space and Data Space for U3 and U5, Program Space for U7 and U9

Table 18.5. Flash Memory Version Electrical Characteristics ⁽⁶⁾: Data Space for U7 and U9 ⁽⁷⁾

Symbol	Parameter		Standard			
Gymbol	i didineter	Min.	Typ. ⁽²⁾	Max.	01111	
-	Program and Erase Endurance ^(3, 8, 9)	10000 ^{(4, 1}	0)		cycles	
-	Word Program Time (Vcc=5.0V, Topr=25° C)		100		μs	
-	Block Erase Time (Vcc=5.0V, Topr=25° C) (2-Kbyte block)		0.3		S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs	
-	Data Hold Time ⁽⁵⁾	20			years	

NOTES:

1. Referenced to Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C (program space), -40 to 85° C (data space), unless otherwise specified.

2. Vcc = 5.0 V; Topr = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

- 4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guaranteed).
- 5. Topr = 55° C
- 6. Referenced to Vcc = 2.7 to 5.5 V at Topr = -40 to 85° C (U7) / -20 to 85° C (U9) unless otherwise specified.
- 7. Table 18.5 applies for data space in U7 and U9 when program and erase endurance is more than 1,000 cycles. Otherwise, use Table 18.4.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. Execute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register 1 to "1" (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3 and U5; 1,000 cycles for program space in U7 and U9.
- 12. Customers desiring E/W failure rate information should contact their Renesas technical support representative.





Symbol	Parameter	Measurement Condition	5	Unit		
Cyniool	i aramotor		Min.	Тур.	Max.	
Vdet4	Low Voltage Detection Voltage ⁽¹⁾		3.2	3.8	4.45	V
Vdet3	Reset Level Detection Voltage ⁽¹⁾		2.3	2.8	3.4	V
Vdet3s	Low Voltage Reset Hold Voltage ⁽²⁾	να=0.8 t0 5.5 v			1.7	V
Vdet3r	Low Voltage Reset Release Voltage		2.35	2.9	3.5	V

Table 18.6. Voltage Detection Circuit Electrical Characteristics (1, 3)

NOTES:

1. Vdet4 >Vdet3

2. Vdet3s is the minmum voltage to maintain "hardware reset 2".

3. The voltage detection circuit is designed to use when $V\infty$ is set to 5V.

4. If the supply power voltage is greater than the reset level detection voltage when the reset level detection voltage is less than 2.7V, the operation at f(BCLK) ≤ 10MHz is guranteed. However, A/D conversion, serial I/O, flash memory program and erase are excluded.

Table 18.7. Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	5	Unit		
Cymbol			Min.	Тур.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	$V_{00} = 2.7 \text{ to } 5.5 \text{ V}$			40	μs
td(R-S)	STOP Release Time	V = 2.7 10 3.3 V			150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Hardware Reset 2 Release Wait Time	Vcc = Vdet3r to 5.5 V		6 ⁽¹⁾	20	ms
td(E-A)	Voltage Detection Circuit Operation Start Time	Vcc = 2.7 to 5.5 V			20	μs
NOTEO						

NOTES: 1. When Vcc=5V



td(P-R) VCC Wait time to stabilize internal supply voltage when power-on ROC td(ROC) td(P-R) td(ROC) Wait time to stabilize internal on-chip oscillator when power-RESET on Interrupt for (a) Stop mode release td(R-S) STOP release time or (b) Wait mode release td(W-S) Low power dissipation mode wait mode release time CPU clock (a) td(R-S) (b) td(W-S) td(S-R) Brown-out detection Vdet3r reset (hardware reset 2) Vcc release wait time td(S-R) CPU clock td(E-A) Voltage detection circuit VC26, VC27 operation start time Stop Operate Voltage Detection Circuit • td(E-A)

Symbol	Parameter			Condition	Standard			Linit	
Symbol		Falameter			Condition	Min.	Тур.	Max.	Onic
Vон	Output High	P15 to P17, P60 to P67, I	P70 to P7	7,	Іон = -5 mA	Vcc-2.0		Vcc	V
	("H") Voltage	P80 to P87, P90 to P93, I	P10₀ to P	107					
Vон	Output High	P15 to P17, P60 to P67, I	P70 to P7	7,	Іон =-200 μА	Vcc-0.3		Vcc	V
	(H) Voltage	P80 to P87, P90 to P93, I	P100 to P	107					
	Output High ("H") Voltage	Хал	High Power	Іон = -1mA	Vcc-2.0		Vcc	v
Val	Culput riigir (TT) Voltage	7001	Low Power	Іон = -0.5mA	Vcc-2.0		Vcc	v
VOH	Output High ("H") \/oltogo	Voor	High Power	No load applied		2.5		V
		TT) Vollage	70001	Low Power	No load applied		1.6		v
Vol	Output Low	P15 to P17, P60 to P67,	P7o to P7	7,	lo∟ = 5 mA			2.0	V
	("L") Voltage	P80 to P87, P90 to P93, I	P100 to P	107					
Va	Output Low	P15 to P17, P60 to P67, I	P70 to P7	7,	Ιοι = 200 μΑ			0.45	V
VOL	("L") Voltage	P80 to P87, P90 to P93, I	P10º to P	107					
Output Low	Output Low (Var	High Power	IoL = 1 mA			2.0	V
				Low Power	lo∟= 0.5 mA			2.0	ľ
VOL	Outrast Laws (11 11) \ / = 14 = -: =	V	High Power	No load applied		0		
		'L'') Voltage	ACOUT	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TAOIN-TA4IN, TBOIN-TB2IN, INTO-INT5, NMI, ADTRG,				0.2		1.0	V
		CTS0-CTS2, CLK0-CLK2, TA2OUT-TA4OUT, KI0-KI3,							
		Rxd0-Rxd2							
Vt+-Vt-	Hysteresis	RESET	RESET			0.2		2.5	V
Vt+-Vt-	Hysteresis	Xin				0.2		0.8	V
Ін	Input High	P15 to P17, P60 to P67, P70 to P77,			VI=5V			5.0	μA
("H") Curre		P80 to P87, P90 to P93, I	o to P87, P90 to P93, P100 to P107,						
		XIN, RESET, CNVss							
lı∟	Input Low	P15 to P17, P60 to P67, I	P70 to P7	7,	VI=0V			-5.0	μΑ
	("L") Current	P80 to P87, P90 to P93, I	P10₀ to P	107,					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P15 to P17, P60 to P67,	P70 to P7	7,	VI=0V	30	50	170	kΩ
	Resistance	P80 to P87, P90 to P93, I	P100 to P	107					
Rfxin	Feedback Re	sistance	Xin				1.5		MΩ
Rfxcin	Feedback Re	sistance	Xcin				15		MΩ
VRAM	RAM Standby	Voltage	·		In stop mode	2.0			V

Table 18.8. Electrical Characteristics ⁽¹⁾

VCC = 5V

NOTE:

1. Referenced to V ∞ =4.2 to 5.5V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=20MHz unless otherwise specified.

Table 18.9. Electrical Characteristics (2) ⁽¹⁾

VCC = 5V

Symbol	Parameter		Measurement Condition		Standard			Unit
Symbol	i aiai	netei		Measurement Condition	Min.	Тур.	Max.	
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		12	17	mA
	connected to Vss	connected to Vss		On-chip oscillation f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA
			Flash memory	f(BCLK) = 24 MHz, PLL operates (M16C/26B)		20	23	mA
				f(BCLK) = 20 MHz, main clock, no division		16	19	mA
				On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		12		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA
				On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		30		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillator operates, f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode		50		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity HIGH		10		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity LOW		3		μA
			In stop mode, Topr = 25° C		0.8	3	μA	
ldet4	Low voltage detection	n dissipation currer	nt ⁽⁴⁾			0.7	4	μA
ldet3	Reset level detection dissipation current ⁽⁴⁾		(4)			1.2	8	μA

NOTES:

1. Referenced to Vcc= 4.2 to 5.5 V, Vss= 0 V at Topr = -20 to 85° C / -40 to 85° C, f(BCLK) = 20 MHz unless otherwise specified. 2. With one timer operates, using fc32.

3. This indicates the memory in which the program to be executed exists.

4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register

VCC = 5V

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.10. External Clock Input (XIN input)

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Unit
tc	External Clock Input Cycle Time	50		ns
tw(H)	External Clock Input High ("H") Width	20		ns
tw(L)	External Clock Input Low ("L") Width	20		ns
tr	External Clock Rise Time		9	ns
tf	External Clock Fall Time		9	ns



VCC = 5V

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.11. Timer A Input (Counter Input in Event Counter Mode)

Oriential	Parameter	Standard		1.1
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 18.12. Timer A Input (Gating Input in Timer Mode)

	Parameter	Standard		
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 18.13. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Symbol	Parameter	Standard		Unit
	Falanielei	Min.	Max.		
	tc(TA)	TAin input cycle time	200		ns
	tw(TAH)	TAin input HIGH pulse width	100		ns
	tw(TAL)	TAin input LOW pulse width	100		ns

Table 18.14. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		l loit
		Min.	Max.	Unit
tw(TAH)	TAiin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 18.15. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Cumhal	Parameter	Standard		1.1
Symbol		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAio∪⊤ input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 18.16. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Cumhal	Parameter	Standard		l locit
Symbol		Min.	Max.	Unit
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAin input setup time	200		ns
Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.17. Timer B Input (Counter Input in Event Counter Mode)

Symbol	Deremeter	Stan	1 1 14	
	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 18.18. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 18.19. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 18.20. A/D Trigger Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 18.21. Serial I/O

Symbol	Parameter	Stan	Linit	
Symbol	Falanetei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	70		ns
th(C-D)	RxDi input hold time	90		ns

Table 18.22. External Interrupt INTi Input

Symbol	Parameter	Standard		Lloit
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns





Figure 18.1. Timing Diagram (1)

RENESAS





Symbol		Paran	ootor		Condition Standard		ł	Lloit			
Symbol		Farameter		Min.	Тур.	Max.	Unit				
Vон	Output High	P15 to P17, P60 to P67, I	P70 to P	77,	lo⊢=-1mA	Vcc-0.5		Vcc	V		
	("H") Voltage	P80 to P87, P90 to P93, I	P10o to F	P107							
	Output High ("H") Voltage	Хал	High Power	lo⊢=-0.1mA	Vcc-0.5		Vcc	v		
Vau	Output high (TT) Voltage		Low Power	Io ι ⊨-50μA	Vcc-0.5		Vcc	v		
VOH	Output Llink (X	High Power	No load applied		2.5				
	Output High ("H") Voltage	XCOUT	Low Power	No load applied		1.6		V		
Val	Output Low	P15 to P17, P60 to P67, I	P70 to P	7 7,	la_=1mA			0.5	V		
	("L") Voltage	P80 to P87, P90 to P93, I	P10o to F	P107							
	Outrast 1 and (V.	High Power	la_=0.1mA			0.5			
Va	Output Low (L) voltage	XOUT	Low Power	lo_=50μA			0.5	V		
VOL	L Output Low ("L") Voltage		Outrast Laws (V	High Power	No load applied		0		
				Low Power	No load applied		0		V		
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-II	NT5, NMI, ADTRG,				0.8	V		
		CTS0-CTS2, CLK0-CLK2	, TA2 ou ⁻	г-ТА4оит, КІ ₀- КІ з,							
		Rxd0-Rxd2									
Vt+-Vt-	Hysteresis	RESET						1.8	V		
Vt+ - Vt-	Hysteresis	Xin						0.8	V		
Ін	Input High	P15 to P17, P60 to P67, I	P70 to P	77,	VI=3V			4.0	μA		
	("H") Current	P80 to P87, P90 to P93, I	P10o to F	P107							
		XIN, RESET, CNVss									
lı∟	Input Low	P15 to P17, P60 to P67, I	P70 to P	77,	VI=0V			-4.0	μA		
	(L) Current	P80 to P87, P90 to P93, P100 to P107									
(D	XIN, RESET, CNVss		-			100				
RPULLUP	Pull-up Resistance	P15 to P17, P60 to P67, I	P/0 to P	77,	VI=0V	50	100	500	kΩ		
Dfau		P80 to P87, P90 to P93, I		5107			2.0		MO		
	Feedback Re	sistance	XIN				3.0		10152		
Rfxcin	Feedback Re	sistance	XCIN				25		MΩ		
VRAM	RAM Standby Voltage		In stop mode	2.0			V				

Table 18.23. Electrical Characteristics ⁽¹⁾

NOTE:

1. Referenced to Vcc = 2.7 to 3.6 V, Vss = 0 V at Topr = -20 to 85 ° C / -40 to 85 ° C, f(BCLK) = 10 MHz unless otherwise specified.

Symbol Parameter Measurement Condition		Parameter Measurement Condition		Standard			LInit	
Symbol	i arameter		Measuren		Min.	Тур.	Max.	Onit
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 10 MHz, Main clock, no division		7	10	mA
	(Vcc = 2.7 to 3.6V)	other pins are connected to Vss		On-chip oscillator operates, f2(ROC) selected, f(BCLK) = 1 MHz		1		mA
			Flash memory	f(BCLK) = 10 MHz, Main clock, no division		7	12	mA
				On-chip oscillator operates, f2(ROC) selected, f(BCLK) = 1 MHz		1		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 3.0 V		10		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc= 3.0 V		11		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA
				On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		25		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillator operates, fɛ(Roc) selected, f(BCLK) = 1 MHz, In wait mode		45		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity HIGH		10		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity LOW		3		μA
				While clock stops, Topr = 25° C		0.7	3	μA
ldet4	Low voltage detectio	n dissipation curre	nt ⁽⁴⁾			0.6	4	μA
ldet3	Reset level detection	dissipation curren	t ⁽⁴⁾			1.0	5	μA

Table 18.24. Electrical Characteristics (2) ⁽¹⁾

NOTES:

1. Referenced to Vcc= 2.7 to 3.6 V, Vss= 0 V at Topr = -20 to 85 ° C / -40 to 85 ° C, f(BCLK) = 10 MHz unless otherwise specified.

 With one timer operates, using fczz.
 This indicates the memory in which the program to be executed exists.
 Idet is dissipation current when the following bit is set to 1 (detection circuit enabled). Idet4: the VC27 bit of the VCR2 register

Idet3: the VC26 bit in the VCR2 register

Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.25. External Clock Input (XIN input)

Symbol	Parameter	Stan	Linit	
		Min.	Max.	Onit
tc	External Clock Input Cycle Time	100		ns
tw(H)	External Clock Input High ("H") Width	40		ns
tw(L)	External Clock Input Low ("L") Width	40		ns
tr	External Clock Rise Time		18	ns
tf	External Clock Fall Time		18	ns



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.26. Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		11.21
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 18.27. Timer A Input (Gating Input in Timer Mode)

	2	Standard		
Symbol Parameter		Min.	Max.	Unit
tc(TA)	TAiin input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 18.28. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 18.29. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumbal	Symbol Parameter	Standard		Linit
Symbol		Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 18.30. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Cumbel	Standard		Linit	
Symbol	Symbol Farameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 18.31. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Cumhal	Derometor	Standard		Linit
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAiin input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAil input setup time	500		ns



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 18.32. Timer B Input (Counter Input in Event Counter Mode)

S. (7)	aha	bo Paramete		Standard	
Syn				Ма	t Uni
tc(TB)		TBin input cycle time (counted on one edge)		х.	ns
tw(TBF	H)	TBin input HIGH pulse width (counted on one edge)			ns
tw(TBL	_)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)		TBin input cycle time (counted on both edges)			ns
tw(TB⊦	H)	TBin input HIGH pulse width (counted on both edges)			ns
tw(TBL	_)	TBin input LOW pulse width (counted on both edges)			ns

Table 18.33. Timer B Input (Pulse Period Measurement Mode)

Symbol	imbal Daramatar	Standard		Linit
Symbol	Symbol Falameter		Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 18.34. Timer B Input (Pulse Width Measurement Mode)

Symbol	nbol Parameter	Standar		Unit
Gymbol		Mi ^O	^a Ma	Unit
tc(TB)	TBin input cycle time	60 0	х.	ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 18.35. A/D Trigger Input

Symbo	Paramoto	Standar		Llnit
l Symbo	r annete r		^d Ma	Onit
tc(AD)	ADTRG input cycle time (trigger able minimum)		х.	ns
tw(ADL)	ADTRG input LOW pulse width			ns

Table 18.36. Serial I/O

Symbol	Nembol		Standard	
Symbol	Falanetei	Mi	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 18.37. External Interrupt INTi Input

Symbo	ymbo Paramete r	Stan	Llnit	
I		Min.	Ма	Unit
t w(INH)	INTi input HIGH pulse width	380	х.	ns
tw(INL)	INTi input LOW pulse width	380		ns



Figure 18.3. Timing Diagram (1)

RENESAS



18.2. M16C/26T (T version)

 Table 18.38.
 Absolute Maximum Ratings

Symbol	Parameter		Condition	Value	Unit		
Vcc	Supply Voltage			Vcc = AVcc	-0.3 to 6.5	V	
AVcc	Analog Supply \	og Supply Voltage		Vcc = AVcc	-0.3 to 6.5	V	
Vi	Input Voltage	P15 to P17, P60 to P67, P	5 to P17, P60 to P67, P70 to P77,				
		P80 to P87, P90 to P93, P	10º to P107,		-0.3 to Vcc+0.3	V	
		XIN, VREF, RESET, CNVSS	3				
Vo	Output Voltage	P15 to P17, P60 to P67, P	70 to P77,				
	P80 to P87, P90 to P93, P100 to P107,			-0.3 to Vcc+0.3	V		
		Холт					
Pd	Power Dissipation	Power Dissipation			300	mW	
		during CPU operation			-40 to 85	°C	
Topr	Operating Ambient	during flash memory	Program Space (Block 0 to Block 3)		0 to 60	°C	
	Iemperature	Temperature program and erase operation		Data Space (Block A, Block B)		-40 to 85	°C
Tstg	Storage Temper	ature			-65 to 150	°C	



O	Parameter		Standard			Linit	
Symbol			Min.	Тур.	Max.		
Vcc	Supply Voltage			3.0		5.5	V
AVcc	Analog Supply Vo	ltage			Vœ		V
Vss	Supply Voltage				0		V
AVss	Analog Supply Vo	ltage			0		V
Viн	Input High ("H")	P15 to P17, P60 to P67, P70 to P77,		0.7 Vcc		Vcc	V
	Voltage	P80 to P87, P90 to P93, P100 to P107					
		XIN, RESET, CNVSS		0.8 Vcc		Vcc	V
Vi∟	Input Low ("L")	P15 to P17, P60 to P67, P70 to P77,		0		0.3 Vcc	V
	Voltage	P80 to P87, P90 to P93, P100 to P107					
		XIN, RESET, CNVSS		0		0.2Vcc	V
IOH(peak)	Peak Output High	P15 to P17, P60 to P67, P70 to P77,				-10.0	mA
	("H") Current	P80 to P87, P90 to P93, P100 to P107					
IOH(avg)	Average Output	P15 to P17, P60 to P67, P70 to P77,				-5.0	mA
	High ("H") Current	P80 to P87, P90 to P93, P100 to P107					
IOL(peak)	Peak Output Low	P15 to P17, P60 to P67, P70 to P77,				10.0	mA
	("L") Current	P80 to P87, P90 to P93, P100 to P107					
IOL(avg)	Average Output	P15 to P17, P60 to P67, P70 to P77,				5.0	mA
	Low ("L") Current	P80 to P87, P90 to P93, P100 to P107					
f(XiN)	Main Clock Input	Oscillation Frequency ⁽⁴⁾		0		20	MHz
f(Xcin)	Sub Clock Oscilla	tion Frequency			32.768	50	kHz
f1(ROC)	On-chip Oscillator	Frequency 1		0.5	1	2	MHz
f2(ROC)	On-chip Oscillator	Frequency 2		1	2	4	MHz
f3(ROC)	On-chip Oscillator Frequency 3		8	16	26	MHz	
f(PLL)	PLL Clock Oscillat	tion Frequency ⁽⁴⁾		10		20	MHz
f(BCLK)	CPU Operation C	lock Frequency		0		20	MHz
ts∪(PLL)	Wait Time to Stab	ilize PLL Frequency Synthesizer	Vcc = 5.0 V			20	ms
			Vcc = 3.0 V			50	ms

Table 18.39. Rec	ommended Operating	Conditions (1)
------------------	--------------------	---------------	---

NOTES:

1. Referenced to V ∞ = 3.0 to 5.5 V at Topr = -40 to 85 ° C unless otherwise specified. 2. The mean output current is the mean value within 100 ms.

The total IOL(peak) for all ports must be 80 mA or less. The total IOH(peak) for all ports must be -80 mA or less.
 Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.





RENESAS

Symbol	Symbol Parameter		Measurement Condition		Standard		
Symbol				Min.	Тур.	Max.	Unit
-	Resolution		VREF = VCC			10	Bits
		10 hit	$V_{REF} = V_{CC} = 5 V$			±3	LSB
INL	Integral Nonlinearity Error	TO DR	$V_{REF} = V_{CC} = 3.3 V$			±5	LSB
		8 bit	$V_{REF} = V_{CC} = 3.3 V, 5 V$			±2	LSB
		10 hit	$V_{REF} = V_{CC} = 5 V$			±3	LSB
-	Absolute Accuracy	TO DIL	$V_{REF} = V_{CC} = 3.3 V$			±5	LSB
		8 bit	VREF = Vcc = 3.3 V, 5 V			±2	LSB
DNL	Differential Nonlinearity	Error				±1	LSB
-	Offset Error					±3	LSB
-	Gain Error					±3	LSB
RLADDER	Resistor Ladder		VREF = VCC	10		40	kΩ
tCONV	10-bit Conversion Time Sample & Hold Functior	n Available	Vref = Vcc=5 V, φAD = 10 MHz	3.3			μs
tCONV	8-bit Conversion Time Sample & Hold Functior	n Available	$V_{REF} = V_{CC} = 5 V$, $\phi AD = 10 MHz$	2.8			μs
Vref	Reference Voltage			2.0		Vcc	V
VIA	Analog Input Voltage			0		Vref	V

Table 18.40.	A/D Conversion	Characteristics (1)

NOTES:

1. Referenced to Vcc = AVcc = VREF= 3.3 to 5.5 V, Vss = AVss= 0 V at Topr = -40 to 85° C unless otherwise specified.

2. Keep ϕ AD frequency at 10 MHz or less. Additionally, divide the fab if V ∞ is less than 4.2 V, and make ϕ AD frequency equal to or lower than fab/2.

3. When sample & hold function is disabled, keep ϕ AD frequency at 250 kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep ϕ AD frequency at 1 MHz or more in addition to the limitation in Note 2.

4. When sample & hold function is enabled, sampling time is 3/ \u03c6AD frequency. When sample & hold function is disabled, sampling time is 2/ \u03c6AD frequency.



Table 18.41. Flash Memory Version Electrical Characteristics ⁽¹⁾ :						
Program	Space and Data Space for U3, Program Space for U7					
Symbol	Parameter	Sta				

Symbol	Parameter		Standard			LInit	
Symbol			Min.	Typ. ⁽²⁾	Max.		
-	Program and Erase Endurance ⁽³⁾		100/1000	(4, 11)		cycles	
-	Word Program Time (V ∞ = 5.0 V, Topr = 25°	' C)		75	600	μs	
-	Block Erase Time	2-Kbyte Block		0.2	9	S	
	(Vcc= 5.0 V, Topr = 25° C)	8-Kbyte Block		0.4	9	S	
		16-Kbyte Block		0.7	9	S	
		32-Kbyte Block		1.2	9	S	
td(SR-ES)	Duration between Suspend Request and Era	se Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs	
-	Data Hold Time ⁽⁵⁾		20			years	

 $\Box = (a^{\dagger} + a^{\dagger}) + (a^{\dagger}$

Table 18.42. Flash Memory Version Electrical Characteristics ⁽⁶⁾: Data Space for U7⁽⁷⁾

Symbol	Parameter		Standard			
Symbol	Falametei	Min.	Typ. ⁽²⁾	Max.		
-	Program and Erase Endurance ^(3, 8, 9)	10000 ^{(4, 10}))		cycles	
-	Word Program Time (V ∞ = 5.0 V, Topr = 25° C)		100		μs	
-	Block Erase Time (V ∞ = 5.0V, Topr = 25° C) (2-Kbyte block)		0.3		S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs	
-	Data Hold Time ⁽⁵⁾	20			years	

NOTES:

1. Referenced to VCC = 3.0 to 5.5 V at Topr = 0 to 60° C (program space)/ Topr = -40 to 85° C (data space), unless otherwise specified.

2. Vcc = 5.0 V; Topr = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed ncvcles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guranteed).

5. Topr = 55° C

6. Referenced to VCC = 3.0 to 5.5 V at Topr = -40 to 85° C unless otherwise specified.

7. Table 18.42 applies for data space in U7 when program and erase endurance is more than 1,000 cycles. Otherwise, use Table 18.41.

- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3; 1,000 cycles for program space in U7.
- 12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.





Symbol	Parameter	Measurement Condition	S	Unit		
Gymbol		Measurement Condition	Min.	Тур.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	1/22 = 2.0 to 5.5 //			40	μs
td(R-S)	STOP Release Time ⁽¹⁾	$ \sqrt{000} = 3.0 10 5.5 \sqrt{1000}$			1.5	ms
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				250	μs

Table 18.43. Power Supply Circuit Timing Characteristics





Symbol		Paran	notor		Condition	Standard			Linit
Symbol		Fala	netei		Condition	Min.	Тур.	Max.	Onit
Vон	Output High	P15 to P17, P60 to P67,	P70 to P7	7,	Iон= -5 mA	Vcc-2.0		Vcc	V
	("H") Voltage	P80 to P87, P90 to P93,	P100 to P	107					
Vон	Output High	P15 to P17, P60 to P67,	P70 to P7	7,	Іон= -200 μА	Vcc-0.3		Vcc	V
	(H) Voltage	P80 to P87, P90 to P93,	P100 to P	107					
	Output High ("H") Voltage	Хал	High Power	lон= -1 mA	Vcc-2.0		Vcc	v
Val	Calparingin	iii) voltago		Low Power	lон= -0.5 mA	Vcc-2.0		Vcc	Ů
VOH	Outrast Libration	WI IW) \/_l4	N	High Power	No load applied		2.5		
	Output High ("H") Voltage	XCOUT	Low Power	No load applied		1.6		
VaL	Output Low	P15 to P17, P60 to P67,	P70 to P7	7,	lo _L = 5 mA			2.0	V
	("L") Voltage	P80 to P87, P90 to P93,	P100 to P	107					
Va	Output Low	P15 to P17, P60 to P67,	P7o to P7	7,	lo∟= 200 μA			0.45	V
VOL	("L") Voltage	P80 to P87, P90 to P93,	P100 to P	107					
	0		N	High Power	lo∟= 1 mA			2.0	
.,		'L'') Voltage	XOUT	Low Power	lo_= 0.5 mA			2.0	V
VOL			~	High Power	No load applied		0		
	Output Low ('L") Voltage	XCOUT	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	N, INTO-IN	IT5, NMI, ADtrg,		0.2		1.0	V
		CTS0-CTS2, CLK0-CLK2	2, TA2 OUT	-TA4out, Klo-Kl3,					
		Rxd0-Rxd2							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+ - Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P15 to P17, P60 to P67,	P7o to P7	7,	VI = 5 V			5.0	μA
	("H") Current	P80 to P87, P90 to P93,	P100 to P	107					
		XIN, RESET, CNVss							
lı∟	Input Low	P15 to P17, P60 to P67,	P7o to P7	7,	$V_{I} = 0 V$			-5.0	μA
	("L") Current	P80 to P87, P90 to P93,	P100 to P	107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P15 to P17, P60 to P67,	P7o to P7	7,	$V_{I} = 0 V$	30	50	170	kΩ
	Resistance	P80 to P87, P90 to P93,	P10 ₀ to P	107					
Rfxin	Feedback Re	sistance	XIN				1.5		MΩ
Rfxcin	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby Voltage		In stop mode	2.0			V		

Table 18.44. Electrical Characteristics ⁽¹⁾

NOTE:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 $^{\circ}$ C, f(BCLK) = 20 MHz unless otherwise specified.

							5	Standar	ď	
Symbol	Parameter		Measuren	nent Condition	Min.	Тур.	Max.	Unit		
lœ	Power Supply Current	Output pins are left open and	Flash memory	f(BCLK) = 20 MHz, Main clock, no division		16	19	mA		
	(Vcc=4.0 to 5.5V)	other pins are connected to Vss		On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA		
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA		
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		12		mA		
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA		
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA		
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA		
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity HIGH		10		μA		
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity LOW		3		μA		
				While clock stops, Topr = 25° C		0.8	3	μA		

NOTES:

1. Referenced to V ∞ = 4.2 to 5.5 V, Vss= 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified. 2. With one timer operates, using fcsz. 3. This indicates the memory in which the program to be executed exists.



Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.46. External Clock Input (XIN input)

Symbol	Parameter		Standard		
Symbol		Min.	Max.	Unit	
tc	External clock input cycle time	50		ns	
tw(H)	External clock input HIGH pulse width	20		ns	
tw(L)	External clock input LOW pulse width	20		ns	
tr	External clock rise time		9	ns	
tr	External clock fall time		9	ns	

Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.47. Timer A Input (Counter Input in Event Counter Mode)

Ourseland	Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAil input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 18.48. Timer A Input (Gating Input in Timer Mode)

		Standard		11.9	
Symbol	Parameter		Max.	Unit	
tc(TA)	TAin input cycle time	400		ns	
tw(TAH)	TAin input HIGH pulse width	200		ns	
tw(TAL)	TAin input LOW pulse width	200		ns	

Table 18.49. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 18.50. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard	
			Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 18.51. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(UP)	TAiout input cycle time	2000		ns	
tw(UPH)	TAiout input HIGH pulse width	1000		ns	
tw(UPL)	TAiout input LOW pulse width	1000		ns	
tsu(UP-TเN)	TAiout input setup time	400		ns	
th(TIN-UP)	TAiout input hold time	400		ns	

Table 18.52. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TA)	TAiin input cycle time	800		ns	
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns	
tsu(TAOUT-TAIN)	TAiln input setup time	200		ns	



Timing Requirements

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.53. Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TB)	TBin input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns	
tc(TB)	TBiin input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns	

Table 18.54. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TB)	TBin input cycle time	400		ns	
tw(TBH)	TBin input HIGH pulse width	200		ns	
tw(TBL)	TBin input LOW pulse width	200		ns	

Table 18.55. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TB)	TBin input cycle time	400		ns	
tw(TBH)	TBin input HIGH pulse width	200		ns	
tw(TBL)	TBin input LOW pulse width	200		ns	

Table 18.56. A/D Trigger Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width	125		ns	

Table 18.57. Serial I/O

Symbol	Paramotor	Star	Linit	
Symbol	Symbol Farameter		Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	70		ns
th(C-D)	RxDi input hold time	90		ns

Table 18.58. External Interrupt INTi Input

Symbol	Parameter		Standard	
			Max.	01111
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



Figure 18.5. Timing Diagram (1)

RENESAS



Figure 18.6. Timing Diagram (2)

Symbol	ol Para		Parameter		Condition	Standard			Unit
Symbol						Min.	Тур.	Max.	Unit
Vон	Output High	P15 to P17, P60 to P67, F	70 to P77	7,	Iон = -1 mA	Vcc-0.5		Vcc	V
	("H") Voltage	P80 to P87, P90 to P93, F	100 to P	107					
	Output High (Хал	High Power	Iон = -0.1 mA	Vcc-0.5		Vcc	
			1,001	Low Power	Іон = -50 μА	Vcc-0.5		Vcc	V
VОн	Output High (Vool II	High Power	No load applied		2.5		V
		"H") voitage	XCOUI	Low Power	No load applied		1.6		V
VaL	Output Low	P15 to P17, P60 to P67, F	70 to P77	7,	loL = 1 mA			0.5	V
	("L") Voltage	P80 to P87, P90 to P93, F	•10₀ to P ²	107					
	Output Low (Var	High Power	lo _L = 0.1 mA			0.5	V
	Output Low ("L") Voltage		XOUT	Low Power	Ιοι= 50 μΑ			0.5	V
Val	Output Low ("L") Voltage			High Power	No load applied		0		
			Low P	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTO-IN	JT5, NMI, ADtrg,				0.8	V
		CTS0-CTS2, CLK0-CLK2	2, TA2our-	TA4out, Klo-Kl3,					
		Rxdd-Rxd2							
Vt+-Vt-	Hysteresis	RESET						1.8	V
Vt+-Vt-	Hysteresis	XIN						0.8	V
Ін	Input High	P15 to P17, P60 to P67, F	70 to P77	7,	Vi= 3 V			4.0	μΑ
	("H") Current	P80 to P87, P90 to P93, F	•10₀ to P ²	107					
		XIN, RESET, CNVSS							
lı∟	Input Low	P15 to P17, P60 to P67, P	70 to P77	7,	VI=0 V			-4.0	μΑ
	("L") Current	P80 to P87, P90 to P93, F	'100 to P	107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P15 to P17, P60 to P67, F	70 to P77	7,	VI=0 V	50	100	500	kΩ
	Resistance P80 to P87, P90 to P93, P100 to P107		107						
Rfxin	Feedback Re	sistance	Xin				3.0		MΩ
Rfxcin	Feedback Re	sistance	XCIN				25		MΩ
Vram	RAM Standby	/ Voltage			In stop mode	2.0			V

Table 18.59. Electrical Characteristics ⁽¹⁾



NOTE:

1. Referenced to V ∞ = 3.0 to 3.6 V, Vss= 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

Table 18.60. Electrical Characteristics (2) ⁽¹⁾

VCC = 3V

Symbol	Paramotor	Massurament Condition		Measurement Condition Star				Standar	rd	Linit
Symbol	Falameter	Min. Typ.				Max.	Onit			
lœ	Power Supply Current	Output pins are left open and	Flash memory	f(BCLK) = 10 MHz, Main clock, no division		7	12	mA		
	(Vcc=3.0 to 3.6V)	other pins are connected to Vss		On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA		
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 3.0 V		10		mA		
			Flash memory erase	f(BCLK) = 10MHz, Vcc = 3.0 V		11		mA		
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA		
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA		
				On-chip oscillator operates, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		45		μA		
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity HIGH		10		μA		
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity LOW		3		μA		
				While clock stops, Topr = 25° C		0.7	3	μA		

NOTES:

1. Referenced to $V\infty$ = 3.0 to 3.6 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified. 2. With one timer operates, using fczz. 3. This indicates the memory in which the program to be executed exists.

Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.61. External Clock Input (XIN input)

Symbol	Parameter		Standard		
			Max.	Unit	
tc	External clock input cycle time	100		ns	
tw(H)	External clock input HIGH pulse width	40		ns	
tw(L)	External clock input LOW pulse width	40		ns	
tr	External clock rise time		18	ns	
tr	External clock fall time		18	ns	



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.62. Timer A Input (Counter Input in Event Counter Mode)

Cumbal	Deventer	Stan	dard	l la it
Symbol	Symbol	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 18.63. Timer A Input (Gating Input in Timer Mode)

		Star	Standard	Unit
Symbol	Symbol Parameter	Min.	Max.	
tc(TA)	TAin input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 18.64. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol Parameter	Paramotor	Standard		Linit
	Falanteter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 18.65. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Standard		l Init	
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 18.66. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Decomptor	Star	ndard	l loit
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 18.67. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Derometor	Star	Standard Min. Max.	Unit
	Parameter	Min.		
tc(TA)	TAilN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns

Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 18.68. Timer B Input (Counter Input in Event Counter Mode)

Symbol	Derometer	Stan	Standard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	120		ns

Table 18.69. Timer B Input (Pulse Period Measurement Mode)

Symbol	Perameter	Stan	Idard	Unit
	Falameter	Min.	Max.	
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 18.70. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard	Unit	
	Falametei	Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBiin input LOW pulse width	300		ns

Table 18.71. A/D Trigger Input

Symbol	Parameter	Standard		Linit
Gymbol	i didificici	Min.	Max.	Onit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 18.72. Serial I/O

Symbol	Parameter	Star	Idard	Unit ns ns ns ns
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 18.73. External Interrupt INTi Input

Symbol	Symbol Parameter	Standard		Llnit
Gymbol		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns





Figure 18.7. Timing Diagram (1)



Figure 18.8. Timing Diagram (2)



19. Usage Notes

19.1 SFR

19.1.1 Precaution for 48-pin package

Set the IFSR20 bit in the IFSR2A register to "1" after reset and set the PACR2 to PACR0 bits in the PACR register to "1002".

19.1.2 Precaution for 42-pin package

Set the IFSR20 bit in the IFSR2A register to "1" after reset and set the PACR2 to PACR0 bits in the PACR register to "0012".

19.1.3 Register Setting

Immediate values should be set in the registers containing write-only bits. When establishing a new value by modifying a previous value, write the previous value into RAM as well as the register. Change the contents of the RAM and then transfer the new value to the register.



19.2 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

	Parameter		Standard			
Symbol			Min.	Тур.	Max.	Unit
f(ripple)	Power supply ripple allowable frequency(Vcc)				10	kHz
Vp-p(ripple)	Power supply ripple allowabled amplitude voltage	(Vcc=5V)			0.5	V
		(Vcc=3V)			0.3	V
$VCC(\Delta V/\Delta T)$	Power supply ripple rising/falling gradient	(Vcc=5V)			0.3	V/ms
		(Vcc=3V)			0.3	V/ms



Figure 19.1 Timing of Voltage Fluctuation



19.3 Power Control

- 1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
- 2. Set the MR0 bit in the TAiMR register(i=0 to 4) to "0"(pulse is not output) to use the timer A to exit stop mode.
- 3. When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1:			
	FSET	I	•
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

4. When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to "1", and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to "1" (all clock stops), and, some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:	FSET	I	
	BSET	CM10	; Enter stop mode
	JMP.B	L1	; Insert JMP.B instruction
L1:			
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		



5. Wait until the main clock oscillation stabilization time, before switching the CPU clock source to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the CPU clock source to the sub clock.

6. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A dash current may flow through the input ports in high impedance state, if the input is floating. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A/D converter

When A/D conversion is not performed, set the VCUT bit in the ADCON1 register to "0" (no VREF connection). When A/D conversion is performed, start the A/D conversion at least 1 μ s or longer after setting the VCUT bit to "1" (VREF connection).

(c) Stopping peripheral functions

Use the CM02 bit in the CM0 register to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fC32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not stop peripheral function clocks in wait mode), before changing wait mode.

(d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.



19.4 Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



19.5 Interrupts

19.5.1 Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

19.5.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

19.5.3 The NMI Interrupt

- 1. The NMI interrupt is invalid after reset. The NMI interrupt becomes effective by setting to "1" the PM24 bit in the PM2 register. Set the PM24 bit to "1" when a high-level signal ("H") is applied to the NMI pin. If the PM24 bit is set to "1" when a low-level signal ("L") is applied, NMI interrupt is generated. Once NMI interrupt is enabled, it will not be disabled unless a reset is applied.
- 2. The input level of the $\overline{\text{NMI}}$ pin can be read by accessing the P8_5 bit in the P8 register.
- 3. When selecting $\overline{\text{NMI}}$ function, stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM10 bit in the CM1 register is fixed to "0".
- 4. When selecting $\overline{\text{NMI}}$ function, do not go to wait mode while input on the $\overline{\text{NMI}}$ pin is low. This is because when input on the $\overline{\text{NMI}}$ pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. When selecting $\overline{\text{NMI}}$ function, the low and high level durations of the input signal to the $\overline{\text{NMI}}$ pin must each be 2 CPU clock cycles + 300 ns or more.
- 6. When using the NMI interrupt for exiting stop mode, set the NDDR register to "FF16" (disable digital debounce filter) before entering stop mode.

19.5.4 Changing the Interrupt Generation Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 19.2 shows the procedure for changing the interrupt generate factor.



Figure 19.2. Procedure for Changing the Interrupt Generate Factor

19.5.5 INT Interrupt

- 1. Either an "L" level of at least tw(INH) or an "H" level of at least tw(INL) width is necessary for the signal input to pins INTo through INTo regardless of the CPU operation clock.
- 2. If the POL bit in the INT0IC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.
- 3. When using the INT5 interrupt for exiting stop mode, set the P17DDR register to "FF16" (disable digital debounce filter) before entering stop mode.
19.5.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritten, due to the internal bus and the instruction queue buffer timing.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INI SVVIICHI.	INT	SWIT	CH1:
---------------	-----	------	------

-	FCLR AND.B NOP NOP	l #00h, 0055h	; Disable interrupts ;Set the TA0IC register to 0016 ;
	FSET	I	; Enable interrupts

The number of NOP instruction is as follows. PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits): 3

Example 2:Using the dummy read to keep the FSET instruction waiting INT SWITCH2:

N	۱ <u> </u>	5	V	I	C	
			5	г	`	

I	; Disable interrupts
#00h, 0055h	; Set the TA0IC register to 0016
MEM, R0	; Dummy read
I	; Enable interrupts
	l #00h, 0055h MEM, R0 I

Example 3:Using the POPC instruction to changing the I flag INT_SWITCH3:

SWITCH3	3:	
PUSHC	FLG	
FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
POPC	FLG	; Enable interrupts

19.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



19.6 DMAC

19.6.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously^(*1). Step 2: Make sure that the DMAi is in an initial state^(*2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

 The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



19.7 Timer

19.7.1 Timer A

19.7.1.1 Timer A (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always "FFFF16". If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.

19.7.1.2 Timer A (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the TAZIE, TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the UDF register, the TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always "FFFF16" when the timer counter underflows and "000016" when the timer counter overflows. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.

19.7.1.3 Timer A (One-shot Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register, the TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. When setting TAiS bit to "0" (count stop), the following occur:
 - The counter stops counting and the content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit in the TAiIC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When the external trigger has been selected, a maximun delay of one cycle of the count source occurs between the trigger input to TAiIN pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change the operation mode from timer mode to one-shot timer mode.
 - Change the operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

- 5. When a trigger occurs while the timer is counting, the counter reloads the reload register value, and continues counting after a second trigger is generated and the counter is decremented once. To generate a trigger while counting, space more than one cycle of the timer count source from the first trigger and generate again.
- 6. When selecting the external trigger for the count start conditions in timer A one-shot timer mode, do generate an external trigger 300ns before the count value of timer A is set to "000016". The one-shot timer does not continue counting and may stop.
- 7. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



19.7.1.4 Timer A (Pulse Width Modulation Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
 (i = 0 to 4) register, the TAi register, the TA0TGL and TA0TGH bits in the ONSF register and the
 TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 Always make sure the TAiMR register, the TA0TGL and TA0TGH bits and the TRGSR register are
 modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
 Stop counting.
 - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.
- 4. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



19.7.2 Timer B

19.7.2.1 Timer B (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.

19.7.2.2 Timer B (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.



19.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

- The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 2) register before setting the TBiS bit in the TABSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit is set to "1" (count starts), be sure to set the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits to the same value as previously written and the MR2 bit to "0".
- 2. The IR bit in the TBiIC register (i=0 to 2) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit in the TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit in the TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When the count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. The value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between the count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

19.7.3 Three-phase Motor Control Timer Function

When the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forced cutoff by SD pin input (high-impedance) enabled), the INV03 bit in the INVC0 register is set to 1 (three-phase motor control timer output enabled), and a low-level ("L") signal is applied to the \overline{SD} pin while a three-phase PWM signal is output, the MCU is forced to cutoff and pins U, \overline{U} , V, \overline{V} , W, and \overline{W} are placed in a high-impedance state and the INV03 bit is set to 0 (three-phase motor control timer output disabled).

To resume the three-phase PWM signal output from pins U, \overline{U} , V, \overline{V} , W, and \overline{W} , set the INV03 bit to 1 and the IVPCR1 bit to 0 (three-phase output forced cutoff disabled) after the \overline{SD} pin level becomes "H". Then set the IVPCR1 bit to 1 (three-phase output forced cutoff enabled) in order to enable the three-phase output forced cutoff function by input to the SD pin again.

The INV03 bit cannot be set to 1 while an "L" signal is input to the \overline{SD} pin. To set the INV03 bit to 1 after forcible cutoff, write 1 to the INV03 bit and read the bit to ensure that it is set to 1 by program. Then set the IVPCR1 bit to 1 after setting it to 0.

19.8 Serial I/O

19.8.1 Clock-Synchronous Serial I/O

19.8.1.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmit and receive data with consistent timing. With the internal clock, the RTS function has no effect.
- If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on SD pin enabled), the P73/RTS2/TxD1(when the U1MAP bit in PACR register is "1") and CLK2 pins go to a high-impedance state.

19.8.1.2 Transmission

- When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- The TE bit in the UiC1 register is set to "1" (transmission enabled)
- The TI bit in the UiC1 register is set to "0" (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin is "L"

19.8.1.3 Reception

- In operating the clock-synchronous serial I/O, operating the transmitter generates a clock for the receiver shift register. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the clock for the receiver shift register will thereby be generated. When an external clock is selected, set the TE bit to "1" and write dummy data to the UiTB register, and the clock for the receiver shift register will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to "1" (data present in the UiRB register), an overrun error occurs and the OER bit in the UiRB register is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit in the SiRIC register does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to "0", and in low state if the CKPOL bit is set to "1" before the following conditions are met:
- Set the RE bit in the UiC1 register to "1" (reception enabled)
- Set the TE bit in the UiC1 register to "1" (transmission enabled)
- Set the TI bit in the UiC1 register to "0" (data present in the UiTB register)

19.8.2 Serial I/O (UART Mode)

19.8.1.1 Special Mode 1 (I²C bus Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the U2SMR4 register to "0" and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ) from "0" to "1".

19.8.1.2 Special Mode 2

If a low-level signal is applied to the P85/NMI/SD pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on SD pin enabled), the P73/RTS2/TxD1(when the U1MAP bit in PACR register is "1") and CLK2 pins go to a high-impedance state.

19.8.1.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.



19.9 A/D Converter

- 1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A/D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit in the ADCON1 register is changed from "0" (Vref not connected) to "1" (VREF connected), start A/D conversion after waiting 1 µs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVcc, VREF, and analog input pins (ANi(i=0 to 7), AN24, AN3i(i=0 to 2)) each and the AVss pin. Similarly, insert a capacitor between the Vcc pin and the Vss pin. Figure 19.4 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit in ADCON0 register is set to "1" (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- 5. When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)
- 6. The ϕ AD frequency must be 10 MHz or less (12 MHz or less in M16C/26B). Without sample-and-hold function, limit the ϕ AD frequency to 250kHz or more. With the sample and hold function, limit the ϕ AD frequency to 1MHz or more.
- 7. When changing an A/D operation mode, select analog input pin again in the CH2 to CH0 bits in the ADCON0 register and the SCAN1 to SCAN0 bits in the ADCON1 register.





RENESAS

- 8. If the CPU reads the A/D register i (i = 0 to 7) at the same time the conversion result is stored in the A/D register i after completion of A/D conversion, an incorrect value may be stored in the A/D register i. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot mode, single-sweep mode, simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1 Check to see that A/D conversion is completed before reading the target A/D register i. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- 9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. The contents of A/D register i irrelevant to A/D conversion may also become indeterminate. If while A/D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all A/D register i.
- 10.When setting the ADST bit in the ADCON register to "0" to terminate a conversion forcefully by the program in single sweep conversion mode, A/D delayed trigger mode 0 and A/D delayed trigger mode 1 during A/D conversion operation, the A/D interrupt request may be generated. If this causes a problem, set the ADST bit to "0" after the interrupt is disabled.

19.10 Programmable I/O Ports

- 1. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
- 2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

3. When the INV03 bit in the INVC0 register is "1"(three-phase motor control timer output enabled), an "L" input on the P85 /NMI/SD pin, has the following effect:

•When the IVPCR1 bit in the TB2SC register is set to "1" (three-phase output forcible cutoff by input on the \overline{SD} pin enabled), the U/ U/ V/ V/ W/ W pins go to a high-impedance state.

•When the IVPCR1 bit is set to "0" (three-phase output forcible cutoff by input on \overline{SD} pin disabled), the U/ \overline{U} / V/ \overline{V} / W/ \overline{W} pins go to a normal port.

Therefore, the P85 pin can not be used as programmable I/O port when the INV03 bit is set to "1". When the \overline{SD} function isn't used, set PD85 to "0" (Input) and pull the P85 $\overline{/NMI/SD}$ pin to "H" externally.



19.11 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



19.12 Mask ROM Version

19.12.1 Internal ROM area

When using the masked ROM version, write nothing to internal ROM area. Writing to the area may increase power consumption.

19.12.2 Reserve bit

The b3 to b0 in address 0FFFF16 are reserved bits. Set these bits to "11112".



19.13 Flash Memory Version

19.13.1 Functions to Inhibit Rewriting Flash Memory

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data is written to these addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors. The b3 to b0 in address 0FFFF16 are reserved bits. Set these bits to "11112".

19.13.2 Stop mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit to "1"(stop mode) after setting the FMR01 bit to "0"(CPU rewrite mode disabled) and disabling the DMA transfer.

19.13.3 Wait mode

When the microcomputer enters wait mode, excute the WAIT instruction after setting the FMR01 bit to "0" (CPU rewrite mode disabled).

19.13.4 Low power dissipation mode, on-chip oscillator low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase

19.13.5 Writing command and data

Write the command code and data at even addresses.

19.13.6 Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

19.13.7 Operation speed

When CPU clock source is main clock, before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, when CPU clock is f3(ROC) on-chip oscillator clock, before entering CPU rewrite mode (EW0 or EW1 mode), set the ROCR3 to ROCR2 bits in the ROCR register to "divide by 4" or "divide by 8". On both cases, set the PM17 bit in the PM1 register to "1" (with wait state).

19.13.8 Instructions prohibited in EW0 Mode

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

19.13.9 Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used, providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a \overline{NMI} or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the relocatable vector table or address match interrupt will not be accepted during the auto program period or auto erase period with erase-suspend function disabled.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

19.13.10 How to access

To set the FMR01, FMR02, FMR11 or FMR16 bit to "1", set the subject bit to "1" immediately after setting to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". When the PM24 bit is set to "1" ($\overline{\text{NMI}}$ funciton), apply a high-level ("H") signal to the $\overline{\text{NMI}}$ pin to set those bits.

19.13.11 Writing in the user ROM area

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

19.13.12 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register is set to "0" (during the auto program or auto erase period).

19.13.13 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, and Block Erase).

The software commands are aborted by hardware reset 1, hardware reset 2, $\overline{\text{NMI}}$ interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.

19.13.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same adrress more than once without erasing the block. (Rewrite prohibited)

19.13.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products (U7, U9)

When Block A or B E/W cycles exceed 100, select one wait state per block access. When FMR17 is set to "1", one wait state is inserted per access to Block A or B - regardless of the value of PM17. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by PM17 - regardless of the setting of FMR17.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used.

19.13.16 Boot Mode

An indeterminate value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin. When setting the CNVss pin to "H", the following procedure is required:

(1) Apply an "L" signal to the RESET pin and the CNVss pin.

- (2) Bring Vcc to more than 2.7V, and wait at least 2msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.



19.14 Noise

Connect a bypass capacitor (approximately 0.1μ F) across the Vcc and Vss pins using the shortest and thicker possible wiring. Figure 19.4 shows the bypass capacitor connection.



Figure 19.4 Bypass Capacitor Connection



19.15 Instruction for a Device Use

When handling a device, extra attention is necessary to prevent it from crashing during the electrostatic discharge period.



Appendix 1. Package Dimensions





RENESAS

Appendix 2. Functional Difference

Appendix 2.1 Differences between M16C/26A, M16C/26B, and M16C/26T

Item	M16C/26A, M16C/26B	M16C/26T
Main Clock during and after Reset	Oscillating (Default value "0" while and after the CM05 bit is reset.)	Stoped (Default value "1" while and after the CM05 bit is reset.)
Voltage Detection Circuit (Function of 001916, 001A16, 001F16)	Available (VCR1 register, VCR2 register, D4INT register)	Not available (reserved register)
Package	PLQP0048KB-A(48P6Q), PRSP0042GA-B(42P2R)	PLP0048KB-A(48P6Q)

NOTE:

 Since the emulator between the M16C/26A Group and M16C/29 Group are the same, all functions of M16C/29 are built in the emulator. When evaluating M16C/26A Group, do not access to the SFR which is not built in M16C/26A Group. Refer to Hardware Manual about detail and electrical characteristics.

		• •
Item	M16C/26A Group	M16C/26 Group
Clock Generation	4 circuits (Main clock oscillation circuit,	3 circuits (Main clock oscillation circuit,
Circuit	Sub clock oscillation circuit,	Sub clock oscillation circuit,
	on-chip oscillator,	on-chip oscillator)
	PLL frequency synthesizer)	
System Clock	On-chip oscillator	Main clock
Source After Reset	(Initial value "1" of CM21 bit)	(Initial value "0" of CM21 bit)
(Initial value of the CM21		
Dit in the CW2 register)	Salaatabla (2MUz/1MUz/E00KUz)	Fixed (1MHz)
On-chip Oscillator Clock		
PACR2 to PACRU IN	Necessary to set after reset	NO PACR register
the PACR register	48pin:"1002", 42pin:"0012"	
IFSR20 bit in the	Necessary to set to "1" after reset	No IFSR2A register
IFSR2A register		
External Interrupt	8 causes (INT2 added)	7 causes
13 pin (48-pin version)	P84/INT2/ZP	IVcc
Function		
P70, P71	N-ch open drain output and CMOS	N-ch open drain output
	output are selectable by S/W	
A/D Input Pin	12 channels	8 channels
(48-pin version)		
A/D operation Mode	8 modes (single, repeat, single sweep,	5 modes (single, repeat, single sweep,
	repeat sweep mode 0, repeat sweep	repeat sweep mode 0, repeat sweep
	mode 1, simultaneous sampling,	mode 1)
	delayed trigger mode 0, delayed	
	Ingger mode 1)	
	is available	
Timer B Operation	5 modes (timer, event counter, pulse	4 modes (timer, event counter, pulse
Mode	periods measurement, pulse width	periods measurement, pulse width
	measurment, A/D trigger)	measurment)
	1 shunt current measurement function	
	is available	
CRC Calculation	Available (compatible to CRC-CCITT	Not available
	and CRC-16 methods)	
Three-phase motor	•Waveform output/Switching port output	•Waveform output/Switching port output
Control	by software is enabled	by software is disabled
	Position data retention function	•No position data retention function
Digital Debounce	This function is in the NMI/SD pin and	Not available
Function	INT5 pin	
3 pin (48-pin version)	P90/CLKOUT/TB0IN/AN30	P90/TB0IN
function	(CLKOUT: f1, f8, f32, and fC output)	
UART1 Compatible	Switching to P64 to P67 or P70 to P73	P64 to P67
pin	is enabled	
Flash Memory	Protection to blocks 0, 1 by FMR02 bit	Protection to blocks 0,1 by FMR02 bit
Protect Function	Protection to the blocks 0 to 3 by	
Package		

Ar	ppendix 2.	2 Differences	between	M16C/26A	Group	and M16	C/26 Group

NOTE:

ŀ

 Since the emulator between the M16C/26A Group and M16C/29 Group are the same, all functions of M16C/29 are built in the emulator. When evaluating M16C/26A Group, do not access to the SFR which is not built in M16C/26A Group. Refer to Hardware Manual about detail and electrical characteristics.

Register Index

Α	IFSR2A 68 INT0IC to INT2IC 67
AD0 to AD7 184 ADCON0 to ADCON2 182 ADIC 67	INT3IC 67 INT4IC 67 INT5IC 67
ADSTATO 184 ADTRGCON 183 AIER 79	INVC0 119 INVC1 120
В	ĸ
BCNIC 67	KUPIC 67
С	Ν
CM0 40	NDDR 227
CM1 41	0
CM2 42 CPSRE 96 110	ONSF 96
CRCD 214	Р
CRCIN 214 CRCMR 214 CRCSAR 214	P0 to P13 224 P17DDR 227 PACR 139. 226
D	PCLKR 43
D4INT 30	PCR 226
DAR0 86	PDRF 129
DAR1 86	PFCR 131
DMUCON 85	PLC0 44
DMOSL 84	PM0 35
DM1CON 85	PM1 35 PM2 36 43
DM1IC 67	PRCR 60
DM1SL 85	PUR0 to PUR2 225
DTT 121	R
	RMAD0 79
FMRU 241 FMR1 241	RMAD1 79
FMR4 242	ROCR 41
1	RUNCP 230
•	S
ICTB2 121	SORIC to S2RIC 67
IDBU 121	SOTIC to S2TIC 67
IFSR 68, 76	SARU 86 SAR1 86

RENESAS

Т

TA0 to TA4 95 TA0IC to TA4IC 67 TA0MR to TA4MR 94 TA1 122 TA11 122 TA1MR 125 TA2 122 TA21 122 TA2MR 125 TA2MR to TA4MR 101 TA4 122 TA41 122 TA4MR 125 TABSR 95, 110, 124 TAiMR 99, 106 TB0 to TB5 110 TB0IC TO TB2IC 67 TB0MR to TB5MR 109 TB2 124 TB2MR 125 TB2SC 123, 185 TCR0 86 TCR1 86 TPRC 131 TRGSR 96, 124

U

U0BRG to U2BRG 136 U0C0 to U2C0 138 U0C1 to U2C1 139 U0MR to U2MR 137 U0RB to U2RB 136 U0TB to U2TB 136 U2SMR 140 U2SMR2 140 U2SMR3 141 U2SMR4 141 UCON 138 UDF 95

V

VCR1 30 VCR2 30

W

WDC **81** WDTS **81**

REVISION HISTORY	M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Hardware Manual
-------------------------	---

Rev.	Date		Description
		Page	Summary
2.00 Feb.15,07 - M16C/26B newly added, we		-	M16C/26B newly added, word standardized: on-chip oscillator, development tool
Overview			Overview
	1 •Description partially deleted		
		2 - 3	•1.2 Performance Outline modified
		4 - 5	•Figure 1.1 and 1.2 Block Diagrams updated
		6	•1.4 Product List updated
		7	•Figure 1.3 Product Numbering System updated
		8	•Tables 1.7 to 1.10 Product Codes updated
		12, 14	•Tables 1.11 and 1.12 Pin Characteristics newly added
		15 - 16	•Tables 1.13 Pin Description newly added
SFRs		SFRs	
20 •Table 4.1 SFR Information(1) Note about WDC register is del		•Table 4.1 SFR Information(1) Note about WDC register is deleted	
22 •Table 4.3 SFR Information(3) Value after reset for ROCR reg			•Table 4.3 SFR Information(3) Value after reset for ROCR register modified
23 •Table 4.4 SFR Information(4) Note 2 added to IFSR2A register			•Table 4.4 SFR Information(4) Note 2 added to IFSR2A register
Reset			Reset
28 •Figure 5.1.1.2. 29 •Figure 5.5.1. Volume		28	•Figure 5.1.1.2. Reset Sequence Vcc line and ROC line are modified
		29	•Figure 5.5.1. Voltage Detection Circuit Block WDC register's block is deleted
			Processor Mode
		35	•Figure 6.1 PM1 Register Note 2 partially added
		36	•Figure 6.2 PM2 Register newly added
		37	•Figure 6.3 Bus Block Diagram and Table 6.1 Accessible Area and Bus Cycle
			newly added
			Clock Generation Circuit
		41	•Figure 7.4 ROCR Register modified
		43	•Figure 7.6 PM2 Register Notes 2, 5, 6 modified
		45 - 46	•Figure 7.1.1 and 7.2.1 Examples of Main Clock Connection Circuit updated
		47	•7.4 PLL Clock Description modified for M16C/26B
			•Table 7.4.1 Example for Setting PLL Clock Frequencies Note 1 modified
		50	•7.6.1 Normal Operation Mode Description modified
		51	•Table 7.6.1.1 Setting Clock Related Bit and Modes modified
		54	•Figure 7.6.1 State Transition to Stop Mode and Wait Mode modified
		55	•Figure 7.6.1.1. State Transtion in Normal Mode modified
56 •Table 7.6.1 Allowed Transition and		56	•Table 7.6.1 Allowed Transition and Setting modified, Notes 1 and 2 modified
		59	•Figure 7.8.3.1 Procedure to Switch Clock Source From On-chip Oscillator
			to Main Clock upadated
Protection		Protection	
60 •Description partially modified		•Description partially modified	
		76	•9.6 IN I Interrupt Description partially added

REVISION HISTORY	M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Hardware Manual
-------------------------	---

Rev.	Date		Description
		Page	Summary
		77	•9.7 NMI Interrupt Description partially added
		78	•Table 9.9.1 Value of the PC that is saved to the stack area when an address
			match interrupt request is accepted modified, note 1 added
			Watchdog Timer
		-	Section of Cold Start/Warm Start deleted
		80	Description partially added
			•Figure 10.1 Watchdog Timer Block Diagram partially modified
		81	•Figure 10.2 WDC Register and WDTS Register notes deleted, WDC5 bit de-
			leted
			•10.1 Count source protective mode description partially added
			Timer
		108	 Description about A/D trigger mode modified
			•Figure 12.2.1 Timber B Block Diagram A/D trigger mode added
		115	•12.2.4 A/D Trigger Mode Description modified
		121	•Figure 12.3.4 IDB0 Register, IDB1 Register, DTT Register, and ICTB2 Regis-
			ter modified
		123	•Figure 12.3.6 TB2SC Register modified, note 4 added
		131	•Figure 12.3.2.2 TPRC Register bit map modified
			Serial I/O
		133	•Figure 13.1.1 Block Diagram of UARTi (i = 0 to 2) PLL clock added
		136	•Figure 13.1.4 U0TB to U2TB Registers, U0RB to U2RB Registers, U0BRG to
			U2BRG Registers modified, note 3 for UiBRG added
		138	•Figure 13.1.6 U0C0 to U2C0 Registers Note 2 modified, note 7 added
		139	•Figure 13.1.7 PACR Register note 1 modified
		142	•Table 13.1.1.1 Clock Synchronous Serial I/O Mode Specification note 2 modi-
			fied
		145	•Figure 13.1.1.1 Typical Transmit/Receive Timings in Clock Synchronous
			Serial I/O Mode partially modified
		150	•Table 13.1.2.1 UART Mode Specifications Note 1 modified
		154	•Figure 13.1.2.2 Receive Operation Figure modified
		158	•Table 13.1.3.1 I ² C bus Mode Specifications note 2 modified
		168	•Table 13.1.4.1 Special Mode 2 Specifications note 2 modified
		175	•Table 13.1.6.1 SIM Mode Specifications note 1 modified
		177	•Figure 13.1.6.1 Transmit and Receive Timing in SIM Mode timing modified
			A/D Converter
		180	•Table 14.1 A/D Converter Performance note 2 partially added
		183	•Table 14.2 A/D Conversion Frequency Select note 1 partially added
		205	•Table 14.1.8.1 Delayed Trigger Mode 1 Specifications note 1 modified
		212	•Figure 14.5.1 Analog Input Pin and External Sensor Equivalent Circuit note

REVISION HISTORY M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Hardware Manual

Rev.	Date	Description	
		Page	Summary
			1 added
			CRC Calculation Circuit
		213	•15.1 CRC Snoop Description partially modified
		214	•Figure 15.2 CRCSAR Register note 1 added
			Programable I/O Ports
		216	•16.3 Pull-up Control Register 0 to Pull-up Control Register 2 description
			modified
		217	•16.6 Digital Debounce function equation modified
		218 - 221	•Figure 16.1 I/O Ports (1) to 16.4 I/O Ports (4) modified
		227	•Figure 16.6.1 NDDR and P17DDR Registers equation modified, note 2 modi-
			fied
			Flash Memory Version
		231	•17.1.1 Boot Mode newly added
		232	•17.2 Memory Map partially deleted
		235	•17.3.1 ROM Code Protect Function description modified
		236	•Figure 17.3.1.1 ROMCP Address modified
		237	•Table 17.4.1 EW0 Mode and EW1 Mode note 2 mark deleted
		239	•17.5.1 Flash Memory Control Register 0 Description about low power con-
			sumption mode or on-chip oscillator low-power consumption mode is entered
			partially modified
		240	•17.5.2 Flash Memory Control Register 1 Description about FMR17 bit modified
		241	•Figure 17.5.1 FMR0 Register note 3 modified, FMR1 Register: bit map modi-
			fied
		242	•Figure 17.5.2 FMR4 Register note 2 modified
		243	•Figure 17.5.1.2 Setting and Resetting of EW1 Mode note for single-chip mode
			deleted, note 3 for FMR11 bit added
			Electrical Characteristics
		261	•Table 18.1 Absolute Maximum Ratings Rated value modifed, note 1 added
		262	•Table 18.2 Recommended Operating Conditions value partially added, fig-
			ures in note 4 partially added
		263	•Table 18.3 A/D Conversion Characteristics note 4 modified
		264	•Table 18.4 and Table 18.5 Flash Memory Version Electrical Characteristic
			note 4 partially added, note 6 and note 7 modified
		265	•Table 18.6 Voltage Detection Circuit Electrical Characteristics conditions modi-
			fied
			•Figure for td(P-R) and td(ROC) modified
		267	•Table 18.9 eElectrical Characteristics (2) flash memory's value for M16C/26B
			added, note 5 deleted
		274	•Table 18.24 Electrical Characteristics (2) note 5 deleted

REVISION HISTORY	M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Hardware Manual
-------------------------	---

Rev.	Date		Description
		Page	Summary
		283	•Tables 18.41 and 18.42 Flash Memory Version Electrical Characteristics note
			4, note 10, note 11 modified
		284	 Figure for td(P-R) and td(ROC) modified
		286	•Table 18.45 Electrical Characteristics note 4 deleted
		293	•Table 18.60 Electrical Characteristics (2) note 4 deleted
			Usage Notes
		299	•19.1.3 Register Setting newly added
		306	•19.5.6 Rewrite the Interrupt Control Register Example 1 modified
		312	•19.7.3 Three-phase Motor Control Timer Function newly added
		315	•19.9 A/D Converter Description of section 6 modified
		319	•19.12.1 Internal ROM Area description partially added
		321	•19.13.9 Interrupts description of EW1 Mode modified, note on watchdog timer
			interrupts deleted
			•19.13.10 How to Access description modified
			Appendix 2. functional Difference
		326	•Appendix 2.1 Differences between M16C/26A and M16C/26T description on
			cold start/warm start detection function deleted

RENESAS 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/26A Group (M16C/26A, M16C/26B, M16C/26T)

Publication Date: Rev.1.00 Mar.15, 2005 Rev.2.00 Feb.15, 2007

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/26A Group (M16C/26A, M16C/26B, M16C/26T) Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20 R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB MPC8323ECVRAFDCA MPC8323VRADDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB P2010NSE2KHC P2010NSN2MHC P2020NXE2HHC P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC MPC8313EVRAFFC