Description

The P91E0 is a highly programmable, multiple channel power management integrated circuit (PMIC) designed for the Intel® Atom® System-on-Chip (SoC) to meet the high performance requirements as well as to provide a high level of integration to minimize system board area and BOM cost.

The P91E0 includes sub-systems for voltage regulation, power sequencing management, analog-to-digital (A/D) conversion, GPIOs. PWMs and others. The P91E0 is controlled and programmed via an I2C interface that operates in conjunction with the SoC. There is also a SerialVID (SVID) interface between the SoC and the PMIC for controlling the VCC, VNN, and VDDQ voltage rails, supporting the VR12.1 and IMVP8 specification.

The P91E0 is capable of providing current levels sufficient for entry-level platforms with its internal regulators, and it is scalable to higher current requirements by adding IDT's unique Distributed Power Units (DPUs) (P9148) to source additional current for those DCDC rails.

Also included are 7 low drop-out regulators (LDOs) which are programmable over a wide output voltage range and offer output currents up to 550mA. These LDOs are designed for low noise, high PSRR, and excellent transient response.

The default output voltages of all regulators as well as device sequencing can be programmed in the one-time programmable (OTP) memory (at the factory) to adjust to nonstandard configurations. Contact IDT marketing for specific requirements.

Typical Applications

- **General Embedded Applications**
- Print Imaging and Multi-function Printers
- µServers and Storage
- Industrial and Embedded Systems ×,

Features

- Single 3.15V to 5.25V supply input
- $3 \times$ SVID IMVP8/VR12.1 compatible 5A synchronous stepdown switching regulators with DPU interface to support up to four additional 6A phases
- $2 \times$ step-down switching controller with DPU interface to support up to four 6A phases
- 2×2.3 A synchronous step-down switching regulators
- Programmable mode selection:
	- Automatic PWM/PFM Mode transition for high efficiency at light load or
	- PWM-Only Mode for low-noise applications
- \bullet 7 \times (45mA to 300mA) linear regulators: LDO0, LDO1, and LDO2 have an optional pass switch feature
- \bullet 1 \times ±550mA Vtt linear regulator LDO5
- 10-bit analog-to-digital converter (ADC) monitors internal and external voltages, currents, and temperature
- Host interface and system management
	- Interrupt controller with mask-able interrupts
	- Reset function
	- Power control state machine
	- Programmable sequencing of output rails
	- High speed I2C interface (3.4MHz)
- Programmable enable outputs for external switches
- $15 \times$ GPIOs
- -40°C to +85°C industrial temperature range
- Thermally-enhanced $9.0 \times 9.0 \times 0.85$ mm 100-VFQFPN

Block Diagram

Contents

List of Figures

List of Tables

Pin Assignments 1.

Figure 1. Pin Assignments for $9.0 \times 9.0 \times 0.85$ mm 100-VFQFPN Package - Top View

Pin Descriptions $2.$

Pin Descriptions Table 1.

Absolute Maximum Ratings 3.

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the P91E0 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Thermal Characteristics 4.

The maximum power dissipation is $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ where $T_{J(MAX)}$ is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature and the device will enter thermal shutdown.

Symbol	Parameter	Rating	Units
θ ja	Thermal Resistance Junction to Ambient [a], [b]	24.0	°C/W
θ JC(TOP)	Thermal Resistance Junction to Top of the Case [a], [b]	19.3	\degree C/W
θ JB(BOT)	Thermal Resistance Junction to Exposed Pad [a], [b]	0.7	°C/W
TJ(MAX)	Maximum Junction Temperature	125	°C
TA	Ambient Operating Temperature (Industrial Range)	-40 to $+85$	°C
T _{STOR}	Storage Temperature	-55 to $+150$	°C
TLEAD	Lead Temperature (soldering, 10s)	$+300$	°C

Table 3. **Thermal Characteristics - 100-VFQFPN**

[a] The thermal rating is calculated based on a JEDEC standard 2S2P 4-layer board (114mm × 101mm in still air conditions with 2 oz. internal planes) and 5×5 mm EPAD soldered down and a 25 thermal via array to the internal plane.

[b] Actual thermal resistance is affected by the printed circuit board (PCB) size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.

5. **Recommended Operating Conditions**

Table 4. **Recommended Operating Conditions**

6. **Overview and Power Supply DC Characteristics**

The P91E0 is an integrated power-management IC (PMIC) targeted for applications powered by a rechargeable battery or a regulated 3.15V to 5.25V system supply. However if the P91E0 has a P9148 DPU attached to any of the DCDx voltage output rails, operating from a 5V system supply is strongly recommended. The product offers seven configurable step-down converters capable of delivering up to 5.0A of load current for the memory, processor core, I/O, auxiliary, and pre-regulation for LDOs. In addition, the device includes 8 low-dropout (LDO) linear regulators that can be supplied from a battery or a regulated supply. The P91E0 is configured/controlled via I2C. Other features include 15 general purpose I/O (GPIO), push button control, integrated state machine for power sequencing, and thermal management.

There are six defined states that are determined by the behavior of the platform power rails, SoC sideband signals (COREPWROK, PLTRST B. SLP Sx B), and internal state machine modes. The states are G3, SoC-G3, SoC-S0, SoC-S0lx, SoC-S3, and SoC-S4/S5. See section 9.3 for details.

Table 5 lists the regulators and their DC characteristics.

Table 5. **Overview of Power Supplies**

Note: See important notes at the end of the table.

[a] Ensure that the DPU's PVIN voltage is above PVIN UVLO (VUV) before VSYS reaches VSYS_MIN.

PWRBTNIN_B (or PMIC_EN when used) should not be asserted until the DPU's PVIN voltage is above PVIN UVLO (V_{UV}; see the DPU $[b]$ datasheet).

[c] During power up ensure that the voltage seen by VSYS is monotonic, which can be achieved by adding an appropriate RC filter.

[d] The SVID voltage range can be deselected by OTP or via I2C, and the mode of operation must be set to FPWM Mode when used with DPUs.

[e] The output capacitor recommendation is for X5R, 20%, 0805 minimum case size. Derating of the ceramic capacitor due to operating conditions, such as bias voltage and temperature, should be considered as part of the component selection.

Can be configured as a pass switch. m

7. Electrical Characteristics and Configuration

7.1 **General Specification**

 V_{SYS} = 5.0V, T_J = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 6. Electrical Characteristics - PMIC VSYS, UVLO, Thermal Shutdown Threshold

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Vsys	Input Voltage Range		3.15		5.25	
lo(VSYS)	VSYS Quiescent Current	Device in SoC-G3 (OFF state)				μA
		Device in SoC-S4/S5 state; all regulators powered-off		0.75	1.1	mA
Vsys(uvlo)	Under-Voltage Lock-Out (UVLO) Threshold	VSYS rising (VSYSREFR)		2.9		
		VSYS falling (VSYSREFF)		2.5		
T_SDN	Thermal Shutdown	Temperature increasing, GBD[a]	125	132		°C

[a] GBD = Guaranteed by design.

Linear Regulators LDO0, LDO1, LDO2 7.2

Table 7. Electrical Characteristics - LDO0, LDO1, LDO2

 V_{SYS} = 5V, V_{INLDO} = 1.8V, V_{OUT} = 1.5V (default), input capacitance C_{IN} = 10µF, C_O = 2.2µF, T_J = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 8. I2C Control Register - LDO0, LDO1, LDO2

Table 9. ON/OFF Selection Bit Truth Table - LDO0, LDO1, LDO2

Table 10. I2C Output Voltage Setting - LDO0, LDO1, LDO2

Note: Green shading indicates that the register values are loaded from the OTP memory.

Table 11. I2C Sequencing Control Register - LDO0, LDO1, LDO2

Note: Green shading indicates that the register values are loaded from the OTP.

Table 12. LDO0, LDO1, and LDO2 Output Voltage Setting

Linear Regulators LDO3, LDO4 7.3

Table 13. Electrical Characteristics - LDO3, LDO4

VIN_LDO = 1.8V, VOUT = 1.2V (default), CIN = 10µF, Co = 1.0µF, TJ = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 14. I2C Control Register - LDO3, LDO4

Table 15. Selection Bit Truth Table - LDO3, LDO4

Table 16. I2C Output Voltage Setting - LDO3, LDO4

Note: Green shading indicates that the register values are loaded from the OTP.

Table 17. I2C Sequencing Control Register - LDO3, LDO4

Note: Green shading indicates that the register values are loaded from the OTP.

Table 18. LDO3, LDO4 Output Voltage Setting

7.4 **Linear Regulator LDO5**

LDO5 is a source-sink linear regulator capable of delivering load currents as high as ±550mA. The output voltage is designed to regulate at V_{IN_LDO5} / 2. The regulator is controlled either through the sequencing state machine or by I2C.

Table 19. Electrical Characteristics - LD05

 V_{IN_LDOS} = 1.24V, V_{OUT} = 0.620V (default). C_{IN} = 22µF, C_{O} = 22µF, T_{J} = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 20. I2C Control Register - LDO5

Table 21. Selection Bit Truth Table - LD05

Table 22. I2C Sequencing Control - LDO5

Note: Green shading indicates that the register values are loaded from the OTP.

7.5 **Linear Regulator LDO6**

Table 23. Electrical Characteristics - LDO6

Vsys = 5.0V, Vout = 3.3V, Co = 1µF, TJ = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 24. I2C Control Register - LDO6

Table 25. Selection Bit Truth Table - LDO6

Table 26. I2C Output Voltage Setting - LDO6

Note: Green shading indicates that the register values are loaded from the OTP.

Table 27. I2C Sequencing Control - LDO6

Note: Green shading indicates that the register values are loaded from the OTP.

Table 28. LDO6 Output Voltage Setting

7.6 **Linear Regulator LDO7**

LDO7 is an always-on LDO, mainly for supplying the 1.8V rated GPIO[9:0] through the VGPIO0 input, which supplies the DIF/DIO interfaces for DCD3 and DCD4, MODEM_OFF_B, SDWN_B, PWRBTN_B, and IRQ output buffers. The LDO can also be used for general purposes, as long as the total output current is limited to below 100mA.

LDO is enabled once the PMIC is enabled, and it remains enabled until the PMIC powers down to the G3 state.

Table 29. Electrical Characteristics - LDO7

Vsvs= 5.0V, Vout = 1.8V, Co = 1µF, TJ = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

7.7 **LDO Current Limit Flags**

Each linear regulator has a constant current limit behavior with a non-latching over-current flag. If the regulator's output current is above the maximum output current I_0 limit, the flag asserts for the duration of the over-current condition and will de-assert when the current falls below the current limit threshold.

During start up, the maximum output current from the LDO regulator is controlled by the PMIC and gradually increased. After the voltage reaches its set point, the current specified in the "Electrical Characteristics" tables could be sourced (or sinked when LDO5 is used).

Table 30. LDO Current Limit Flags

7.8 **Switching Regulators for SoC Core, Graphics, and Memory Rails**

DCD0, DCD1, and DCD2 are high-efficiency, synchronous step-down switching regulators capable of delivering up to 5A of peak current.

The output voltage (or boot voltage) can be individually set by OTP. It can be changed from the default setting either via I2C or SVID. The regulators support Dynamic Voltage Scaling (DVS) allowing on-the-fly, slew-rate controlled changes to the output voltage.

The regulators operate with a fixed 2.0MHz oscillator frequency allowing the use of small external components, minimizing cost and real estate. To maximize efficiency under varying load conditions, the regulators offer selectable modes of operation via I2C. Available modes are Forced PWM (FPWM) and Auto-Mode PWM/PFM. Auto-Mode PWM/PFM is selected by default and allows the regulator to switch automatically between PWM and PFM Mode, depending on the load condition. During heavy load, the regulator operates in PWM Mode at a fixed frequency. As the load decreases and the inductor valley current reaches zero, it automatically transitions into PFM Mode maintaining high efficiency under light load conditions. For noise-sensitive applications, the regulator can be forced into PWM Mode by disabling the Auto-Mode PWM/PFM.

The on/off control of the regulators can be accessed either through I2C or by toggling the appropriate SLP Sx B pins. Other features of the requilators include over-voltage protection, soft-start, and soft-start done flags.

The regulators include an active discharge circuitry to discharge the output capacitor and hold the output voltage at ground after the regulator has turned off.

SVID is the default interface for changing the output voltage setting. For applications not requiring SVID, the SVID interface can be deselected by OTP or via I2C.

The regulators are capable of supporting load currents greater than 5A by connecting additional phases (P9148) to the DIF interface. Each individual P9148 can deliver peak currents of up to 5A with up to four phases in parallel. The communication link between the converter and the P9148 is established by connecting the DCDx DIF and DCDx DIO pins to the corresponding pins of the P9148. The DIF and DIO interface is running IDT's proprietary communication protocol and controls the attached P9148. If additional phases are not required, the DIO and DIF pins can be used as regular GPIO pins or can be left floating. (Consult the P9148 datasheet for electrical characteristics and the product description.)

The power sequencing of each regulator can be changed by OTP trim. Contact IDT to change the timing and the power rail type.

7.9 **Switching Regulator DCD0, DCD1**

Table 31. Electrical Characteristics - DCD0, DCD1

VIN_DCD = 5.0V, Vo = 1.0V (default), L = 0.47µH, CIN_DCD = 10µF, Co = 282µF; no DPU (P9148). TJ = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

[a] An over-voltage fault response is to shut down the PMIC.

Table 32. VBOOT Register - DCD0, DCD1

Note: Green shading indicates that the register values are loaded from the OTP.

Note: At start-up, if VBOOT[7:1] = 00_{HEX} , then VBOOT[0] = 0; otherwise VBOOT[0] = 1.

Table 33. VID Register - DCD0, DCD1

Table 34. I2C Control Register - DCD0, DCD1

Note: Green shading indicates that the register values are loaded from the OTP.

Table 35. On/Off Selection Bit Table - DCD0, DCD1

Table 37. I2C Sequencing Control - DCD0, DCD1

Table 38. I2C Core-Type Exit Control - DCD0, DCD1

Note: Green shading indicates that the register values are loaded from the OTP.

Switching Regulator DCD2 7.10

Table 39. Electrical Characteristics - DCD2

VIN_DCD = 5.0V, Vo = 1.8V (default), L = 0.47µH, CIN_DCD = 10µF, Co = 141µF; no DPU (P9148). TJ = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

RENESAS

Table 40. VBOOT Register - DCD2

Note: Green shading indicates that the register values are loaded from the OTP.

Table 41. VID Register - DCD2

Table 42. I2C Control Register - DCD2

Note: Green shading indicates that the register values are loaded from the OTP.

Table 43. On/Off Selection Bit Table - DCD2

Table 44. I2C Output Voltage Register - DCD2

Table 45. I2C Sequencing Control - DCD2

Table 46. Output Voltage Settings - DCD0/DCD1/DCD2, SVID Enabled

[a] If bit[1] = 1 in register 7B_{HEX} (see Table 97), then the voltage is OFF; if bit[1] = 0, then the voltage is 0.250V. Register 7B_{HEX} (VSLEEP) can be configured in OTP.

[b] Maximum default = 1.295V. To allow VID code D3_{HEX} (1.30V), the Vout max register must be adjusted accordingly (see Table 121).

Table 47. Output Voltage Settings - DCD0/DCD1/DCD2, SVID Disabled

7.11 **Controllers DCD3, DCD4**

DCD3 and DCD4 are step-down controllers and require at least one DPU (P9148) connected to the DIF bus. The regulators have no power stage in the PMIC. The PMIC provides only the control and analog circuitry for the regulators and relies on the external DPU to provide power to the load.

The output voltage is factory set to a default value, but it can be changed from the default setting via I2C. (See Table 53 for available voltages.)

The regulators operate with a fixed 2MHz oscillator frequency allowing the use of small external components, minimizing cost and real estate. The mode of operation supported by DCD3/4 is Forced PWM (FPWM) with a maximum output voltage of 3.6V. If power saving is needed, it is recommended to configure the rails for sleep mode (SLP_) or disabling. The on/off control of DCD3 and DCD4 can be accessed through I2C or it will be managed by the programmed sequence.

The controllers must be used in conjunction with P9148s. The communication link between the P91E0 and P9148 is established by connecting the DCD3 DIF/DCD4 DIF and DCD3 DIO/DCD4 DIO pins to the corresponding pins of the P9148. For each additional phase, the P9148 can deliver peak currents of 5A supporting up to four phases connected in parallel. If the regulators are not used, the DIO and DIF pins can be left floating. (Consult the P9148 datasheet for electrical characteristics and product description.)

Table 48. Electrical Characteristics - DCD3, DCD4

 $V_{\rm{SYS}}$ = 5.0V, V_O = 3.3V_{DCD3}, V_O = 1.8V_{DCD4} (default), T_J = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Note: DCD3, DCD4 must be used in conjunction with the P9148.

Table 49. I2C Control Register - DCD3, DCD4

Table 50. On/Off Selection Bit Table - DCD[3/4]

Table 51. I2C Output Voltage Setting - DCD3, DCD4

Table 52. I2C Sequencing Control - DCD3, DCD4

Note: Green shading indicates that the register values are loaded from the OTP.

Table 53. Output Voltage Setting - DCD3, DCD4

7.12 **Switching Regulator DCD5, DCD6**

DCD5 and DCD6 are high efficiency, synchronous step-down switching regulators capable of delivering up to 2.3A of current.

The regulators operate with a fixed 2.0MHz oscillator frequency allowing the use of small external components, minimizing cost and real estate. To maximize efficiency under varying load conditions, the converter offers selectable modes of operation via I2C. Available modes are Forced PWM (FPWM) and Auto-Mode PWM/PFM. When Auto-Mode PWM/PFM is selected, the regulator switches automatically between PWM and PFM Mode, depending on the load condition. During heavy load conditions, the regulator operates in PWM Mode at a fixed frequency. As the load decreases and the inductor valley current reaches zero, it automatically transitions into PFM Mode maintaining high efficiency under light load conditions. For noise-sensitive applications, the regulator can be forced into PWM Mode by disabling the power-saving PFM Mode. The default mode is set to Auto-Mode PWM/PFM.

The on/off control of DCD5 and DCD6 can be accessed either via I2C, or it will be managed by the programmed sequence.

The regulator includes an active discharge circuitry to discharge the output capacitor and hold the output voltage at ground after the regulator powers off.

Table 54. Electrical Characteristics - DCD5, DCD6

Conditions unless otherwise specified: $V_{IN_DCD} = 5.0V$, $V_{O} = 1.05V$ (default), L = 1.0µH, C_{IN_DCD} = 10µF, C₀ = 94µF. T_J = -40°C to +125°C, unless otherwise noted. Typical values are at +25°C.

Table 55. DCD5, DCD6 Control Register

Table 56. On/Off Selection Bit Table

Table 57. I2C Output Voltage Setting

Table 58. Output Voltage Setting - DCD5, DCD6

Table 59. I2C Sequencing Control - DCD5, DCD6

7.13 **General Registers for DCDs**

7.13.1 Forcing PWM Mode for DCDx

DCDs regulators and controllers can be independently forced into the PWM Mode (FPWM Mode) by setting the corresponding bit of the FPWM register (AD_{HEX}; see Table 60) to 1 via I2C communication. Note that in OTP, whichever settings are written to the FPWM register's bits D[3] (sets the mode for the DCD3 regulator) and D[5] (sets DCD5) are automatically replicated in D[4] (sets DCD4) and D[6] (sets DCD6) respectively; however, each setting can be changed independently via I2C after the OTP is loaded. Refer to section 7.11 for modes of operation supported by DCD3 and DCD4.

Table 60. Forced PWM Register - DCD0 through DCD6

Note: Green shading indicates that the register values are loaded from the OTP.

[a] This bit is loaded from OTP with the same value as bit DCD5_FPWM. Then it can be changed via I2C to a different value.

[b] This bit is loaded from OTP with the same value as bit DCD3_FPWM. Then it can be changed via I2C to a different value.

7.13.2 DC Load-Line Control

Table 61. DC Load-Line Control

7.13.3 AC Load-Line Control

Table 62. AC Load-Line Control

Note: Green shading indicates that the register values are loaded from the OTP.

7.13.4 DCD Rail Select for DRAMPWROK Monitor

Table 63. DCD Rail Select for DRAMPWROK Monitor

7.13.5 DCDx Internal Soft-Start Complete Status

Table 64. DCD Internal Soft-Start Complete Status

Register Name	R/W	D7	D ₆	D5	D4	D3	D ₂	D ₀	Initial Value	Address
DCD PG		RSVD					DCD6 PG DCD5 PG DCD4 PG DCD3 PG DCD2 PG DCD1 PG DCD0 PG		00 _{HEX}	8F _{HEX}

7.13.6 DPS_IDLE_CFG Operation

To decrease power consumption in light current load conditions, operate in the Auto PFM/PWM Mode (Idle Mode). For example, to set DCD2 in Auto PFM/PWM Mode, with or without DPUs connected, set bit[2] = 1_{BIN} in the DPS_IDLE_CFG register (7A_{HEX}), and set bit [2] =0 $_{\text{BIN}}$ in the FPWM register (AD_{HEX}); see tables below.

To control the switching noise at a single frequency, operate in the Forced PWM Mode (FPWM). For example, for DCD2 with or without DPUs connected, set bit[2] = 1_{BIN} in the FPWM register; see tables below.

Table 65. DPS_IDLE_CFG Operation with DPU

Table 66. DPS_IDLE_CFG Operation with No DPU

RENESAS

When phase shedding is enabled/disabled, the tables below explain the operation of DCD regulator. See Table 71, Table 72, and Table 73 for phase shedding settings.

Table 67. Disable Phase Shedding - Example for DCD2: DPS2_CONFIG Register (1BHEX) Bits[1:0] = 11BIN

Table 68. Enable Phase Shedding - Example DCD2: DPS2_CONFIG (1Внех) Bits[1:0] = 00він, 01він, ог 10він

Table 69. DPS_IDLE_CFG Register

Note: Idle means operation in Auto PFM/PWM.

Note: SVID must be disabled if DPS_IDLE_CFG is changed in the register via I2C in order to make changes to EN_PS_IDLEx. Changing EN_PS_IDLEx from 1 to 0 (Auto PFM/PWM to FPWM) requires powering down and then power up the rail.

7.13.7 Active DPU and DPU Count Status

Table 70. PMSTATUS

7.13.8 DCD0-2 Compensation and DPU Phase Shedding Control Registers

Table 71. DCD0-2 Compensation and DPU Phase Shedding Control Registers

Note: Green shading indicates that the register values are loaded from the OTP.

7.13.9 DCD3-4 Compensation and DPU Phase Shedding Control Registers

Table 72. DCD3-4 Compensation and DPU Phase Shedding Control Registers

RENESAS

7.13.10 DCD5-6 Compensation Control Registers

Table 73. DCD5-6 Compensation Control Registers

7.13.11 Over-Current (OC) Warning and Over-Current Limit

The DCDs use switch peak current information to compare with the internal thresholds for output current warning and limiting. The DCDs operate in Constant Current Mode during an over-current event.

If the peak current reaches the first threshold over-current warning level (see Table 76), the DCDx OC warning status bit in the DCD OC register (AE_{HEX}; see Table 74) is set to 1. With DCD[x] ILIM = 1 and DILIM2 = 0 (the P91E0's default setting), the current limiting feature is activated. The P91E0 allows the actual output current to increase and eventually clamps at an average value close to the over-current warning level. For DCD0, DCD1, and DCD2, the limiting action starts if the peak current level exceeds the warning level (8A typical) for a duration of 10us or 100us depending on the DCD ILIM register bit[7] setting (A0_{HEX}; see Table 75). For DCD5 and/or DCD6, the limiting action of each DCD at this warning level 2.7A (typical) can be bypassed by setting the corresponding bit in the DCD[x] ILIM register to 0, or both DCDs can be bypassed by setting DILIM2 = 1, which can also be done with OTP from the factory.

Recommendation: For DCD5 and DCD6, use the default setting for output current delivery up to 1.3A. DCD5 and DCD6 can achieve 2A DC output current and 2.3A peak across conditions by bypassing the current limit at the OC warning level in combination with proper inductor selection where IDC satisfies considerations for a possible temperature rise and ISAT (inductor saturation current) is chosen based on the expected peak current up to a current limit of 4A peak.

7.13.12 DCD Over-Current Warning Status

Table 74. DCD Over-Current Warning Status

Table 76. DCD Group First Over-Current-Limit Level Activation

7.14 **Power Consumption at Light Load Considerations**

Power dissipation at light load is predominantly from the current used by internal circuitry through VSYS, current consumption from switching activity of the DCD's switching power supply, and quiescent current of the LDOs. To achieve the greatest power saving, rails can be manually disabled via I2C. When DPUs are used with regulators (DCD0, DCD1, and DCD2) or controllers (DCD3 and DCD4), there is additional current consumption used by the DPU's internal logic for performing switching activity. To minimize the power consumption from switching activity, Auto-Mode PWM/PFM can be used. For the DCD0, DCD1, and DCD2 regulators, the internal FETs are performing the switching activity in light load, so there is no switching activity done by the DPU(s); thus there is minimal power dissipation on the DPU(s). For DCD3 and DCD4, the switching activity is always performed by the DPU(s).

Table 77 shows the typical consumption of an example configuration without any output current load and P9148 as the DPU. The Vsys logic is the baseline current with the internal circuitry still operating, while all DCDs and all LDOs, except LDO7, are OFF. The values in the P91E0 I_Q column represent the additional current into the VSYS pin and DCD VIN or LDO VIN pin of the respective rail. DCD3 and DCD4 are manually set to Auto-Mode PWM/PFM for the greatest power savings. The power consumption in each state (e.g., SoC-S3, SoC-S4/S5) can be calculated from summing the power loss of the rails that remain active in that state.

Table 77. Typical Light-Load Power Consumption using the P9148

Vin = $5.0V$, Temperature = 25° C.

Total: 28.42

7.15 **Enable Pins**

All enable signals are open-drain output signals. The polarity is set to active-LOW by default. EN0 to EN4 can be fuse-programmed to be active-HIGH upon PMIC start-up. The on/off control of each regulator is controlled either through the programmed sequence or by I2C.

Table 78. Electrical Characteristics - Enable Pins

Conditions unless otherwise specified: T_A=25°C.

Table 79. I2C Control Register - EN0 to EN11

Note: Green shading indicates that the register values are loaded from the OTP.

Table 80. On/Off Selection Bit Table - Enable Pins

Table 81. I2C Sequencing Control - ENO to EN11

Sequencing Configuration Registers 7.16

7.16.1 PMIC Sequencing Status

Table 82. PMIC Sequencing Status

Table 83. Power Sequence Configuration

Table 84. SOIx Configuration

Note: Green shading indicates that the register values are loaded from the OTP.

7.16.2 Group-Delay Timing

Group-delay timing registers define the time delay between two consecutive group-delay indexes and are applicable to LDOs, DCDs, and ENs (LDOx_GROUP, DCDx_GROUP, ENx_GROUP) as they are assigned to a respective rail type (A, U, S, SX). With OTP, the group-delay within each type during turn-on and turn-off are the same.

Table 85. Group-Delay Timing

Note: Green shading indicates that the register values are loaded from the OTP.

SLP_S0lx_B signal is ignored.

[a] These bits are loaded from OTP with the same value as DLY_GRP_ON_xx[2:0]. They can be changed via I2C if a different turn-off timing is needed.

RENESAS

7.16.3 Minimum Sleep Time from Group-Delay Timing and the First Rail in a Rail Type

Each rail type (A, U, S, SX) has 14 group members, resulting in a total sequence of each rail type of $14 \times$ SEQ[x] TIM (see Table 85). For the start-up sequence (sleep sequence exit), each rail type starts from index 0 to 14, and for the shut-down sequence (sleep sequence entry), each rail type stops in reverse order. The minimum sleep time (SLP signal = LOW) is equal to the duration that the SLP signal must be LOW from Group 14 to the lowest used index group number with a 20% additional margin recommended.

For example, for the -15 configuration, the following applies:

(1) The S-type rail has SEQS TIM = 1ms

(2) The SX-type rail has SEQSX_TIM = 0.25ms with DCD1 = SX07 as the first of this rail type to turn on and DCD0 = SX14 as the last.

The minimum time for SLP_S0lx to be LOW is 0.25ms \times (14 – 7) \times 1.2 = 2.1ms. This minimum sleep time can be satisfied by setting the SoC's Minimum Assertion Width, for example the PMU SLP S3 B Minimum Assertion Width (slp_s3_min_asst_wdth) can be set to 50ms to ensure that it is longer than 14×1 ms = 14ms.

In the case that the setting is not available, the application circuit shown in Figure 2 can be used to prolong the SLP LOW signal seen by the PMIC. The values of the R1 resistor and C1 capacitor are selected such that the duration of the PMIC SLP S0lx signal reaching V_{H} (1.35V) after exiting S0Ix-sleep state is longer than the minimum sleep time (2.1ms in this example) but shorter than the time out delay of the SoC (7ms in this example) with a 3.3V SOC SLP S0lx push-pull output. The diode D1 is a signal Schottky diode with a forward-voltage below the V_{\parallel} of the SLP_ signals and oriented such that when SOC_SLP_S0lx goes LOW, the PMIC_SLP_S0lx is pulled LOW immediately and thus quickly enters Sleep Mode but has a time delay created by R1 and C1 when exiting Sleep Mode. When choosing the diode, select a part that has low reverse-leakage current at the minimum and maximum operating temperatures of the system.

Figure 2. Application Circuit for -15 Configuration for SX-type Minimum Sleep Time: $2.1ms < SLP$ SOIx < 7ms

General Purpose IOs 7.17

The P91E0 offers 15 general purpose input/output ports (GPIO) divided into two banks. Each bank has a separated power supply input dividing the GPIOs into a 1.8V (VGPIO0) and 3.3V (VGPIO1) domain. VGPIO0 powers GPIO[9:0], the VGPIO1 supply input powers GPIO[14:10].

Each GPIO can be configured either as CMOS output, open-drain output or input. Unless specified, all the GPIOs are defaulted as CMOS input with a weak $50k\Omega$ pull down.

Table 86. Electrical Characteristics - GPIO[9:0]

Conditions unless otherwise specified: T_A=25°C.

Table 87. Electrical Characteristics - GPIO[14:10]

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

Table 88. GPIO Output Configuration Register

Note: Green shading indicates that the bit values are loaded from the OTP.

Note: Yellow shading indicates that the bit values are paired with bits in other registers for the OTP setting. See the subsequent bit function description table for details.

RENESAS

RENESAS

Table 89. GPIO Input Configuration Register

7.17.1 VDDQ Select (VDDQSEL)

If the alternate function of the GPIO[9]/VDDQSEL pin has been selected, the VDDQSEL feature allows using a single OTP configuration to supply different voltages for the VDDQ rail, depending on the type of memory used. This is achieved with a single resistor connected between the GPIO[9]/VDDQSEL pin and either GND or the LDO7 VO output, as shown in Table 90. The resistor is sensed during start-up, and depending on the value, the DCD2 boot voltage is set according to Table 90. This value overrides the DCD2 VBOOT value (see Table 40). The default configuration for GPIO[9]/VDDQSEL is to act as GPIO[9], so if the VDDQSEL functionality is required, it must be set in the corresponding register (see Table 88) or OTP configuration.

VDDQSEL Connection	DCD2_VBOOT (V)	Memory Type
100 Ω to GND [a]	1.1	LPDDR
100k Ω to GND	1.2	DDR4
100k Ω to LDO7 VO	1.24	LPDDR3
100 Ω to LDO7 VO	1.35	DDR3L

Table 90. DCD2 Output Voltage vs. VDDQSEL Connection

[a] Contact IDT for use of this option. See the last page for contact information.

7.17.2 Pulse Width Modulation (PWM) Generator

The P91E0 supports two PWM outputs with programmable frequencies of ~183Hz to a maximum required frequency of ~23.4kHz and duty cycle granularity of 1/256. To use the PWM0 and PWM1, the GPIO[6]/PWM[0] [default GPIO6] and GPIO[7]/PWM[1] [default GPIO7] pins must be set accordingly to enable the alternative functions (see Table 88), and the pin direction must be set to "Output." Both push-pull and opendrain configurations are supported.

Figure 3 shows the PWM block diagram. Each individual PWM output has two control registers to set the clock divider and one to set the duty cycle of each PWM output. See Table 91 for the PWMxCLKDIV registers and Table 92 for the PWMxDUTYCYCLE registers.

Figure 3. **PWM Block Diagram**

The PWM "Divider" sub-block is clocked by the 6MHz internal oscillator (BASECLK). A 7-bit counter counts from 0 to CLKDIVx[6:0], which is a bit field in the PWMxCLKDIV register (see Table 91). When CLKDIVx [6:0] is reached, a 7-bit comparator resets the 7-bit counter to 0. This effectively divides the BASECLK by the 7-bit value CLKDIVx [6:0], giving divider options of 1 (no dividing CLKDIVx[6:0] = 0) to 128 (CLKDIVx[6:0] $= 7F_{\text{HEX}}$). The result of this division is the intermediate clock value f_{DIVIDEDCLK}.

The "Duty Cycle Control" block uses a fixed divider (1/256) to perform an additional frequency reduction to obtain f_{PWM}, which is the frequency used for the PWM output. The "Duty Cycle Control" block also uses an 8-bit counter responsible for the duty cycle control, which is selected via the DUTYCYCLEx bit field in the PWMxDUTYCYCLE register (see Table 92). The duty cycle ranges from 0.39% (DUTYCYCLEx[7:0] = 0) to 100% (DUTYCYCLEx[7:0]=FF_{HEX}) with a 0.39% step. The desired duty cycle of the PWM output is set by DUTYCYCLEx[7:0] with the following formula: (DUTYCYCLEx[7:0] + 1)/256. When the 8-bit counter output is less than the value of DUTYCYCLEx[7:0], the output is HIGH. When the counter value is equal to or greater than the value of DUTYCYCLEx[7:0], the output is LOW. In the case when DUTYCYCLEx[7:0] = F_{HEX} the output always stays HIGH. When the counter value reaches FF_{HEX} , the counter is reset to 00_{HEX} , and the next PWM period starts. The counter output is buffered before driving the external pin. The buffer's power supply is 1.8V (VGPIO0).

RENESAS

Note: The PWM frequency is not intended to change on-the-fly (asynchronously). The PWM output must be first disabled by writing 0 to enable bit [7] in the PWMxCLKDIV registers before writing to the PWMxCLKDIV registers. The PWM duty cycle however is expected to be changed while the PWM output is enabled.

Table 91. PWMxCLKDIV-Clock Divider Registers

Table 92. PWMxDUTYCYCLE - Duty Cycle Registers

Table 93. PWM Examples

[a] The output pin is constantly ON.

7.17.3 BLIGHT_EN and PANEL_EN Overview

The P91E0 provides two outputs for display panel controls: BLIGHT_EN to enable the display backlight and PANEL_EN to enable the display panel electronics. The functions to control the backlight and display are turned-off by default and must be enabled first. The registers that control the display panel are described in the following tables.

Table 95. PANEL_EN Output Control Register

7.17.4 SLEEP_CTL Overview

The PMIC provides control signals for sleep control. The function to control the sleep state is turned-off by default and must be enabled first. The registers that control the sleep state are described in Table 96.

Table 96. SLEEP_CTL Output Control Register

Table 97. Voltage during Sleep State

Settings for DCD0, DCD1, and DCD2. Use only if these DCDs are not SVID-controlled regulators.

7.17.5 Sleep State Inputs, Soft-Start-Done, and Reset Signals

Table 98. Electrical Characteristics - SLP_S4_B, SLP_S3_B, SLP_S0Ix_B, SUSPWRDNACK, PLTRST_B, **THERMTRIP B**

Conditions unless otherwise specified: T_A = 25°C. Note that these pins can support both the 1.8V and 3.3V SoC interfaces (up to 5.25V).

Table 99. Electrical Characteristics - RSMRST_B, COREPWROK

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

Table 100. Electrical Characteristics - VCCAPWROK, DRAMPWROK

Conditions unless otherwise specified: T_A = 25°C. Note that these pins can support an external pull-up voltage up to 5.25V.

November 2, 2018

Table 101. Electrical Characteristics - IRQ, SDWN_B, MODEM_OFF_B, PWRBTN_B

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

Table 102. Electrical Characteristics - PROCHOT_B

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

7.18 **I2C Interface**

The P91E0 is a slave device only. It is designed to operate with a wide frequency range of 100kHz to 3.4MHz (Standard Mode and High-Speed Mode). The PMIC is accessed using a 7-bit addressing scheme. The P91E0 I2C slave is not allowed to stretch the clock and is capable of being multi-mastered in a debugging environment. The I2C bus is only used for non-latency critical register access and communication between the SoC and P91E0 and is active when PLTRST_B is de-asserted. The I2C pins are open-drain and need pull-up resistors to a voltage in the range from 1.8 to 5.25V.

Table 103. Electrical Specifications - I2C

Conditions unless otherwise specified $T_A = 25^{\circ}$ C.

The P91E0 supports the standard I2C read and write functions. The configuration register space is one 256-byte partition. The P91E0 supports four 7-bit device addresses configurable via the PMIC_ADR_CONFIG bits[1:0] in the EXP2 register (92_{HEX}; see Table 104). The address can be configured as 5EHEX (1011110BIN), 6EHEX (1101110BIN), 4FHEX (1001111BIN), or 77HEX (1110111BIN) to allow for cases where multiple P91E0s are used on the same board or other I2C address conflicts arise. Note that in 8-bit format (7 bits for the address and 1 bit for R/W), these addresses correspond to BC_{HEX}, DC_{HEX}, 9E_{HEX}, and EE_{HEX} for writes, and BD_{HEX}, DD_{HEX}, 9F_{HEX}, and EF_{HEX} for reads as shown in Table 105.

Table 104. I2C Addresses Register

Table 105. I2C Address Options

Reading data back from the P91E0 registers follows the "combined protocol" as described in the I2C specification in which the first byte written is the register offset to be read and the first byte read (after a repeat START condition) is the data from that register offset. Refer to Figure 4 and Figure 5 for details.

The following diagrams capture the different high-speed and fast-speed transaction format/protocol. Sequential offset accesses within a single transaction ("burst" reads and writes) are supported by the P91E0's I2C module.

Figure 4. I2C Fast Speed Write

I2C Fast Speed Read Figure 5.

Figure 7. I2C High Speed Read

7.18.1 Register Requirements

Two read-only registers are provided to allow the customer to track the vendor and revision of their P91E0 chip as defined in Table 106 and Table 107.

Table 106. Vendor Identification Register

Table 107. Chip Revision Register

7.19 **Analog-to-Digital Converter (ADC)**

The P91E0 includes a general purpose 10-bit analog-to-digital converter. It is used for measuring system voltages, die temperature, and regulator output currents, and it places the conversion results in the RSLT registers. Table 108 summarizes the various channels of the ADC.

Table 108. ADC Channels

[a] The alternate function of the pin must be enabled and the direction must be set to use the ADCx function.

7.19.1 Current Monitor

The switching regulators DCD0, DCD1, DCD2, DCD5, and DCD6 are monitored for output current. The current sensing is done internally with 100µs filtering. The filtered current is digitalized by using a 10-bit ADC (see section 7.19) and stored in 2 x 8 bits registers for each voltage rail in both SVID and I2C registers shown in 9.11.

Table 109. Analog-to-Digital Converter Electrical Characteristics

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

Power Buttons PWRBTNIN B and PMIC EN 7.20

The P91E0 offers two ways to trigger the system to power ON or OFF: the PMIC_EN and PWRBTNIN_B pins. It is recommended that only one power ON/OFF method is used, either with PWRBTNIN_B or PMIC_EN. If PWRBTNIN_B is used, PMIC_EN should be connected to GND. If PMIC EN is used to power the P91E0 ON/OFF, the PWRBTNIN B pin should be left floating (unconnected). However, the PWRBTNIN B pin is still monitored and will pass level changes to the PWRBTN B output. When the P91E0 is used with DPU(s), PWRBTNIN B (or PMIC EN when used) should not be asserted until the DPUs' input voltage is above their UVLO level.

7.20.1 PMIC Enable (PMIC_EN)

PMIC EN is an active-HIGH signal and is usually driven by a system controller or power-good signal of a pre-regulator. After the PMIC EN pin has been asserted HIGH, the P91E0 powers on without delay and the rails are turned on following the programmed sequence. PMIC EN can be asserted HIGH above its V_{IH} after VSYS has reached a steady-state level and is above VSYSREF_R (see Table 122). This can be achieved by adding an RC filter (e.g. $10k\Omega$ and 1μ F) from VSYS to the PMIC EN pin. De-asserting the PMIC EN signal initiates a shutdown of all rails, following the programmed shut-down sequence (Cold OFF). When the P91E0 is enabled with PMIC EN assertion, a de-assertion is required for the next re-enabled cycle after a shutdown event (due to faults or PWRBTNIN_B held > 4s). To disable the rails, pull PMIC_EN below its V_{\parallel} for a time equal to the Cold OFF duration. The V_{IL} and V_{IH} thresholds for various VSYS input voltages (\pm 10% tolerance included) are listed in Table 110.

V _{SYS} Input Voltage (V)	PMIC_EN VIL(V)	$PMIC$ EN $VIH(V)$
3.3	0.60	1.35
4.0	0.70	1.50
5.0	0.80	1.70

Table 110. V_{IL} and V_{IH} Levels for PMIC EN for Various VSYS Input Voltages

7.20.2 Power Button Input (PWRBTNIN B) and Power Button Output (PWRBTN B)

The power button pin (PWRBTNIN_B) is an active-LOW input to the P91E0. It is internally connected to VSYS through a weak pull-up current source (50µA, ±10%). It includes a 30ms de-bouncing circuit to ensure that spurious transitions are not logged while the switch contacts bounce on initial contact. The output of the de-bouncing circuit enters the edge-detect circuits. A falling edge below V_{IL} can trigger a transition out of the SoC-G3 State. This pin is usually connected through a push-button switch to ground (below V_{IL}). Pressing the PWRBTNIN B button longer than 36ms (30ms typical) will turn on the P91E0. If the P91E0 is powered-on, holding down the power button for longer than 4.24 seconds (for the default setting of 4 seconds) will force a Cold OFF. The LOW (V_{\parallel}) and HIGH (V_{\parallel}) thresholds of PWRBTNIN B depend on V_{SYS} for the Normal Power Mode of operation as shown in Table 111 with the thresholds for the Debug Mode (special entry mode before rails are powered $up)$.

Table 111. V_{IL} and V_{IH} Levels for PWRBTNIN_B

The output of the de-bouncing circuit also goes to the timer logic block that measures the length of time that the power button has been held down, and this value can be read from the hold time field (PBHT[3:0]) in the PBSTATUS register (see Table 113). The P91E0 always passes the power button information via the output signal PWRBTN B to the SoC. The PWRBTN B pin is a level-shifted copy of PWRBTNIN B after the 30ms de-bouncing circuit. PWRBTN_B is valid when control signal RSMRST_B = 1 (de-asserted).

If the system is off (SoC-G3 state), pressing the power button by itself for greater than 36ms (30ms typical) will cause the PMIC to turn on all the "A" type rails, de-assert RSMRST_B (PWRBTN_B should be HIGH before this), and pass the power button information to the SoC. If the system is on (SoC-S4/S5, SoC-S3, SoC-S0lx, and SoC-S0 states), pressing this button will cause the P91E0 to pass a level-shifted copy of PWRBTNIN B (via PWRBTN B) after the 30ms de-bouncing circuit to the SoC, which will initiate actions for the P91E0 to perform.

7.20.3 Forcing a Cold OFF using the Power Button

The signal from the power button is fed into a fault timer which measures the time from when the button is pressed until it is released. This duration (in half-seconds) can be read from the hold time bit field, PBHT[3:0]. The timer retains this value until the next time both buttons are pressed simultaneously, or if the timer logic is reset by the CLRHT bit in the PBCONFIG register (see Table 112).

The P91E0 triggers a Cold OFF if the fault timer exceeds the duration set in the fault time field (FLT[3:0]) in the PBCONFIG register with a default setting of 4 seconds (4.24 seconds to include margin). If enabled (FLT is not equal to 0_{HFX}), the power-down logic compares the hold time bits to the fault time bits and forces a Cold OFF upon a match.

If software control is desired, FLT can be set to 0_{HEX} during the P91E0 initialization, but this default will allow a forced power-down if for some reason the software cannot boot properly. Software must set the CLRHT bit in PBCONFIG before updating FLT to prevent the fault condition from possibly triggering immediately from a previous value.

7.20.4 Configuration Registers

Table 112. Power Button Configuration Register

Note: Green shading indicates that the register values are loaded from the OTP.

Table 113. Power Button Status Register

7.21 **VBAK Charger**

The P91E0 is capable of charging an external super cap or coin cell. The charger output is on the VBAK pin. The VBAK voltage domain powers two PMIC-internal registers which store system events, such as over-temperature shutdown or UVLO shutdown, and the charger configuration VBAK VCHG and VBAK RCHG. See Table 140.

Figure 8. VBAK Charger Block Diagram

If VSYS is disconnected and below the UVLO threshold, VBAK is powered by the SuperCap or coin cell and will retain information until the battery or SuperCap voltage on VBAK drops below 0.8V and stored data is reset.

The charger output remains active after the P91E0 enters SoC-G3 state; however, after the system exits SoC-G3 via PWRBTNIN_B, the charger registers VBAK_VCHG and VBAK_RCHG are reset and must be re-enabled via I2C.

Table 114. Electrical Characteristics - VBAK

8. Theory of Operation

Also see section 6 for an overview of P91E0 PMIC operation.

8.1 **Control Signals**

8.1.1 RSMRST B

The resume reset is an output signal. When all A-rails are switched on and are in regulation, the RSMRST_B pin is pulled HIGH to VGPIO1 (3.3V). RSMRST B is pulled LOW when the A-rails regulators are powered down and the device enters SoC-G3 State.

8.1.2 DRAMPWROK

DRAMPWROK is an open-drain output signal. The DRAMPWROK pin is pulled HIGH when DCD2 (SOC VDDQ rail) is above 90% of its regulating voltage during the soft-start process. DRAMPWROK is logic LOW when DCD2 is shutdown.

8.1.3 VCCAPWROK

VCCAPWROK is an active-HIGH open-drain output signal. The VCCAPWROK pin asserts when the soft-start sequences for all the voltage rails assigned to be on in the S0lx and S0 groups are completed with the delay defined by the DTPWROK bit field in the PWRSEQCFG register (2A_{HEX}; see Table 83) from the first assertion of the last event defined in the SX group (i.e., timing group number 14). VCCAPWROK de-asserts without delay in the S3 state. The nominal voltage of VCCAPWROK is HIGH when asserted and 0V when de-asserted.

8.1.4 COREPWROK

COREPWROK is an active-HIGH dedicated output signal. The COREPWROK pin asserts when the soft-start sequences for all the voltage rails assigned to be on in the S0lx and S0 groups are completed with the delay defined by the DTPWROK bit field in the PWRSEQCFG register (2A_{HEX}; see Table 83) from the first assertion of the last event defined in the SX group (i.e., timing group number 14). COREPWROK de-asserts without delay in the S3 state. The nominal voltage of COREPWROK is VGPIO1 (3.3V) when asserted, 0V when de-asserted. COREPWROK does not de-assert in the S0lx state.

8.1.5 Shallow Sleep State (SLP_S0Ix_B)

SLP S0lx B is an input signal from the SoC indicating Shallow Sleep State. When the SLP S0lx B pin is pulled LOW, the SoC launches the Shallow Sleep State entry task list. All the active SX-type switching regulators are placed in the Power Save Mode as defined for the S0lx state. Prior to initiating the Shallow Sleep State entry, the SoC will program exit VID values for VCC over SVID and communicate Standby State information to the PMIC over I2C

8.1.6 Sleep State 3 (SLP S3 B)

SLP_S3_B is a dedicated input pin for enabling and disabling the low-power Sleep State 3. When SLP_S3_B is pulled LOW, Sleep State 3 is initiated, and all S-type rails are turned off according the timing diagram. Prior to activating this sleep state, the SoC will program the exit VID values for VCC/VNN over SVID and communicate standby state information to the P91E0 via I2C. It is valid when RSMRST_B = 1 (i.e., deasserted) regardless of the SLP S0lx B state. In the previous SoC and PMIC generations, SLP S0lx B is required to be asserted before asserting SLP S3 B LOW. For P91E0 if SLP S3 B=0 (asserted) while SLP S0lx B=1 (de-asserted), then the SX-type rails will be sequenced off first followed by the S-type rails.

8.1.7 Deep Sleep State (SLP_S4_B)

SLP S4 B is a dedicated input pin for enabling and disabling the Deep Sleep State. When pulled LOW, Deep Sleep State is initiated, and all U-type rails are turned off according the timing diagram. Prior to activating the Deep Sleep State, the SoC will program exit VID values for VCC/VNN via SVID and communicate Standby State information to the P91E0 via I2C. SLP S4 B is valid when the pins RSMRST B = 1 (de-asserted) and SLP S3 B = 0 (asserted). If SoC asserts SLP S# signals simultaneously, P91E0 will operate in sequential order following the configuration setting.

8.1.8 Platform Reset (PLTRST B)

Platform reset pin is an input signal from the SoC that indicates the SoC has already come out of reset upon de-assertion (PLTRST_B = 1). The nominal voltage of the PLTRST B pin is 0V when asserted, 1.8V when de-asserted.

8.1.9 Suspend Power-Down Acknowledgement (SUSPWRDNACK)

Suspend Power-Down Acknowledgement is an input signal from the SoC on the SUSPWRDNACK pin telling the PMIC to turn off all A-type rails. It is valid when RSMRST_B = 1 (de-asserted) and SLP_S4 = 0 (asserted). The nominal voltage of SUSPWRDNACK is 1.8V when asserted and 0V when de-asserted.

8.1.10 Interrupt Request (IRQ)

The interrupt request is an output signal generating interrupts to the SoC. It is pulled HIGH when at least one unmasked interrupt bit is set in the IRQLVL1 level 1 interrupt register (02_{HEX}; see Table 142). It is valid when RSMRST_B = 1 (de-asserted). IRQ is pulled HIGH to VPGIO0 (1.8V nominal) and 0V when pulled LOW. The maximum latency from the IRQ detection to the assertion of the IRQ line is 1ms. Refer to section 9.6 for further details.

8.1.11 Thermal Trip (THERMTRIP_B)

THERMTRIP B is an active-LOW dedicated input signal that notifies the P91E0 of an SoC thermal event. The THERMTRIP B pin status is valid when RSMRST $B = 1$ and PLTRST $B = 1$ (de-asserted). The nominal voltage of THERMTRIP B is 0V when asserted, 1.8V when de-asserted. Upon sensing that the THERMTRIP B signal has transitioned LOW, the P91E0 must shut down all rails immediately (hard shutdown, not executing a Cold-Off task list). To avoid spurious detection during power sequencing, the THERMTRIP B signal is only to be sampled if PLTRST B is de-asserted.

8.1.12 Processor HOT (PROCHOT B)

PROCHOT B is an active-LOW, open-drain output signal used to notify the SoC of a thermal event affecting the P91E0, battery, or system. The PROCHOT B pin will be asserted when the P91E0 temperature, battery temperature, or system temperature has crossed the alert thresholds defined in the thermal monitoring section. It is valid when RSMRST_B = 1 and PLTRST_B = 1 (de-asserted). The nominal voltage of PROCHOT_B is 0V when asserted and 1.8V when de-asserted. The SoC must go into a lower power state until the P91E0 thermal event is cleared and the pin is de-asserted.

8.1.13 Shutdown Warning (SDWN B)

The shut-down warning is an output signal sent from P91E0 to the modem as a warning that a system shut-down event is about to take place. During power down task lists, the SDWN B pin is pulled to ground. If the power-down is not initiated, the output signal is pulled HIGH (1.8V).

If the P91E0 enters a catastrophic shutdown condition that would normally bypass a Cold OFF Task List being run, the SDWN B pin is asserted a minimum of 90 us prior to this catastrophic shutdown commencing.

The nominal voltage of SDWN B is 0V when asserted and pulled HIGH to VPGIO0 (1.8V) when de-asserted.

8.2 **SVID Interface**

Table 115. Electrical Characteristics - SVID_CLK, SVID_DIO, SVID_ALERT_B

Conditions unless otherwise specified: $T_A = 25^{\circ}$ C.

Table 116. SVID Signal Group AC Specification

Note: Measure at $0.5 \times$ Vcc, with 30pF test load, Rpu = 85 Ω , and series R = 20 Ω .

Figure 9. Tx Timing (SVID)

8.2.1 Serial Voltage Identification (SVID)

To dynamically adjust the voltage settings of the SoC rails, the SoC communicates with the P91E0 through the SVID interface. The SVID commands comprise 9 bits: 4 MSBs determine the address and 5 LSBs are the command bits. The P91E0 supports 3 SVID-controlled voltage regulators: DCD0, DCD1, and DCD2. The SVID address of each voltage regulator can be changed via OTP setting or an I2C register write.

Table 118. SVID_ID - SVID ID Setting for DCD0/DCD1/DCD2

Note: Green shading indicates that the register values are loaded from the OTP.

8.2.2 Serial Voltage Identification (SVID) Command Set

DCD0, DCD1, and DCD2 implement the VR12.1/IMVP8 SVID protocol. Table 119 lists the SVID command set supported by the P91E0. Note: Refer to Intel's Serial VID (SVID) protocol specification for details.

Table 119. Serial Voltage Identification (SVID) Command Set

8.2.3 VR 12.1 Compatibility

The P91E0 has been developed according to the VR12.0 specification but does support the VR12.1 extension with the IMVP8 features required for the Intel[©] "Apollo Lake" SoC. Table 120 documents the implementation.

Table 120. VR12.1 Compliance

Table 121 lists the SVID register set and the corresponding I2C register supported by the P91E0 for DCD0, DCD1, and DCD2.

For details of SVID specification, refer to Intel's specification.

Table 121. Serial Voltage Identification (SVID) Register Set

Note: See important notes at the end of the table.

[a] For DCD0.

[b] For DCD1.

[c] For DCD2.

9. Control and Monitoring

9.1.1 State Machine

The P91E0 implements a state machine that interprets a very limited "instruction set." Its purpose is to execute basic power sequencing and thermal monitoring tasks from code stored locally without requiring intervention by the hardware or software. This section outlines the functions that the state machine performs.

In the P91E0, power-state transition (power sequencing) related tasks and general purpose analog-to-digital converter tasks are handled concurrently. The intention is to ensure that power sequencing tasks are always handled in a time-deterministic manner (that is, they cannot be delayed by other tasks being requested of the ADC, etc.).

9.1.2 Execution

On power-up, the state machine begins in the Idle State. When an event occurs (the Cold Boot event is set by default), execution of tasks associated with that event are started automatically. Once the end of the task list is reached, the state machine will cease execution and return to the Idle State.

9.2 **Input Power Source Detection**

The P91E0 supports only analog detection of VSYS. The P91E0 can operate with a VSYS rising slew rate up to 5V/ms (measured between 10% and 90% of the target voltage), and rails with DPUs can be enabled when the DPUs' input voltage exceeds their UVLO level.

9.2.1 System Voltage (VSYS) Detection Threshold

A voltage comparator is used to compare the VSYS voltage level to a reference voltage in order to determine whether VSYS is up and valid. The output of the comparator is used to inform the P91E0 of a power state transition between the G3 and SoC-G3 states.

VSYS Risina

When the VSYS level at the comparator rises higher than the reference voltage (including the rising-edge hysteresis), VSYS is considered valid.

VSYS Falling

When the VSYS level at the comparator falls lower than the reference voltage (including the falling-edge hysteresis), VSYS is considered invalid.

The requirements of the VSYSREF analog reference voltage used as the threshold for a valid VSYS are detailed in Table 122. When the P91E0 shuts down due to VSYS falling below VSYSREF_F, i.e., an under-voltage lockout (UVLO) event occurs, the PVIN of the DPUs should be brought below the DPU.UVLO falling level (see the datasheet for the DPU) for a proper restart.

Table 122. VSYSREF Definition

9.3 **Power States**

The PMIC has six defined states that are characterized by the behavior of the platform power rails, SoC sideband signals (COREPWROK, PLTRST_B, SLP_Sx_B), and internal state machine modes. Below is the description of each of the states. See Figure 10 for an illustration.

- G3 State:
	- No valid platform power sources are on.
	- VBAT and VBAK are below VSYSREF_F (see Table 122) for the P91E0's internal logic power rail VPL.
	- This is a true "G3" state. No power is consumed in this state.
- SoC-G3 State:
	- The P91E0's internal logic power rail VPL is powered, either from the RTC backup battery (VBAK > VSYSREF_F), main battery, or an adapter (VSYS > VSYSREF_R).
	- The P91E0 can enter this state with sequential shutdown via Cold OFF events or with immediate shutdown due to critical events. Critical events are DCD0/DCD1 over-voltage events, THERMTRIP events, P91E0 critical temperature shutdowns, and input voltage UVLO events.
- SoC-S0 State:
	- All SoC rails have been powered up.
	- COREPWROK is asserted (LOW to HIGH) by the P91E0. Then PLTRST B is de-asserted (LOW to HIGH) by the SoC. The SoC has begun code execution.
	- The SoC can choose to power up/down any of the "Default Off" rails as software demands.
- SoC-S0Ix State:
	- This is a low-power platform state that is entered and exited as controlled by the sleep state signal SLP_S0lx_B.
	- PLTRST B is de-asserted. COREPWROK is asserted.
	- The temperature monitoring state machine enters the Standby Mode with reduced frequency of temperature measurements.
- \blacksquare SoC-S3 State:
	- This is a low-power platform state that is entered and exited as controlled by the sleep state signal SLP S3 B.
	- PLTRST_B is asserted. COREPWROK is de-asserted.
- SoC-S4 and Soc-S5 States: \blacksquare
	- These are low-power platform states that are entered and exited as controlled by the sleep state signal SLP_S4_B.
	- PLTRST_B is asserted. COREPWROK is de-asserted.
	- The SoC-S4 and SoC-S5 states are identical from a power perspective. The differentiation is that S4 is software determined.

9.3.1 G3 State

In the "G3" state, the P91E0 is completely powered off, and no valid power sources are available on the platform. To enter this state, all power sources (battery and adapter) must have been removed from the system.

In this state, no rails are in regulation. No P91E0 logic is active. In this state, the device appears to be "off" to the user.

Exiting from this state is triggered by the application of a valid power source. Transitions out of this state are summarized in Table 123.

Table 123. G3 State Transition Table

9.3.2 SoC-G3 State

By default, in the SoC-G3 State, the only system rail present is VPL, which is an internal standby rail powering the battery-backed logic.

The events causing a transition out of the SoC-G3 State are shown in Table 124.

Table 124. SoC-G3 State Transition Table

9.3.3 SoC-S0 State

In the SoC-S0 State, the P91E0 has completed bringing up the platform and released the SoC from reset. In this state, the behavior of the P91E0 state machines can be directly modified and controlled by the SoC via commands issued over the I2C and SVID interfaces. In this state, the device will appear "on" to the user.

The events causing a transition out of the SoC-S0 State are shown in Table 125.

Table 125. SoC-S0 State Transition Table

9.3.4 Shallow Sleep State (SoC-S0lx)

The P91E0 supports three possible standby states: SoC-S0lx (Shallow Sleep State), SoC-S3 (Sleep State), and SoC-S4/S5 (Deep Sleep State). Each of these states represents a different level of SoC standby, with SoC-S0lx being the "shallowest" sleep state (highest consumed power) and SoC-S4/S5 being the "deepest" sleep state (lowest consumed power). Each of these three sub-states has its own entry task list, required because of the different states of power rails in each.

Entering and exiting each SoC-S0lx state is controlled by a signal that is delivered to the P91E0 by the SoC via a dedicated physical pin SLP SOIx B.

- Rails that are on:
	- Rails that are on are shown in the power sequencing diagrams (see Figure 11)
	- Switching regulators can be placed in Power-Save Mode (PFM)
	- Internal PMIC rails are on
- Interfaces available:
	- SVID is ON in SoC-S0lx State
	- I2C is ON in SoC-S0Ix State
- Input source comparators and interrupts are active. \blacksquare
- All P91E0 registers are powered with states retained.
- Thermal monitoring of the P91E0 is disabled.

The events causing a transition out of the SoC-S01x state are shown in Table 126.

Table 126, SoC-S0Ix State Transition Table

$9.3.5$ **Sleep Mode State (SoC-S3)**

The entering and exiting of each of the SoC-S3 states is controlled by a signal that is delivered to the P91E0 by the SoC via a dedicated physical pin SLP_S3_B.

- Rails that are on:
	- Rails that are on are shown in the power sequencing diagrams (see Figure 11)
	- Switching regulators can be placed in Power-Save Mode (PFM)
	- Internal PMIC rails are on
- Interfaces available:
	- SVID is OFF in SoC-S3 State.
	- I2C is OFF in SoC-S3 State.
- Input source comparators and interrupts are active. \blacksquare
- All registers are powered with states retained. \blacksquare
- Thermal monitoring of the PMIC is disabled.

The events causing a transition out of the SoC-S3 State are shown in Table 127.

Table 127. SoC-S3 State Transition Table

$9.3.6$ Deep Sleep State (SoC-S4/S5 State)

Entering and exiting each of the SoC-S4/S5 states is controlled by a signal that is delivered to the P91E0 by the SoC via the dedicated physical pin SLP_S4_B.

- Rails that are on:
	- Rails that are on are shown in the power sequencing diagrams (see Figure 11)
	- Switching regulators can be placed in Power-Save Mode (PFM)
	- Internal PMIC rails are on

- Interfaces available:

- SVID is OFF in SoC-S4/S5 State.
- I2C is OFF in SoC-S4/S5.
- Interrupts are active. \blacksquare
- All registers are powered with states retained. \blacksquare
- Thermal monitoring of the PMIC is disabled. \blacksquare

The events causing a transition out of the SoC-S4/S5 State are shown in Table 128.

Table 128. Deep Sleep Mode (SoC-S4/S5) State Transition Table

9.4 **Power State Transitions**

The following is a summary of the 10 power state transitions defined for the P91E0-I5 as an example. The P91E0-I5 is OTP-configured for the Intel® Leaf Hill CRB.

- Cold Boot
- Warm Reset
- Enter Standby SoC-S0Ix
- Exit Standby SoC-S0lx
- Enter Standby SoC-S3
- Exit Standby SoC-S3
- Enter Standby SoC-S4/S5
- Exit Standby SoC-S4/S5
- Cold OFF
- Modem Reset

Some of these state transitions are triggered by hardware events, such as the power button being pressed or power source insertion. Other transitions are gated by signals such as SLP_S0lx_B, SLP_S3_B, SLP_S4_B and SUSPWRDNACK, usually connected to the SoC.

The behaviors associated with each of these state transitions are stored in the P91E0's power sequencing state machine. The following sections discuss the trigger sources of each transition and the default sequencing behavior during each.

The voltage rails are classified in the following categories, which are used to simplify the power state transition (power sequencing) diagrams:

- \blacksquare SUS rails (A rails): DCD4 (3.3V), DCD1* (1.0V), DCD5 (1.8V), and DCD6 (V1.25A). They remain on in the SoC-S4/S5 state. They are turned off in the SoC-G3 state.
- U rails: DCD2 (VDDQ), LDO5 (VTT). This rail remains on in SoC-S3 state and is turned off in SoC-S4/S5 state.
- S rails: These include LDO6 (2.8V), LDO0 (1.2V), and LDO1 (1.2V). They remain on in the SoC-S0lx state. They are turned off in the SoC-S3 state.
- SX rails: DCD1* (1.0V), DCD3 (1.05V), and DCD0[†] (0V). It is on in SoC-S0 state, and it is turned off in the SoC-S0lx state.

† Note that DCD0's VBOOT is set to 0V and the output voltage is expected to change according to the DCD0_VID command through SVID or I2C.

Note that register 10_{HEX} bit[1] (DCD1 TYPE EXIT) is set to 1 to enable the exit sequence. DCD1 starts as an A-type rail and remains as an A-type rail until RSMRST_B and PLTRST_B are both asserted. Once assertion of both signals is detected, DCD1 changes to an SX-type rail and remains as an SX-type rail until the system is reset.

- Default ON rails: VRs that are turned on during the COLD BOOT by the power sequencing state machine. \blacksquare
- Defaults OFF rails: VRs that are not turned on during the COLD BOOT by the power sequencing state machine. They are managed by \blacksquare the SoC. Their on/off status depends on a platform device or other conditions.
- The accuracy of the built-in timer is $+/-20\%$. ٠

GRP10
GRP14 GRP14 GRP7
GRP8
GRP9 GRP14 GRPO GRPO
GRP1 GRPO
GRP2
GRP3 GRP1
GRP1
GRP3
GRP4
GRP5 GRP7 Rail name PWRBTNIN# PMIC_EN DCD4 DCD₅ DCD₆ $Td3 -$ RSMRST# $Td4 \rightarrow$ **SLP_S4#** DCD₂ LDO5 EN₆ EN₈ $Td4$ SLP_S3# **V_{IH}** EN4 EN3 EN₅ LDO6 EN7 EN9 LDO₀ LDO1 Fd4 ₹ Г SLP_SOIX# DCD1* $DCD3$ DCD₀+ Td5 **VCCAPWROK** .
11P8_A Td6 **COREPWROK Input Signals Status Outputs** Control Signals SoC-S4/S5 state SoC-S3 state SoC-SOIx state SoC-SO state **DCD1 TYPE EXIT** Type A Type U Type S Type SX

Figure 11. Power-Up Sequence Timing Diagram for P91E0-15 Rev. H

Figure 12. Power-Down Sequence Timing Diagram for P91E0-15 Rev. H

9.4.1 Cold Boot

A Cold Boot sequence is followed whenever the P91E0 is fully turning on the system from a powered-down state. As such, a Cold Boot sequence begins at the SoC-G3 State and terminates at the SoC-S0 State. Once all of the rails are on, the COREPWROK signal will assert and the PLTRST_B will de-assert. This will effectively turn on the SoC in order for it to begin executing code and controlling the system.

During this state transition, one or more of the sleep signals (SLP_Sx_B) could be asserted at some point in time. The VRs that are turned on during the transition should not be put in low-power mode even if some of the sleep signals may still be asserted since the end state of cold boot is SoC-S0 state.

During this state transition, the SoC rails are sequenced in an order critical to SoC operation. In addition, the rails are turned on one at a time in a ramp-rate controlled manner (voltage slew rate limited) in order to avoid battery in-rush current situations that could cause shut-down events.

All the triggers listed in Table 129 will cause the P91E0 to bring up the SUS rails (A rails). After that, signals from the SoC (SLP S4 B, SLP S3 B, SLP S0lx B) are needed for the P91E0 to complete the Cold Boot sequence.

Table 129. Cold Boot Triggers

9.4.2 Warm Reset

A Warm Reset resets the SoC as well as the I2C and SVID interfaces in the P91E0. Configuration registers are not reset to defaults (unless explicitly defined otherwise).

During a Warm Reset, only the PLTRST_B pin from the SoC is toggled. All rails remain in regulation during the reset.

Table 130. Warm Reset Triggers

9.4.3 Shallow Sleep State S01x (SLP_S01x_B)

SLP_S0lx_B is an input signal from the SoC initiating the Shallow Sleep State. In this mode, the P91E0 consumes the highest power among the sleep states. When SLP_S0lx_B is pulled LOW, the SoC launches the Shallow Sleep State entry task list and the SX-type rails are turned off. Prior to initiating the Sleep Mode entry, the SoC will program the exit VID values for VCC (DCD0) via SVID and communicate Standby State information to the PMIC via I2C.

When SLP_S0lx_B is pulled HIGH (with SLP_S3_B, SLP_S4_B, and RSMRST_B already HIGH), the P91E0 exits the Shallow Sleep State. The SX-type rails are turned on. The VCC rail will be turned on by SVID commands (not by SLP S0lx B). During the Cold Boot sequence or waking from deeper sleep modes, an SLP_S0lx_B HIGH signal is valid if both the SLP_S3_B pin and the SLP_S4_B pin are connected to logic HIGH. It is valid when the RSMRST B pin = 1.

Table 131. Enter and Exit SoC-S0lx Triggers

9.4.4 Sleep Mode State S3 (SLP_S3_B)

SLP S3 B is a dedicated input pin for enabling and disabling the low-power Sleep Mode State. When SLP S3 B is pulled LOW, Sleep State is initiated and all the S-type power rails are turned off according to the programmed timing. If SLP SOIx B is HIGH when SLP S3 B is pulled LOW, the SX-type rails will turn off prior to the S-type rails turning off. Prior to activating the Sleep Mode, the SoC will program exit VID values for VCC/VNN over SVID and communicate standby state information to the P91E0 via I2C.

When SLP S3 B is pulled HIGH (with SLP S4 B and RSMRST B already HIGH), the P91E0 exits the low-power Sleep Mode State. The S-type rails are turned on. During the Cold Boot sequence or waking from deeper sleep modes, an SLP_S3_B HIGH signal is valid if SLP_S4_B is connected to logic HIGH. It is valid when the RSMRST \overline{B} pin = 1.

Table 132. Low-Power Sleep Mode State Entry and Exit

9.4.5 Deep Sleep State S4/S5 (SLP_S4_B)

SLP S4 B is a dedicated input pin for enabling and disabling the Deep Sleep State. When SLP S4 B is pulled LOW (with SLP S3 B already LOW), Deep Sleep State is initiated, and all the U-type rails are turned off according to the programmed timing sequence. Prior to activating the deep sleep mode, the SoC will program exit VID values for VCC/VNN over SVID and communicate standby state information to the P91E0 via I2C. It is valid when the RSMRST_B pin = 1 (de-asserted) and SLP_S3_B=0 (asserted).

When SLP S4 B is pulled HIGH (with RSMRST B already HIGH), the P91E0 exits the Deep Sleep State. The U-type rails are turned on. During the Cold Boot sequence or waking from deeper sleep modes, an SLP_S4_B HIGH signal is valid when the RSMRST_B pin = 1 (de-asserted).

Table 133. Deep Sleep State Entry and Exit

9.4.6 Cold OFF

A Cold OFF, through either a SoC request or a system event, puts the P91E0 in the "Mechanical Off" state. The system remains in this state until the power button is pressed, PMIC EN is pulled HIGH, or VSYS is removed.

Table 134. Cold OFF Triggers

9.4.7 Modem Reset

A Modem Reset task list is initiated by setting the MODEMRSTSEQ bit in the MODEMCTRL register (see Table 138). (The MODEMOFF bit in the same register directly controls the status of the MODEM_OFF_B output pin, but does not launch this task list.)

Table 135. Modem Reset Triggers

The Modem Reset task list toggles the Shutdown Warning (SDWN B pin) and MODEM OFF B pins, implementing appropriate (modemspecific) delay timings. The default behavior for the Modem Reset task list is illustrated in Figure 13.

Figure 13. Modem Reset Sequence Timing Diagram

Notes:

- \blacksquare SDWN_B LOW to MODEM_OFF_B LOW delay time: 400µs to 800µs.
- MODEM_OFF_B LOW duration > 14ms. п
- MODEM_OFF_B HIGH to SDWN_B HIGH delay time > 5ms. Ξ

9.5 PMIC Resets

The following table summarizes the reset sources for the P91E0.

Table 136. PMIC Reset Sources

9.5.1 Mode

The Mode register can be written to by the SoC to manually control the P91E0's critical turn off and reset.

Table 137. Mode - Mode Control Register

9.5.2 MODEMCTRL

The MODEMCTRL register can be written to by the SoC to manually control the MODEM_OFF_B pin or to launch a Modem Reset task list.

Table 138. MODEMCTRL - Modem Control Register

Note: A write must only set one bit. Action is taken immediately.

9.5.3 Reset Source Indicators

The PMIC contains two registers that are intended to store the cause of a shutdown or reset for FW to interrogate on next startup. These registers are backed up by the backup battery so that on the next boot, software can determine the cause of the previous shutdown even if the battery was removed and replaced. These bits are write-1-to-clear.

If the RESETSRC registers are not cleared by the SoC, stale bits (from past resets) will auto-clear. This is to ensure that between RESETSRC0 and RESETSRC1, only the most recent reset reason is flagged for SW.

Table 139. Reset Source Register 0

Table 140. Reset Source Register 1

Note: Green shading indicates that the register values are loaded from the OTP.

9.5.4 Wake Source Indicator

The P91E0 has a register for storing the cause of a wake event, so that the software can determine why the system was awaken from Cold OFF. These bits are write-1-to-clear.

If the WAKESRC register is not cleared by the SoC, stale bits (from past wakes) will auto-clear. This is to ensure that only the most recent wake reason is flagged for software.

Table 141. Wake Source Register

9.6 **Interrupting the SoC**

See section 8.1.10 for a general description of the interrupt request.

When the P91E0 needs to interrupt the SoC, it asserts the IRQ line. The following sequence illustrates the interrupt handling flow:

- 1. A P91E0 event occurs, which sets the level 2 (see Table 144) and level 1 (IRQLVL1; see Table 142) I2C register flags. In response to an unmasked flag being set in IRQLVL1, the P91E0 interrupts the SoC by asserting the IRQ line. This IRQ line is connected to an interruptible GPIO pin at the SoC.
- Because the IRQ was set, the SoC reads the P91E0's level 1 and level 2 interrupt registers via I2C, determining the cause of the interrupt. $2₁$
- 3. The SoC clears the interrupt event in the P91E0 via a register write to the level 2 interrupt register via I2C.
- 4. If IRQLVL1 has all unmasked interrupts cleared, the P91E0 de-asserts the IRQ signal, signaling that the interrupt has been handled.
- The maximum latency from the IRQ detection to the assertion of the IRQ line is 1ms. 5.

The P91E0 may assert the IRQ line due to two separate events occurring simultaneously. It is the responsibility of the SoC to read all the interrupt registers and assign proper priority to handling the events.

9.7 Interrupt Request (IRQ) Control Unit

The interrupt control unit maintains the state of the level 1 IRQ tree and is responsible for asserting and de-asserting the P91E0's IRQ pin to the application SoC. It contains status bits for interrupts from all the second-level sub-blocks as well as the power button.

9.7.1 Interrupt Descriptions

If unmasked, the level 2 interrupts will propagate to the appropriate level 1 interrupt bit, as described below. If the level 1 interrupt is unmasked, it will propagate to the IRQ pin, which will remain HIGH as long as unmasked interrupts have not been cleared.

9.7.2 Level 1 Interrupts (IRQLVL1)

The IRQ interrupt indicator to the SoC, IRQ, is transmitted from the IRQ pin of the P91E0 to a GPIO pin of the SoC. Causes of the interrupts are investigated by the SoC by reading the IRQ status registers via I2C. The P91E0 interrupt scheme contains two levels. The level 1 interrupt register contains 7 IRQ bits and indicates which P91E0 sub-block triggered the interrupt. One bit is dedicated to each of the interrupt-causing PMIC sub-blocks. For all units, the level 2 interrupt registers indicate the specific interrupt triggers for each sub-block. A masking system is provided to enable or disable specific interrupt handlers.

If any bits are set in the first-level IRQ mask, the assertion of an interrupt from the masked sub-block(s) will not cause an assertion of the IRQ signal, nor will it set the associated level 1 IRQ bit. By limiting the level 1 IRQ bits set to only those that are unmasked, this disambiguates the dispatching of interrupts.

Level 1 IRQ bits cannot be directly cleared; they are implicitly cleared by clearing all unmasked level 2 IRQ bits. When all unmasked level 1 IRQ bits are implicitly cleared (all unmasked level 2 interrupts are directly cleared), the IRQ pin is de-asserted.

Table 143. MIRQLVL1 - Level 1 Interrupt Mask Register

9.8 **Second-Level Interrupts**

While level 1 interrupt bits inform the interrupt handler of which sub-block interrupted, level 2 interrupt registers/bits provide the interrupt handler with the specific nature of the block's interrupt event.

If any bits are set in a level 2 interrupt mask, then the appropriate level 2 interrupt bit is prevented from asserting the level 1 interrupt bit for the corresponding sub-block, nor will the bit become set. (Only unmasked level 2 interrupt bits can be set).

Interrupt bits are write-1-to-clear. This includes all level 2 interrupt register locations and the power-button interrupt bit. The IRQ signal will not be de-asserted until all unmasked interrupt bits are cleared.

First-Level Related Status Bit INT Name Register Source Interrupt **DESCRIPTION VSYS VSYSIRQ ADC ADC** This indicates that VSYS is out of range ("invalid"). **VRFAULT VRIRQ ADC VR** This indicates that a VR over-voltage or over-current fault has occurred. The VR fault interrupt will reset to 0 on Cold OFF. **PMICALRT** THRMIRO Thermal **THRM** Set by the thermal state machine when a PMIC die $\overline{}$ Control Unit temperature thermal alert occurs. **ADCIRQ** ADC2ALRT **ADC ADC** Set by the thermal state machine when a system voltage 2 alert occurs. ADC1ALRT **ADCIRO** ADC. ADC. Set by the thermal state machine when a system voltage $\overline{}$ 1 alert occurs. **ADC0ALRT ADCIRO** ADC ADC. Set by the thermal state machine when a system voltage 0 alert occurs. **SYSTEMP ADCIRO ADC ADC** Bit is set when a SYSTEMP conversion completes and the GPADCREQ:IRQEN bit (see Table 149) was set when the request was made. **GPIO GPIO GPIOIRQ GPIO DIN** Each GPIO pin can be configured as an input with a programmable interrupt edge for rise, falling, or both. See the GPIOCTLIx registers (see Table 89) for INTCNT settings. This interrupt is triggered when the conditions set in the GPIOCTLIx registers have been met. The status of the GPIO input can be verified by reading the DIN bit from the GPIOCTLIx register.

Table 144. Level 2 Interrupt Registers

9.9 **GPIO IRQ Registers**

Table 145. GPIO0 Interrupt Register

Table 146. GPIO1 Interrupt Register

Table 147. GPIO0 Interrupt Mask Register

Table 148. GPIO1 Interrupt Mask Register

9.10 **General Purpose ADC (GPADC)**

The general purpose ADC (referred to as GPADC or ADC) is used for die temperature, current, and voltage measurements. It is managed at a hardware level by the ADC state machine, similar to how rail transitions sequences are handled. The state machine performs ADC operations (regular readings of the die temperature, currents, and voltages, which are programmed in registers) and may be modified by the SoC after boot and initialization. The state machine for the GPADC is distinct from any other state machine (such as the one for power sequence controlling boot flow). This prevents the management of lengthy ADC transactions from blocking time-critical power sequencing tasks.

The GPADC can perform the following task lists:

- Repeated (on-going) VR current acquisition (initiated via timer defined by VRIMONCTL; see Table 171
- SoC-requested die temperature acquisition (initiated via GPADCREQ; see Table 149) \blacksquare
- SoC-requested VR current acquisition (initiated via GPADCREQ) \blacksquare
- SoC-requested voltage measurements on ADC[2:0] inputs

The following section describes the interaction between the I2C control registers, ADC state machine, SRAM, and ADC hardware to perform temperature monitoring and GPADC acquisition.

9.10.1 GPADC Read Requests

The SoC can manually add GPADC read requests to the ADC queue whenever there is free instruction space in the queue and the BUSY bit in the GPADCREQ register is cleared (see Table 149). Manual GPADC requests are initiated by setting the appropriate bit in the GPADCREQ register. In response to this bit being set, the corresponding tasks are performed in the ADC.

When the queue fills, the BUSY bit is set, and the SoC cannot trigger any additional ADC task lists until the queue has room. The P91E0 hardware enforces that no additional commands are written by ignoring any requests from the SoC.

If the SoC sets the IRQEN bit in the GPADCREQ register, the PMIC will interrupt the SoC when the requested ADC task list is complete (via the ADCIRQ register; see Table 150).

When using the IRQ functionality with the ADC measurements, it is recommended to start only one type of measurement with the GPADCREQ register: VSYS, VRI, or ADC. The corresponding mask bit in the MADCIRQ register (see Table 151) must be unmasked (cleared), while all other flags must be masked (set).

The GPADCREQ register is defined in Table 149.

Table 149. GPADC Conversion Request Register

Table 150. GPADC Interrupt Register

Table 151. GPADC Interrupt Mask Register

When a GPADC conversion is performed, results are stored in a series of registers which are dedicated to specific channels. (*RSLT registers). These result registers are detailed in Table 152. To enable the DOUT for GPIO10, GPIO11, and GPIO12, write 41_{HEX} to registers 2D_{HEX}, 2E_{HEX}, and 2F_{HEX}.

Table 152. ADC and Monitoring Registers - Upper Register

Register Name	R/W	D7	D ₆	D ₅	D4	D3	D ₂	D ₁	D ₀	Initial Value	Address
ADCRSLT0H	R	RSVD							ADC0[9:8]	00 _{HEX}	74 _{HEX}
ADCRSLT1H	R		RSVD						ADC1[9:8]	00 _{HEX}	76 _{HEX}
ADCRSLT2H	R	RSVD							ADC2[9:8]	00 _{HEX}	78 _{HEX}

Table 153. ADC and Monitoring Registers - Lower Register

Table 154. System Thermal Alert Register ADC0 - Upper Register

Table 155. System Thermal Alert Register ADC0 - Lower Register

Table 156. System Thermal Reset Register ADC0

Table 157. System Thermal Alert Register ADC1 - Upper Register

Table 158. System Thermal Alert Register ADC1 - Lower Register

Table 159. System Thermal Reset Register ADC1

Table 160. System Thermal Alert Register ADC2 - Upper Register

Table 161. System Thermal Alert Register ADC2 - Lower Register

Table 162. System Thermal Reset Register ADC2

Table 163. THRM_STAT_CFG - Thermal Status Configuration

Table 164. THRMRSLTH - Thermal Result Register High (MSB)

[a] The value depends on the operating conditions.

T \mathbf{r}

[a] The value depends on the operating conditions.

The die temperature of the PMIC is calculated using Equation 1.

TJ conversion formula

$$
T_J = DIFTEMP[9:0] \times \left(\frac{180}{143}\right) - 154.6
$$
, °C

Table 166. VSYSRSLTH - VSYS Result Register High (MSB)

Table 165. THRMRSLTL - Thermal Result Register Low (LSB)

Table 167. VSYSRSLTL - VSYS Result Register Low (LSB)

The actual VSYS voltage is calculated as follows:

VSYS Conversion Formula

VSYS = VSYS[9:0] \times $\left(\frac{14}{3}\right) \times \left(\frac{1.2}{1024}\right)$ in V

Equation 2

Equation 1

9.11 **VR Current Monitoring**

The P91E0 monitors DCD0, DCD1, DCD2, DCD5, and DCD6 switching regulator output currents and the corresponding I2C and SVID registers for current readings are shown below in volts. The output current reading of a regulator is valid and is proportion to the output current when it operates in PWM Mode and is calibrated for the number of DPUs, inductance value, and input/output voltages.

Voltage		I2C Register		SVID Register		
Rails	lout h	I OUT L	SVID Rails Address	lout (hex)		
DCD ₀	84 HEX	85 HEX	SVID ID DCD0	15 HEX $[a]$		
DCD ₁	86HEX	87 _{HEX}	SVID ID DCD1	15 HEX $[a]$		
DCD ₂	8CHEX	8D _{HEX}	SVID ID DCD2	15 HEX $[a]$		
DCD ₅	88 HEX	89 HEX	N/A	N/A		
DCD ₆	8A _{HEX}	8B _{HEX}	N/A	N/A		

Table 168. Voltage Rails and Corresponding Result Register

[a] The reading of the output current (lour) of DCD0, DCD1, and DCD2 using SVID is done by reading the SVID register 15HEX (see Table 121). Which regulator is read is determined by the SVID address, which is part of the SVID command.

Table 169. IOUT_H - Current Result Register High (MSB)

Table 170. IOUT_L - Current Result Register Low (LSB)

Normally, the regulators defined above are monitored in the SoC-S0 State. The output current is filtered and measured every 0.5ms (default). In sleep modes (standby modes), the frequency of measurement is set by VRIFRQS[1:0] bit field in the VRIMONCTL register (see Table 171). The VRIMONCTL control register provides the flexibility to enable/disable this function, define Active/Standby Mode, and set the measurement frequency.

The result registers for VR current measurements can be defined in the same manner as the other result registers in the previous section. They are listed in the GPADC register requirements table.

Table 172. VR Current Monitor Mode Set Register

Register Name	R/W	D7	D6	D ₅	D4	D ₃	D ₂	D ₁	D ₀	Initia	Address
VRI MODE	R/W	RSVD		TYPE [1:0] VRI			RSVD	30 _{HEX}	E3HEX		

Thermal Monitoring 9.12

The P91E0 is capable of monitoring the PMIC die temperature via an internal temperature measurement circuit. To provide flexibility, the THRMMONCTL control register is defined (see Table 173) to let the user enable/disable this function, define Active/Standby Mode, and set the measurement frequency.

The THRMMONCTL register is the master control for the timer-based thermal monitoring state machine.

Table 173. Thermal Monitor Control Register

Register Name	R/W	D7	D ₆	D5	D4	D3	D ₂	D ₁	D ₀	Initial Value	Address
THRMMONCTL	R/W		RSVD		MODE	TEMPFRQS	TEMPFRQA[1:0]		THRMEN	15 HEX	8EHEX

Table 174. Thermal Monitor Mode Register

9.13 **Thermal Alerts**

The P91E0 supports the capability to alert the SoC if the die temperature measurement value in D[1:0] of the THRMRSLTH register (two mostsignificant bits; see Table 164) combined with the THRMRSLTL register (lower 8 bits; see Table 165) is more than or equal to the configurable threshold value set by D[1:0] in the DIE THRMALRTH register (two most-significant bits; see Table 175) combined with the DIE THRMALRTL register (lower 8 bits; see Table 176). Depending on the settings in the THRMMONCTL control register (see Table 173), an internal timer initiates a die temperature measurement every 5, 10, or 30 seconds. After each measurement, the value is compared with the threshold setting. If the measured value is more than the threshold value, an alert condition has been detected. There are two actions that the P91E0 could initiate:

- Assert the PROCHOT_B pin (from HIGH to LOW). This pin notifies the SoC of a thermal event affecting the P91E0. This functionality is enabled by setting the PROCHOT EN bit D[7] to 1 in the DIE_THRMALRTH register. When this enable bit is LOW, the PROCHOT B pin remains HIGH, even if the die temperature exceeds the threshold value.
- Generate an interrupt request by asserting the IRQ pin (from LOW to HIGH). The IRQ EN bit in the PMIC Die Temperature Threshold \blacksquare Register High (see Table 175) must be set to 1 and the interrupts must be enabled by the SoC or other device clearing the corresponding bits in the first-level IRQ mask (MIRQLVL1 register; see Table 143) and the second-level MTHRMIRQ register (see Table 180). The IRQ pin stays asserted, even if the alert condition is no longer present. The SoC must clear the second-level interrupt register by writing logic 1 to the PMICALRT bit in THRMIRQ (see Table 179). The STHRMIRQ thermal monitor status register (see Table 181) is updated according to the current measured die temperature and is automatically cleared once the die temperature is outside the alert zone.

To avoid multiple assertions of the PROCHOT B and the IRQ pins, when the die temperature is close to the threshold value, there is a configurable hysteresis, which determines the lower end of the alert zone. The upper end is determined by the die threshold value. The DIETEMP HYS[3:0] bit field is located in the DIE_THRMALRTH register.

The operation of the thermal alerts of the P91E0 is shown in Figure 14.

Figure 14. Thermal Alerts

In addition to prescribing the ADC threshold for triggering an alert, there is also a register to set a die temperature threshold (DIE_THRMALRTH), and it can be configured to assert PROCHOT B if the die temperature equals or exceeds the set temperature. The DIE_THRMALRTH register (see Table 175) includes a 4-bit field hysteresis (DIETEMP HYS[5:2]), which defines hysteresis for the thermal alert. A hysteresis value is used to avoid spurious interrupt assertions when temperatures hover near the alert threshold.

When a thermal event is triggered for a particular sensor, the P91E0 takes the following actions:

- Sets the appropriate bit in the 2nd level thermal interrupt register (THRMIRQ) \blacksquare
- Setting this bit, in turn, sets the 1st level interrupt bit, triggering an interrupt to the SoC over the INT pin. \blacksquare
- Sets or clears (depending on ADC count) the appropriate status register in the STHRMIRQ status register. \blacksquare

The level 2 interrupt register for the thermal monitoring state machine, THRMIRQ, is defined in Table 179.

Table 175. PMIC Die Temperature Alert Threshold Register High

Table 176. PMIC Die Temperature Alert Threshold Register Low

[a] The value D1_{HEX} = 11010001_{BIN} corresponds to alert threshold 108°C (see Equation 1 for the relationship between the register value and temperature).

Table 177. PMIC Die Temperature Warning Threshold Register High

Table 178. PMIC Die Temperature Warning Threshold Register Low

Table 179. Thermal Monitor Interrupt Register

Table 180. Thermal Monitor Interrupt Mask Register

The thermal interrupt status register, STHRMIRQ is defined in Table 181. If an alert condition is removed, the status bit will clear. However, the interrupt generated (D[3] in the THRMIRQ second-level interrupt register; see Table 179) will persist until cleared by the SoC.

10. Register Map

Note: Addresses 03HEX, 0FHEX, 32HEX, 3AHEX, 6EHEX, 6FHEX, 73HEX, 83HEX, 91HEX, 92HEX, 93HEX, 96HEX, 98HEX, 9BHEX, A2HEX, A3HEX, E5HEX, and FFHEX are registers for internal debug use.

11. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

https://www.idt.com/document/psc/100-ggfn-package-outline-drawing-90-x-90-x-085-mm-body-epad-510-x-510-mm-05065mm-pitch $nhq100p1$

12. Marking Diagram

 \bullet COO

Line 1: IDT

Line 2: Part number

- $-$ "-\$\$" = specific configuration
- """ $ppp"$ = package type

Line 3:

- \blacksquare "S" = device stepping
- "YYWW" is the last digit of the year and week that the part was assembled.
- $'A'' =$ assembly location

Line 4: COO denotes the lot number.

13. Ordering Information

14. Revision History

100-GQFN Package Outline Drawing

9.0 x 9.0 x 0.85 mm Body, Epad 5.10 x 5.10 mm, 0.50/65mm Pitch NHG100P1, PSC-4488-01, Rev 02, Page 1

100-GQFN Package Outline Drawing

9.0 x 9.0 x 0.85 mm Body, Epad 5.10 x 5.10 mm, 0.50/65mm Pitch NHG100P1, PSC-4488-01, Rev 02, Page 2

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA. 3-2-24 Tovosu. Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Management Specialised - PMIC](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/power-management-specialised-pmic) *category:*

Click to view products by [Renesas](https://www.xonelec.com/manufacturer/renesas) *manufacturer:*

Other Similar products are found below :

[FAN7710VN](https://www.xonelec.com/mpn/onsemiconductor/fan7710vn) [SLG7NT4081VTR](https://www.xonelec.com/mpn/silego/slg7nt4081vtr) [SLG7NT4192VTR](https://www.xonelec.com/mpn/silego/slg7nt4192vtr) [AS3729B-BWLM](https://www.xonelec.com/mpn/ams/as3729bbwlm) [MB39C831QN-G-EFE2](https://www.xonelec.com/mpn/infineon/mb39c831qngefe2) [LV56841PVD-XH](https://www.xonelec.com/mpn/onsemiconductor/lv56841pvdxh) [L9781TR](https://www.xonelec.com/mpn/stmicroelectronics/l9781tr) [P91E0-](https://www.xonelec.com/mpn/renesas/p91e0i5nhgi) [I5NHGI](https://www.xonelec.com/mpn/renesas/p91e0i5nhgi) [S6AE102A0DGN1B200](https://www.xonelec.com/mpn/infineon/s6ae102a0dgn1b200) [L9916](https://www.xonelec.com/mpn/stmicroelectronics/l9916) [AP4306BUKTR-G1](https://www.xonelec.com/mpn/diodesincorporated/ap4306buktrg1) [SLG7NT4198V](https://www.xonelec.com/mpn/silego/slg7nt4198v) [NCP392CSFCCT1G](https://www.xonelec.com/mpn/onsemiconductor/ncp392csfcct1g) [LPTM21L-1ABG100I](https://www.xonelec.com/mpn/lattice/lptm21l1abg100i) [ISL69234IRAZ-](https://www.xonelec.com/mpn/renesas/isl69234irazt)[T](https://www.xonelec.com/mpn/renesas/isl69234irazt) [ISL69259IRAZ](https://www.xonelec.com/mpn/renesas/isl69259iraz) [ISL69228IRAZ](https://www.xonelec.com/mpn/renesas/isl69228iraz) [ISL69269IRAZ](https://www.xonelec.com/mpn/renesas/isl69269iraz) [TPS53679RSBR](https://www.xonelec.com/mpn/texasinstruments/tps53679rsbr) [AXP813](https://www.xonelec.com/mpn/allwinnertech/axp813) [FAN53870UC00X](https://www.xonelec.com/mpn/onsemiconductor/fan53870uc00x) [FDMF5085](https://www.xonelec.com/mpn/onsemiconductor/fdmf5085) [HPM10-W29A100G](https://www.xonelec.com/mpn/onsemiconductor/hpm10w29a100g) [NCV97311MW50R2G](https://www.xonelec.com/mpn/onsemiconductor/ncv97311mw50r2g) [WL2868C-20/TR](https://www.xonelec.com/mpn/willsemiconductor/wl2868c20tr) [TLE9263-3BQX](https://www.xonelec.com/mpn/infineon/tle92633bqx) [TLE9263QX](https://www.xonelec.com/mpn/infineon/tle9263qx) [TEA2017AAT/2Y](https://www.xonelec.com/mpn/nxp/tea2017aat2y) [LP2998MAX](https://www.xonelec.com/mpn/texasinstruments/lp2998max) [TPS65177ARHAR](https://www.xonelec.com/mpn/texasinstruments/tps65177arhar) [LTC4359HMS8#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4359hms8trpbf) [LTC4417IUF#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4417iuftrpbf) [LTC4357MPMS8#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4357mpms8trpbf) [AXP717](https://www.xonelec.com/mpn/xpowers/axp717) [SQ24806AQSC](https://www.xonelec.com/mpn/silergy/sq24806aqsc) [RK805-2](https://www.xonelec.com/mpn/rockchip/rk8052) [MFS2633AMBA0AD](https://www.xonelec.com/mpn/nxp/mfs2633amba0ad) [MP5496GR-0001-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp5496gr0001z) [MP5515GU-Z](https://www.xonelec.com/mpn/monolithicpowersystems/mp5515guz) [LTC4357HMS8#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4357hms8trpbf) [LTC4353CMS#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4353cmstrpbf) [AD5522JSVUZ-RL](https://www.xonelec.com/mpn/analogdevices/ad5522jsvuzrl) [LTC4352CMS#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4352cmstrpbf) [LTC4417CUF#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4417cuftrpbf) [LTC4359HDCB#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4359hdcbtrpbf) [LTC4359CMS8#TRPBF](https://www.xonelec.com/mpn/analogdevices/ltc4359cms8trpbf) [LT4321IUF#TRPBF](https://www.xonelec.com/mpn/analogdevices/lt4321iuftrpbf) [EG1615](https://www.xonelec.com/mpn/eg/eg1615) [EG8026](https://www.xonelec.com/mpn/eg/eg8026) [TC1017-2.5VLTTR](https://www.xonelec.com/mpn/microchip/tc101725vlttr)