R1LV0208BSA

2Mb Advanced LPSRAM (256k word x 8bit)

Description

The R1LV0208BSA is a family of low voltage 2-Mbit static RAMs organized as 262,144-word by 8-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies. The R1LV0208BSA has realized higher density, higher performance and low power consumption. The R1LV0208BSA is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives. The R1LV0208BSA has been packaged in 32-pin sTSOP.

Features

- Single 2.7V~3.6V power supply
- Small stand-by current: 1µA (3.0V, typical)
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion by CS1# and CS2
- Common Data I/O
- Three-state outputs: OR-tie Capability
- OE# prevents data contention on the I/O bus

Ordering Information

Orderable part name	Access time	Temperature range	Package	Shipping container
R1LV0208BSA-5SI#B1	55 ns	-40 ~ +85°C	8mm×13.4mm 32-pin plastic sTSOP	Tray
R1LV0208BSA-5SI#S1				Embossed tape

Pin Arrangement

Pin arrangement of 32-pin sTSOP:

Pin	Signal		Pin	Signal
1	A11		32	OE#
2	A9		31	A10
3	A8		30	CS1#
4	A13		29	DQ7
5	WE#		28	DQ6
6	CS2		27	DQ5
7	A15		26	DQ4
8	Vcc		25	DQ3
9	A17		24	GND
10	A16		23	DQ2
11	A14		22	DQ1
12	A12		21	DQ0
13	A7		20	A0
14	A6		19	A1
15	A5		18	A2
16	A4		17	A3

Pin Description

Pin name	Function
Vcc	Power supply
Vss (GND)	Ground
A0 to A17	Address input
DQ0 to DQ7	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
WE#	Write enable
OE#	Output enable

Block Diagram

Operation Table

CS1#	CS2	WE#	OE#	DQ0~7	Operation
X	L	X	X	High-Z	Stand-by
H	X	X	X	High-Z	Stand-by
L	H	L	X	Din	Write
L	H	H	L	Dout	Read
L	H	H	H	High-Z	Output disable

Note 1. H: V_{IH} L: V_{IL} X: V_{IH} or V_{IL}

Absolute Maximum

Parameter	Symbol	Value	unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6	V
Terminal voltage on any pin relative to Vss	V_T	-0.5[*1] to Vcc+0.5[*2]	V
Power dissipation	P_T	0.7	W
Operation temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to 150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Note   1. –3.0V for pulse ≤ 30ns (full width at half maximum)

         2. Maximum voltage is +4.6V.

DC Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage	Vcc	2.7	3.0	3.6	V	
	Vss	0	0	0	V	
Input high voltage	V_{IH}	2.0	-	Vcc+0.3	V	
Input low voltage	V_{IL}	-0.3	-	0.6	V	1
Ambient temperature range	Ta	-40	-	+85	°C	

Note   1. –3.0V for pulse ≤ 30ns (full width at half maximum)

DC Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	
Input leakage current	$\mid I_{LI} \mid$	-	-	1	μA	Vin = Vss to Vcc	
Output leakage current	$\mid I_{LO} \mid$	-	-	1	μA	CS1# =V_{IH} or CS2 =V_{IL} or OE# =V_{IH}, VI/O =Vss to Vcc	
Average operating current	I_{CC1}	-	15	25	mA	Min. cycle, duty =100%, II/O = 0mA, CS1# =V_{IL}, CS2 =V_{IH}, Others = V_{IH}/V_{IL}	
	I_{CC2}	-	2	5	mA	Cycle =1μs, duty =100%, II/O = 0mA, CS1# ≤ 0.2V, CS2 ≥ Vcc-0.2V, V_{IH} ≥ Vcc-0.2V, V_{IL} ≤ 0.2V	
Standby current	I_{SB}	-	-	0.33	mA	(1) CS1# =V_{IH}, Others =V_{IH}/V_{IL} or (2) CS2 =V_{IL}, Others =V_{IH}/V_{IL}	
Standby current	I_{SB1}	-	1[*1]	2	μA	~+25°C	Vin = Vss to Vcc, (1) CS2 ≤ 0.2V or (2) CS1# ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V
		-	-	3	μA	~+40°C	
		-	-	8	μA	~+70°C	
		-	-	10	μA	~+85°C	
Output high voltage	V_{OH}	2.4	-	-	V	I_{OH} = -0.5mA	
	V_{OH2}	Vcc - 0.5	-	-	V	I_{OH} = -0.05mA	
Output low voltage	V_{OL}	-	-	0.4	V	I_{OL} = 2mA	

Note   1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25ºC), and not 100% tested.

## Capacitance

(Vcc = 2.7V ~ 3.6V, f = 1MHz, Ta = -40 ~ +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Input capacitance	C in	-	-	8	pF	Vin =0V	1
Input / output capacitance	C I/O	-	-	10	pF	VI/O =0V	1

Note   1. This parameter is sampled and not 100% tested.

AC Characteristics

Test Conditions (Vcc = 2.7V ~ 3.6V, Ta = -40 ~ +85°C)

- Input pulse levels: VIL = 0.4V, VIH = 2.2V
- Input rise and fall time: 5ns
- Input and output timing reference level: 1.5V
- Output load: See figures (Including scope and jig)

1.5V

R_L = 500 ohm

DQ

C_L = 30 pF

Read Cycle

Parameter	Symbol	Min.	Max.	Unit	Note
Read cycle time	t_{RC}	55	-	ns	
Address access time	t_{AA}	-	55	ns	
Chip select access time	t_{ACS1}	-	55	ns	
	t_{ACS2}	-	55	ns	
Output enable to output valid	t_{OE}	-	30	ns	
Output hold from address change	t_{OH}	10	-	ns	
Chip select to output in low-Z	t_{CLZ1}	10	-	ns	2,3
	t_{CLZ2}	10	-	ns	2,3
Output enable to output in low-Z	t_{OLZ}	5	-	ns	2,3
Chip deselect to output in high-Z	t_{CHZ1}	0	20	ns	1,2,3
	t_{CHZ2}	0	20	ns	1,2,3
Output disable to output in high-Z	t_{OHZ}	0	20	ns	1,2,3

Write Cycle

Parameter	Symbol	Min.	Max.	Unit	Note
Write cycle time	t_{WC}	55	-	ns	
Address valid to end of write	t_{AW}	50	-	ns	
Chip select to end of write	t_{CW}	50	-	ns	5
Write pulse width	t_{WP}	45	-	ns	4
Address setup time	t_{AS}	0	-	ns	6
Write recovery time	t_{WR}	0	-	ns	7
Data to write time overlap	t_{DW}	25	-	ns	
Data hold from write time	t_{DH}	0	-	ns	
Output enable from end of write	t_{OW}	5	-	ns	2
Output disable to output in high-Z	t_{OHZ}	0	20	ns	1,2
Write to output in high-Z	t_{WHZ}	0	20	ns	1,2

Note 1. t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 2. This parameter is sampled and not 100% tested.
 3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE#.
 A write begins at the latest transition among CS1# going low, CS2 going high and WE# going low.
 A write ends at the earliest transition among CS1# going high, CS2 going low and WE# going high.
 t_{WP} is measured from the beginning of write to the end of write.
 5. t_{CW} is measured from the later of CS1# going low or CS2 going high to end of write.
 6. t_{AS} is measured the address valid to the beginning of write.
 7. t_{WR} is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.
 8. Don't apply inverted phase signal externally when DQ pin is output mode.

RENESAS

Timing Waveforms

Read Cycle

**Write Cycle (1) (WE# CLOCK)**

RENESAS

Write Cycle (2) (CS1#, CS2 CLOCK)

Low Vcc Data Retention Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions[2]		
V_{CC} for data retention	V_{DR}	2.0	-	3.6	V	Vin ≥ 0V, (1) 0V ≤ CS2 ≤ 0.2V or (2) CS1# ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V		
Data retention current	I_{CCDR}	-	1[1]	2	μA	~+25°C	Vcc=3.0V, Vin ≥ 0V, (1) 0V ≤ CS2 ≤ 0.2V or (2) CS1# ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V	
		-	-	3	μA	~+40°C		
		-	-	8	μA	~+70°C		
		-	-	10	μA	~+85°C		
Chip deselect time to data retention	t_{CDR}	0	-	-	ns	See retention waveform.		
Operation recovery time	t_R	5	-	-	ms			

Note 1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25ºC), and not 100% tested.

2. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, CS1#, OE#, DQ) can be in the high impedance state.

If CS1# controls data retention mode, CS2 must be CS2 ≥ Vcc-0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE# ,OE#, DQ) can be in the high impedance state.

Low Vcc Data Retention Timing Waveforms

Revision History			R1LV0208BSA Data Sheet	

			Description	
Rev.	Date	Page	Summary	
1.00	2017.1.27	-	First Edition issued	
1.01	2020.2.20	Last page	Updated the Notice to the latest version	

IMPORTANT NOTICE AND DISCLAIMER

Corporate Headquarters

Contact Information

Trademarks

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM *category:*

Click to view products by Renesas *manufacturer:*

Other Similar products are found below :

CY6116A-35DMB CY7C1049GN-10VXI CY7C1461KV33-133AXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1460KV25-200BZI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4121KV13-600FCXC GS882Z18CD-150I IS66WVC2M16ECLL-7010BLI 7140LA35PDG CY7C1380KV33-250AXC AS6C8016-55BINTR CY7C1370KV33-250AXC CY7C1370KVE33-167AXI 7140LA100PDG AS7C34096B-10TIN AS6C8016-55TIN IS62WV25616EALL-55TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1460KV25-167BZXI CY7C1315KV18-333BZXC CY7C1370KV25-200AXC 71421LA55JI8 CY62158G30-45ZSXI CY62157G30-45ZSXI RMLV3216AGSD-5S2#AA0 CY62187G30-55BAXI CY62157G30-45ZXI IS61VVPS102436B-200B3LI IS66WVC2M16EALL-7010BLI IS66WVE4M16EALL-70BLI-TR