RENESAS

R1LV0216BSB

2Mb Advanced LPSRAM (128k word x 16bit)

Description

The R1LV0216BSB is a family of low voltage 2-Mbit static RAMs organized as 131,072-word by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies. The R1LV0216BSB has realized higher density, higher performance and low power consumption. The R1LV0216BSB is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives. The R1LV0216BSB has been packaged in 44-pin TSOP.

Features

- Single 2.7~3.6V power supply
- Small stand-by current: 1µA (3.0V, typical)
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion by CS#, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie Capability
- OE# prevents data contention on the I/O bus

Ordering Information

Orderable Part Name	Access time	Temperature Range	Package	Shipping Container	Quantity
R1LV0216BSB-5SR#B0	55 ns	0 ~ +70°C	400-mil 44pin plastic TSOP (II) (normal-bend type) PTSB0044GD-B (44P3F-B)	Tray	Max. 135pcs/Tray Max. 1080pcs/Inner Box
R1LV0216BSB-5SI#B0		-40 ~ +85°C			
R1LV0216BSB-7SR#B0	70 ns	0 ~ +70°C			
R1LV0216BSB-7SI#B0		-40 ~ +85°C			
R1LV0216BSB-5SR#S0	55 ns	0 ~ +70°C		Embossed tape	1000pcs/Reel
R1LV0216BSB-5SI#S0		-40 ~ +85°C			
R1LV0216BSB-7SR#S0	70 ns	0 ~ +70°C			
R1LV0216BSB-7SI#S0		-40 ~ +85°C			

Pin Arrangement

A4 — 1	44 — A5
A3 — 2	43 — A6
A2 — 3	42 — A7
A1 — 4	41 — OE#
A0 — 5	40 — UB#
CS# — 6	39 — LB#
DQ0 — 7	38 — DQ15
DQ1 — 8	37 — DQ14
DQ2 — 9	36 — DQ13
DQ3 — 10	35 — DQ12
Vcc — 11	34 — GND
GND — 12	33 — Vcc
DQ4 — 13	32 — DQ11
DQ5 — 14	31 — DQ10
DQ6 — 15	30 — DQ9
DQ7 — 16	29 — DQ8
WE# — 17	28 — NC
A16 — 18	27 — A8
A15 — 19	26 — A9
A14 — 20	25 — A10
A13 — 21	24 — A11
A12 — 22	23 — NC

44-pin TSOP (II)

Pin Description

Pin name	Function
Vcc	Power supply
Vss	Ground
A0 to A16	Address input
DQ0 to DQ15	Data input/output
CS#	Chip select 1
WE#	Write enable
OE#	Output enable
LB#	Lower byte enable
UB#	Upper byte enalbe
NC	Non connection

Block Diagram

Operation Table

CS#	LB#	UB#	WE#	OE#	DQ0~7	DQ8~15	Operation
H	X	X	X	X	High-Z	High-Z	Stand-by
X	H	H	X	X	High-Z	High-Z	Stand-by
L	L	H	L	X	Din	High-Z	Write in lower byte
L	L	H	H	L	Dout	High-Z	Read in lower byte
L	L	H	H	H	High-Z	High-Z	Output disable
L	H	L	L	X	High-Z	Din	Write in upper byte
L	H	L	H	L	High-Z	Dout	Read in upper byte
L	H	L	H	H	High-Z	High-Z	Output disable
L	L	L	L	X	Din	Din	Word write
L	L	L	H	L	Dout	Dout	Word read
L	L	L	H	H	High-Z	High-Z	Output disable

Note 1.　H: V_{IH}　L: V_{IL}　X: V_{IH} or V_{IL}

Absolute Maximum

Parameter	Symbol	Value		unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6		V
Terminal voltage on any pin relative to Vss	V_T	-0.5[1] to Vcc+0.5[2]		V
Power dissipation	P_T	0.7		W
Operation temperature	Topr[3]	R Ver.	0 to +70	°C
		I Ver.	-40 to +85	
Storage temperature range	Tstg	-65 to 150		°C
Storage temperature range under bias	Tbias[3]	R Ver.	0 to +70	°C
		I Ver.	-40 to +85	

Note　1.　–3.0V for pulse ≤ 30ns (full width at half maximum)

　　　2.　Maximum voltage is +4.6V.

　　　3.　Ambient temperature range depends on R/I-version. Please see table on page 1.

DC Operating Conditions

Parameter		Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage		V_{cc}	2.7	3.0	3.6	V	
		V_{ss}	0	0	0	V	
Input high voltage		V_{IH}	2.2	-	Vcc+0.3	V	
Input low voltage		V_{IL}	-0.3	-	0.6	V	1
Ambient temperature range	R Ver.	T_a	0	-	+70	°C	2
	I Ver.		-40	-	+85	°C	2

Note 1. –3.0V for pulse ≤ 30ns (full width at half maximum)

   2. Ambient temperature range depends on R/I-version. Please see table on page 1.

DC Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	
Input leakage current	$|I_{LI}|$	-	-	1	μA	Vin = Vss to Vcc	
Output leakage current	$|I_{LO}|$	-	-	1	μA	CS# = LB# = UB# = V_{IH} or OE# =V_{IH}, VI/O =Vss to Vcc	
Average operating current	I_{CC1}	-	15	25	mA	Min. cycle, duty =100%, II/O = 0mA CS# =V_{IL}, Others = V_{IH}/V_{IL}	
	I_{CC2}	-	2	5	mA	Cycle =1μs, duty =100%, II/O = 0mA CS# ≤ 0.2V, V_{IH} ≥ Vcc-0.2V, V_{IL} ≤ 0.2V	
Standby current	I_{SB}	-	-	0.5	mA	(1) CS# = V_{IH}, Others =V_{IH}/V_{IL} or (2) LB# = UB# = V_{IH}, Others =V_{IH}/V_{IL}	
Standby current	I_{SB1}	-	1[*1]	2	μA	~+25°C	Vin = Vss to Vcc
		-	-	3	μA	~+40°C	(1) CS# ≥ Vcc-0.2V or (2) LB# = UB# ≥ Vcc-0.2V, CS# ≤ 0.2V
		-	-	8	μA	~+70°C	
		-	-	10	μA	~+85°C	
Output high voltage	V_{OH}	2.4	-	-	V	I_{OH} = -0.5mA	
	V_{OH2}	Vcc - 0.5	-	-	V	I_{OH} = -0.05mA	
Output low voltage	V_{OL}	-	-	0.4	V	I_{OL} = 2mA	

Note 1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25ºC), and not 100% tested.

Capacitance

(Vcc = 2.7V ~ 3.6V, f = 1MHz, Ta = 0 ~ +70°C / -40 ~ +85°C[*2])

| Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Input capacitance	C_{in}	-	-	8	pF	Vin =0V	1
Input / output capacitance	$C_{I/O}$	-	-	10	pF	VI/O =0V	1

Note 1. This parameter is sampled and not 100% tested.

2. Ambient temperature range depends on R/I-version. Please see table on page 1.

AC Characteristics

Test Conditions (Vcc = 2.7V ~ 3.6V, Ta = 0 ~ +70°C / -40 ~ +85°C[*1])

- Input pulse levels: VIL = 0.4V, VIH = 2.4V
- Input rise and fall time: 5ns
- Input and output timing reference level: 1.5V
- Output load: See figures (Including scope and jig)

Note 1. Ambient temperature range depends on R/I-version. Please see table on page 1.

Read Cycle

Parameter	Symbol	R1LV0216BSB-5S*		R1LV0216BSB-7S*		Unit	Note
		Min.	Max.	Min.	Max.		
Read cycle time	t_{RC}	55	-	70	-	ns	
Address access time	t_{AA}	-	55	-	70	ns	
Chip select access time	t_{ACS}	-	55	-	70	ns	
Output enable to output valid	t_{OE}	-	30	-	35	ns	
Output hold from address change	t_{OH}	10	-	10	-	ns	
LB#, UB# access time	t_{BA}	-	55	-	70	ns	
Chip select to output in low-Z	t_{CLZ}	10	-	10	-	ns	2,3
LB#, UB# enable to low-Z	t_{BLZ}	10	-	10	-	ns	2,3
Output enable to output in low-Z	t_{OLZ}	5	-	5	-	ns	2,3
Chip deselect to output in high-Z	t_{CHZ}	0	20	0	25	ns	1,2,3
LB#, UB# disable to high-Z	t_{BHZ}	0	20	0	25	ns	1,2,3
Output disable to output in high-Z	t_{OHZ}	0	20	0	25	ns	1,2,3

Write Cycle

Parameter	Symbol	R1LV0216BSB-5S*		R1LV0216BSB-7S*		Unit	Note
		Min.	Max.	Min.	Max.		
Write cycle time	t_{WC}	55	-	70	-	ns	
Address valid to end of write	t_{AW}	50	-	55	-	ns	
Chip select to end of write	t_{CW}	50	-	55	-	ns	5
Write pulse width	t_{WP}	45	-	50	-	ns	4
LB#, UB# valid to end of write	t_{BW}	50	-	55	-	ns	
Address setup time	t_{AS}	0	-	0	-	ns	6
Write recovery time	t_{WR}	0	-	0	-	ns	7
Data to write time overlap	t_{DW}	25	-	30	-	ns	
Data hold from write time	t_{DH}	0	-	0	-	ns	
Output enable from end of write	t_{OW}	5	-	5	-	ns	2
Output disable to output in high-Z	t_{OHZ}	0	20	0	25	ns	1,2
Write to output in high-Z	t_{WHZ}	0	20	0	25	ns	1,2

Note   1. t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.

4. A write occurs during the overlap of a low CS#, a low WE# and a low LB# or a low UB#.

A write begins at the latest transition among CS# going low, WE# going low and LB# going low or UB# going low.

A write ends at the earliest transition among CS# going high, WE# going high and LB# going high or UB# going high.

t_{WP} is measured from the beginning of write to the end of write.

5. t_{CW} is measured from the later of CS# going low to end of write.

6. t_{AS} is measured the address valid to the beginning of write.

7. t_{WR} is measured from the earliest of CS#, WE#, LB# or UB# going high to the end of write cycle.

8. Don't apply inverted phase signal externally when DQ pin is output mode.

RENESAS

Timing Waveforms

Read Cycle

RENESAS

Write Cycle (1) (WE# CLOCK)

RENESAS

## Write Cycle (2) (CS1#, CS2 CLOCK)

Write Cycle (3) (LB#, UB# CLOCK)

Low Vcc Data Retention Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions [2]		
V_{CC} for data retention	V_{DR}	2.0	-	3.6	V	Vin ≥ 0V (1) CS# ≥ Vcc-0.2V or (2) LB# = UB# ≥ Vcc-0.2V, CS# ≤ 0.2V		
Data retention current	I_{CCDR}	-	1[1]	2	μA	~+25°C	Vcc=3.0V, Vin ≥ 0V (1) CS# ≥ Vcc-0.2V or (2) LB# = UB# ≥ Vcc-0.2V, CS# ≤ 0.2V	
		-	-	3	μA	~+40°C		
		-	-	8	μA	~+70°C		
		-	-	10	μA	~+85°C		
Chip deselect to data retention time	t_{CDR}	0	-	-	ns	See retention waveform.		
Operation recovery time	t_R	5	-	-	ms			

Note 1. Typical parameter indicates the value for the center of distribution at 3.0V (Ta= 25ºC), and not 100% tested.

2. CS# controls address buffer, WE# buffer, OE# buffer, LB# buffer, UB# buffer and Din buffer. If CS# controls data retention mode, Vin levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high impedance state.

RENESAS

Low Vcc Data Retention Timing Waveforms

(1) CS# Controlled

(2) LB#, UB# Controlled

Revision History		R1LV0216BSB Data Sheet	

		Description		
			Summary	
Rev.	Date	Page		
1.00	2011.03.30	-	First Edition issued	

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM *category:*

Click to view products by Renesas *manufacturer:*

Other Similar products are found below :

5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB GS8161Z36DD-200I GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG GS81284Z36B-250I M38510/28902BVA 5962-8971203XA 5962-8971202ZA 5962-8872501LA