True low-power platform ( $66 \mu \mathrm{~A} / \mathrm{MHz}$, and $0.57 \mu \mathrm{~A}$ for operation with only RTC and LVD) for the general-purpose applications, with $1.6-\mathrm{V}$ to $5.5-\mathrm{V}$ operation, 16 - to $512-\mathrm{Kbyte}$ code flash memory, and 41 DMIPS at 32 MHz

## 1. OUTLINE

### 1.1 Features

## Ultra-low power consumption technology

- VDD = single power supply voltage of 1.6 to 5.5 V
- HALT mode
- STOP mode
- SNOOZE mode


## RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed ( $0.03125 \mu \mathrm{~s}$ : @ 32 MHz operation with high-speed on-chip oscillator) to ultra-low speed ( $30.5 \mu \mathrm{~s}$ : @ 32.768 kHz operation with subsystem clock)
- Address space: 1 MB
- General-purpose registers: (8-bit register $\times 8$ ) $\times 4$ banks
- On-chip RAM: 2 to 32 KB


## Code flash memory

- Code flash memory: 16 to 512 KB
- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with boot swap function/flash shield window function)


## Data Flash Memory

- Data flash memory: 4 KB to 8 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: VDD $=1.8$ to 5.5 V


## High-speed on-chip oscillator

- Select from $32 \mathrm{MHz}, 24 \mathrm{MHz}, 16 \mathrm{MHz}, 12 \mathrm{MHz}, 8 \mathrm{MHz}$, $6 \mathrm{MHz}, 4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz}$, and 1 MHz
- High accuracy: +/-1.0 \% (VdD $=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20$ to $+85^{\circ} \mathrm{C}$ )


## Operating ambient temperature

- $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ (A: Consumer applications, D : Industrial applications )
- $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)


## DMA (Direct Memory Access) controller

- 2/4 channels
- Number of clocks during transfer between 8/16-bit SFR and internal RAM: 2 clocks


## Multiplier and divider/multiply-accumulator

- 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed)
- 32 bits $\div 32$ bits $=32$ bits (Unsigned)
- 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed)


## Serial interface

- CSI: 2 to 8 channels
- UART/UART (LIN-bus supported): 2 to 4 channels
- $1^{2} \mathrm{C} /$ Simplified $I^{2} \mathrm{C}$ communication: 3 to 10 channels

Timer

- 16-bit timer: 8 to 16 channels
- 12-bit interval timer: 1 channel
- Real-time clock: 1 channel (calendar for 99 years, alarm function, and clock correction function)
- Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)


## AID converter

- 8/10-bit resolution A/D converter (VDD $=1.6$ to 5.5 V )
- Analog input: 6 to 26 channels
- Internal reference voltage ( 1.45 V ) and temperature sensor Note 1


## I/O port

- I/O port: 16 to 120 (N-ch open drain I/O [withstand voltage of 6 V ]: 0 to $4, \mathrm{~N}$-ch open drain I/O [VDD withstand voltage Note $2 /$ EVDD withstand voltage Note 3]: 5 to 25)
- Can be set to N -ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3 $\checkmark$ device
- On-chip key interrupt function
- On-chip clock output/buzzer output controller


## Others

- On-chip BCD (binary-coded decimal) correction circuit

Notes 1. Can be selected only in HS (high-speed main) mode
2. Products with 20 to 52 pins
3. Products with 64 to 128 pins

Remark The functions mounted depend on the product.
See 1.6 Outline of Functions.

O ROM, RAM capacities

| Flash <br> ROM | Data <br> flash | RAM | RL78/G13 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 20 pins | 24 pins | 25 pins | 30 pins | 32 pins | 36 pins |
| $\begin{aligned} & \hline 128 \\ & \text { KB } \end{aligned}$ | 8 KB | $\begin{aligned} & 12 \\ & \text { KB } \end{aligned}$ | - | - | - | R5F100AG | R5F100BG | R5F100CG |
|  | - |  | - | - | - | R5F101AG | R5F101BG | R5F101CG |
| $\begin{aligned} & 96 \\ & \text { KB } \end{aligned}$ | 8 KB | 8 KB | - | - | - | R5F100AF | R5F100BF | R5F100CF |
|  | - |  | - | - | - | R5F101AF | R5F101BF | R5F101CF |
| $\begin{aligned} & \hline 64 \\ & \text { KB } \end{aligned}$ | 4 KB | $\begin{aligned} & \hline 4 \mathrm{~KB} \\ & \text { Note } \end{aligned}$ | R5F1006E | R5F1007E | R5F1008E | R5F100AE | R5F100BE | R5F100CE |
|  | - |  | R5F1016E | R5F1017E | R5F1018E | R5F101AE | R5F101BE | R5F101CE |
| $\begin{aligned} & \hline 48 \\ & \text { KB } \end{aligned}$ | 4 KB | $\begin{aligned} & \hline 3 \mathrm{~KB} \\ & \text { Note } \end{aligned}$ | R5F1006D | R5F1007D | R5F1008D | R5F100AD | R5F100BD | R5F100CD |
|  | - |  | R5F1016D | R5F1017D | R5F1018D | R5F101AD | R5F101BD | R5F101CD |
| $\begin{aligned} & \hline 32 \\ & \mathrm{~KB} \end{aligned}$ | 4 KB | 2 KB | R5F1006C | R5F1007C | R5F1008C | R5F100AC | R5F100BC | R5F100CC |
|  | - |  | R5F1016C | R5F1017C | R5F1018C | R5F101AC | R5F101BC | R5F101CC |
| $\begin{aligned} & \hline 16 \\ & \text { KB } \end{aligned}$ | 4 KB | 2 KB | R5F1006A | R5F1007A | R5F1008A | R5F100AA | R5F100BA | R5F100CA |
|  | - |  | R5F1016A | R5F1017A | R5F1018A | R5F101AA | R5F101BA | R5F101CA |


| Flash <br> ROM | Data <br> flash | RAM | RL78/G13 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 40 pins | 44 pins | 48 pins | 52 pins | 64 pins | 80 pins | 100 pins | 128 pins |
| $\begin{aligned} & 512 \\ & \text { KB } \end{aligned}$ | 8 KB | $\begin{array}{\|c} \hline 32 \mathrm{~KB} \\ \text { Note } \end{array}$ | - | R5F100FL | R5F100GL | R5F100JL | R5F100LL | R5F100ML | R5F100PL | R5F100SL |
|  | - |  | - | R5F101FL | R5F101GL | R5F101JL | R5F101LL | R5F101ML | R5F101PL | R5F101SL |
| $\begin{aligned} & 384 \\ & \text { KB } \end{aligned}$ | 8 KB | 24 KB | - | R5F100FK | R5F100GK | R5F100JK | R5F100LK | R5F100MK | R5F100PK | R5F100SK |
|  | - |  | - | R5F101FK | R5F101GK | R5F101JK | R5F101LK | R5F101MK | R5F101PK | R5F101SK |
| $\begin{aligned} & 256 \\ & \text { KB } \end{aligned}$ | 8 KB | $\begin{array}{\|c\|} \hline 20 \mathrm{~KB} \\ \text { Note } \end{array}$ | - | R5F100FJ | R5F100GJ | R5F100JJ | R5F100LJ | R5F100MJ | R5F100PJ | R5F100SJ |
|  | - |  | - | R5F101FJ | R5F101GJ | R5F101JJ | R5F101LJ | R5F101MJ | R5F101PJ | R5F101SJ |
| $\begin{aligned} & \hline 192 \\ & \text { KB } \end{aligned}$ | 8 KB | 16 KB | R5F100EH | R5F100FH | R5F100GH | R5F100JH | R5F100LH | R5F100MH | R5F100PH | R5F100SH |
|  | - |  | R5F101EH | R5F101FH | R5F101GH | R5F101JH | R5F101LH | R5F101MH | R5F101PH | R5F101SH |
| $\begin{aligned} & 128 \\ & \text { KB } \end{aligned}$ | 8 KB | 12 KB | R5F100EG | R5F100FG | R5F100GG | R5F100JG | R5F100LG | R5F100MG | R5F100PG | - |
|  | - |  | R5F101EG | R5F101FG | R5F101GG | R5F101JG | R5F101LG | R5F101MG | R5F101PG | - |
| $\begin{aligned} & \hline 96 \\ & \text { KB } \end{aligned}$ | 8 KB | 8 KB | R5F100EF | R5F100FF | R5F100GF | R5F100JF | R5F100LF | R5F100MF | R5F100PF | - |
|  | - |  | R5F101EF | R5F101FF | R5F101GF | R5F101JF | R5F101LF | R5F101MF | R5F101PF | - |
| $\begin{aligned} & 64 \\ & \text { KB } \end{aligned}$ | 4 KB | $\begin{aligned} & 4 \mathrm{~KB} \\ & \text { Note } \end{aligned}$ | R5F100EE | R5F100FE | R5F100GE | R5F100JE | R5F100LE | - | - | - |
|  | - |  | R5F101EE | R5F101FE | R5F101GE | R5F101JE | R5F101LE | - | - | - |
| $\begin{aligned} & \hline 48 \\ & \text { KB } \end{aligned}$ | 4 KB | $\begin{aligned} & \hline 3 \mathrm{~KB} \\ & \text { Note } \end{aligned}$ | R5F100ED | R5F100FD | R5F100GD | R5F100JD | R5F100LD | - | - | - |
|  | - |  | R5F101ED | R5F101FD | R5F101GD | R5F101JD | R5F101LD | - | - | - |
| $\begin{aligned} & 32 \\ & \mathrm{~KB} \end{aligned}$ | 4 KB | 2 KB | R5F100EC | R5F100FC | R5F100GC | R5F100JC | R5F100LC | - | - | - |
|  | - |  | R5F101EC | R5F101FC | R5F101GC | R5F101JC | R5F101LC | - | - | - |
| $\begin{aligned} & \hline 16 \\ & \text { KB } \end{aligned}$ | 4 KB | 2 KB | R5F100EA | R5F100FA | R5F100GA | - | - | - | - | - |
|  | - |  | R5F101EA | R5F101FA | R5F101GA | - | - | - | - | - |

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F100xD, R5F101xD ( $x=6$ to 8, A to C, E to G, J, L): Start address FF300H
R5F100xE, R5F101xE ( $x=6$ to 8, A to C, E to G, J, L): Start address FEF00H
R5F100xJ, R5F101xJ ( $x=F, G, J, L, M, P$ ): Start address FAF00H
R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78
Family (R20UT2944).

### 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/G13


Notes 1. Products only for "A: Consumer applications $\left(T_{A}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ ", and " G : Industrial applications ( $\mathrm{T}_{\mathrm{A}}=$ -40 to $+105^{\circ} \mathrm{C}$ )"
2. Products only for "A: Consumer applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )", and " D : Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )"

Table 1-1. List of Ordering Part Numbers
(1/8)

| Pin count | Package | Data flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| $\begin{aligned} & 20 \\ & \text { pins } \end{aligned}$ | 20-pin plastic LSSOP <br> (7.62 mm <br> (300), <br> 0.65-mm <br> pitch) | Mounted | A | R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLSP0020JC-A |
|  |  |  | D | R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP |  |  |
|  |  |  | G | R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP |  |  |
|  |  | Not mounted | A | R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLSP0020JC-A |
|  |  |  | D | R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP |  |  |
|  | 20-pin plasticTSSOP$(4.4 \times 6.5$mm,$0.65-\mathrm{mm}$pitch $)$ | Mounted | A | R5F1006AASM, R5F1006CASM, R5F1006DASM, R5F1006EASM | \#10, \#30, \#50 | PTSP0020JI-A |
|  |  |  | G | R5F1006AGSM, R5F1006CGSM, R5F1006DGSM, R5F1006EGSM |  |  |
|  |  | Not mounted | A | R5F1016AASM, R5F1016CASM, R5F1016DASM, R5F1016EASM |  |  |
| $\begin{array}{\|l\|} \hline 24 \\ \text { pins } \end{array}$ | 24-pin plastic HWQFN ( $4 \times 4 \mathrm{~mm}$, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA | \#U0, \#W0 | PWQN0024KE-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0024KF-A |
|  |  |  | D | R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA | \#U0, \#W0 | PWQN0024KE-A |
|  |  |  | G | R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA |  |  |
|  |  |  |  | R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA | \#00, \#20, \#40 | PWQN0024KF-A |
|  |  | Not mounted | A | R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA | \#U0, \#W0 | PWQN0024KE-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0024KF-A |
|  |  |  | D | R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA | \#U0, \#W0 | PWQN0024KE-A |
| $\begin{aligned} & 25 \\ & \text { pins } \end{aligned}$ | 25-pin plastic <br> WFLGA <br> ( $3 \times 3 \mathrm{~mm}$, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F1008AALA, R5F1008CALA, R5F1008DALA, R5F1008EALA | \#U0, \#W0 | PWLG0025KA-A |
|  |  |  | G | R5F1008AGLA, R5F1008CGLA, R5F1008DGLA, R5F1008EGLA |  |  |
|  |  | Not mounted | A | R5F1018AALA, R5F1018CALA, R5F1018DALA, R5F1018EALA | \#U0, \#W0 | PWLG0025KA-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

| $\begin{gathered} \text { Pin } \\ \text { count } \end{gathered}$ | Package | Data flash | Fields of <br> Application <br> Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| $\begin{aligned} & 30 \\ & \text { pins } \end{aligned}$ | 30-pin plastic LSSOP <br> ( 7.62 mm (300), 0.65-mm pitch) | Mounted | A | R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLSP0030JB-B |
|  |  |  | D | R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP |  |  |
|  |  |  | G | R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP |  |  |
|  |  | Not mounted | A | R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLSP0030JB-B |
|  |  |  | D | R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP |  |  |
| $\begin{aligned} & 32 \\ & \text { pins } \end{aligned}$ | 32-pin plastic <br> HWQFN <br> ( $5 \times 5 \mathrm{~mm}$, <br> $0.5-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100BAANA, R5F100BCANA, R5F100BDANA,R5F100BEANA, R5F100BFANA, R5F100BGANA | \#U0, \#W0 | PWQN0032KB-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0032KE-A |
|  |  |  | D | R5F100BADNA, R5F100BCDNA, R5F100BDDNA, R5F100BEDNA, R5F100BFDNA, R5F100BGDNA | \#U0, \#W0 | PWQN0032KB-A |
|  |  |  | G | R5F100BAGNA, R5F100BCGNA, R5F100BDGNA, R5F100BEGNA, R5F100BFGNA, R5F100BGGNA |  |  |
|  |  |  |  | R5F100BAGNA, R5F100BCGNA, R5F100BDGNA, R5F100BEGNA, R5F100BFGNA, R5F100BGGNA | \#00, \#20, \#40 | PWQN0032KE-A |
|  |  | Not mounted | A | R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA, R5F101BFANA, R5F101BGANA | \#U0, \#W0 | PWQN0032KB-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0032KE-A |
|  |  |  | D | R5F101BADNA, R5F101BCDNA, R5F101BDDNA, R5F101BEDNA, R5F101BFDNA, R5F101BGDNA | \#U0, \#W0 | PWQN0032KB-A |
| $\begin{aligned} & 36 \\ & \text { pins } \end{aligned}$ | 36-pin plastic <br> WFLGA <br> $(4 \times 4 \mathrm{~mm}$, <br> $0.5-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA | \#U0, \#W0 | PWLG0036KA-A |
|  |  |  | G | R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA |  |  |
|  |  | Not mounted | A | R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA | \#U0, \#W0 | PWLG0036KA-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

| Pin count | Package | Data flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 40 pins | 40-pin plastic HWQFN $(6 \times 6 \mathrm{~mm}$, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA, R5F100EFANA, R5F100EGANA, R5F100EHANA | \#U0, \#W0 | PWQN0040KC-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0040KD-A |
|  |  |  | D | R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA, R5F100EFDNA, R5F100EGDNA, R5F100EHDNA | \#U0, \#W0 | PWQN0040KC-A |
|  |  |  | G | R5F100EAGNA, R5F100ECGNA, R5F100EDGNA, R5F100EEGNA, R5F100EFGNA, R5F100EGGNA, R5F100EHGNA | \#U0, \#W0 | PWQN0040KC-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0040KD-A |
|  |  | Not mounted | A | R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA, R5F101EFANA, R5F101EGANA, R5F101EHANA | \#U0, \#W0 | PWQN0040KC-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0040KD-A |
|  |  |  | D | R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA, R5F101EFDNA, R5F101EGDNA, R5F101EHDNA | \#U0, \#W0 | PWQN0040KC-A |
| 44 pins | 44-pin plastic LQFP $(10 \times 10$ mm , 0.8-mm pitch) | Mounted | A | R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP, R5F100FFAFP, R5F100FGAFP, R5F100FHAFP, R5F100FJAFP, R5F100FKAFP, R5F100FLAFP | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0044GC-A/ <br> PLQP0044GC-D |
|  |  |  | D | R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP, R5F100FFDFP, R5F100FGDFP, R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0044GC-A/ <br> PLQP0044GC-D |
|  |  |  | G | R5F100FAGFP, R5F100FCGFP, R5F100FDGFP, | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  | R5F100FEGFP, R5F100FFGFP, R5F100FGGFP, R5F100FHGFP, R5F100FJGFP | \#10, \#30, \#50 | PLQP0044GC-A/ <br> PLQP0044GC-D |
|  |  | Not mounted | A | R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  | R5F101FEAFP, R5F101FFAFP, R5F101FGAFP, R5F101FHAFP, R5F101FJAFP, R5F101FKAFP, R5F101FLAFP | \#10, \#30, \#50 | PLQP0044GC-A/ <br> PLQP0044GC-D |
|  |  |  | D | R5F101FADFP, R5F101FCDFP, R5F101FDDFP, | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  | R5F101FEDFP, R5F101FFDFP, R5F101FGDFP, R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP | \#10, \#30, \#50 | PLQP0044GC-A/ <br> PLQP0044GC-D |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

| $\begin{gathered} \text { Pin } \\ \text { count } \end{gathered}$ | Package | Data flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| $\begin{aligned} & 48 \\ & \text { pins } \end{aligned}$ | 48-pin <br> plastic <br> LFQFP <br> ( $7 \times 7 \mathrm{~mm}$, <br> $0.5-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  | R5F100GEAFB, R5F100GFAFB, R5F100GGAFB, R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB | \#10, \#30, \#50 | PLQP0048KB-B |
|  |  |  | D | R5F100GADFB, R5F100GCDFB, R5F100GDDFB, | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  | R5F100GEDFB, R5F100GFDFB, R5F100GGDFB, R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB | \#10, \#30, \#50 | PLQP0048KB-B |
|  |  |  | G | R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  | R5F100GEGFB, R5F100GFGFB, R5F100GGGFB, R5F100GHGFB, R5F100GJGFB | \#10, \#30, \#50 | PLQP0048KB-B |
|  |  | Not mounted | A | R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  | R5F101GEAFB, R5F101GFAFB, R5F101GGAFB, R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB | \#10, \#30, \#50 | PLQP0048KB-B |
|  |  |  | D | R5F101GADFB, R5F101GCDFB, R5F101GDDFB, | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  | R5F101GEDFB, R5F101GFDFB, R5F101GGDFB, R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB | \#10, \#30, \#50 | PLQP0048KB-B |
|  | 48-pin <br> plastic <br> HWQFN <br> ( $7 \times 7 \mathrm{~mm}$, <br> $0.5-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100GAANA, R5F100GCANA, R5F100GDANA, | \#U0, \#W0 | PWQN0048KB-A |
|  |  |  |  | R5F100GEANA, R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA | \#00, \#20, \#40 | PWQN0048KE-A |
|  |  |  | D | R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA | \#U0, \#W0 | PWQN0048KB-A |
|  |  |  |  | R5F100GKDNA, R5F100GLDNA | \#00, \#20, \#40 | PWQN0048KE-A |
|  |  |  | G | R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, | \#U0, \#W0 | PWQN0048KB-A |
|  |  |  |  | R5F100GEGNA, R5F100GFGNA, R5F100GGGNA, R5F100GHGNA, R5F100GJGNA | \#00, \#20, \#40 | PWQN0048KE-A |
|  |  | Not mounted | A | R5F101GAANA, R5F101GCANA, R5F101GDANA, | \#U0, \#W0 | PWQN0048KB-A |
|  |  |  |  | R5F101GEANA, R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA | \#00, \#20, \#40 | PWQN0048KE-A |
|  |  |  | D | R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA | \#U0, \#W0 | PWQN0048KB-A |
|  |  |  |  | R5F101GKDNA, R5F101GLDNA | \#00, \#20, \#40 | PWQN0048KE-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

| $\begin{gathered} \text { Pin } \\ \text { count } \end{gathered}$ | Package | Data <br> flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 52 pins | 52-pin <br> plastic <br> LQFP $(10 \times 10$ <br> mm , 0.65-mm pitch) | Mounted | A <br>  | R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, <br> R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, <br> R5F100JJAFA, R5F100JKAFA, R5F100JLAFA,R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, <br> R5F100JFDFA, R5F100JGDFA, R5F100JHDFA, <br> R5F100JJDFA, R5F100JKDFA, R5F100JLDFA,R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, <br> R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, <br> R5F100JJGFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0052JA-A |
|  |  | Not mounted | A <br>  <br> D | R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JHAFA, R5F101JJAFA, R5F101JKAFA, R5F101JLAFA <br> R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDFA, R5F101JJDFA, R5F101JKDFA, R5F101JLDFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0052JA-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers
(6/8)

| Pin count | Package | Data flash | Fields of Application <br> Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 64 pins | 64-pin plastic LQFP $(12 \times 12 \mathrm{~mm},$ $0.65-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA, R5F100LKAFA, R5F100LLAFA R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LFDFA, R5F100LGDFA, R5F100LHDFA, R5F100LJDFA, R5F100LKDFA, R5F100LLDFA R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA, R5F100LJGFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0064JA-A |
|  | 64-pin plastic <br> LQFP <br> (12×12 mm, <br> $0.65-\mathrm{mm}$ <br> pitch) | Not mounted | A | R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA, R5F101LKAFA, R5F101LLAFA R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LFDFA, R5F101LGDFA, R5F101LHDFA, R5F101LJDFA, R5F101LKDFA, R5F101LLDFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0064JA-A |
|  | 64-pin plastic LFQFP <br> $(10 \times 10 \mathrm{~mm}$, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LKAFB, R5F100LLAFB | \#V0, \#X0 | PLQP0064KF-A <br> PLQP0064KB-C |
|  |  |  | D | R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  | R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB, R5F100LKDFB, R5F100LLDFB | \#10, \#30, \#50 | PLQP0064KB-C |
|  |  |  | G | R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  | R5F100LFGFB, R5F100LGGFB, R5F100LHGFB, R5F100LJGFB | \#10, \#30, \#50 | PLQP0064KB-C |
|  |  | Not mounted | A | R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  | R5F101LFAFB, R5F101LGAFB, R5F101LHAFB, R5F101LJAFB, R5F101LKAFB, R5F101LLAFB | \#10, \#30, \#50 | PLQP0064KB-C |
|  |  |  | D | R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  | R5F101LFDFB, R5F101LGDFB, R5F101LHDFB, R5F101LJDFB, R5F101LKDFB, R5F101LLDFB | \#10, \#30, \#50 | PLQP0064KB-C |
|  | 64-pin plastic <br> VFBGA <br> $(4 \times 4 \mathrm{~mm}$, <br> $0.4-\mathrm{mm}$ pitch) | Mounted | A | R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG, R5F100LJABG | \#U0, \#W0 | PVBG0064LA-A |
|  |  |  | G | R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG, R5F100LJGBG |  |  |
|  |  | Not mounted | A | R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG, R5F101LJABG | \#U0, \#W0 | PVBG0064LA-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

## Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

| $\begin{gathered} \text { Pin } \\ \text { count } \end{gathered}$ | Package | Data flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 80 pins | 80-pin plastic <br> LQFP <br> $(14 \times 14$ <br> mm, <br> $0.65-\mathrm{mm}$ <br> pitch) | Mounted | A | R5F100MFAFA, R5F100MGAFA, R5F100MHAFA, R5F100MJAFA, R5F100MKAFA, R5F100MLAFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0080JB-E |
|  |  |  | D | R5F100MFDFA, R5F100MGDFA, R5F100MHDFA, R5F100MJDFA, R5F100MKDFA, R5F100MLDFA |  |  |
|  |  |  | G | R5F100MFGFA, R5F100MGGFA, R5F100MHGFA, R5F100MJGFA |  |  |
|  |  | Not mounted | A | R5F101MFAFA, R5F101MGAFA, R5F101MHAFA, R5F101MJAFA, R5F101MKAFA, R5F101MLAFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0080JB-E |
|  |  |  | D | R5F101MFDFA, R5F101MGDFA, R5F101MHDFA, R5F101MJDFA, R5F101MKDFA, R5F101MLDFA |  |  |
|  | 80-pin plastic LFQFP $(12 \times 12$ <br> mm, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB | \#V0, \#X0 | PLQP0080KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0080KB-B |
|  |  |  | D | R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB | \#V0, \#X0 | PLQP0080KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0080KB-B |
|  |  |  | G | R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB | \#V0, \#X0 | PLQP0080KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0080KB-B |
|  |  | Not mounted | A | R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB | \#V0, \#X0 | PLQP0080KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0080KB-B |
|  |  |  | D | R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB | \#V0, \#X0 | PLQP0080KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0080KB-B |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers
(8/8)

| $\begin{aligned} & \hline \text { Pin } \\ & \text { count } \end{aligned}$ | Package | Data <br> flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| $\begin{aligned} & 100 \\ & \text { pins } \end{aligned}$ | $\begin{aligned} & \text { 100-pin } \\ & \text { plastic } \\ & \text { LFQFP } \\ & (14 \times 14 \mathrm{~mm} \text {, } \\ & 0.5-\mathrm{mm} \\ & \text { pitch }) \end{aligned}$ | Mounted | A | R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB | \#V0, \#X0 | PLQP0100KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0100KB-B |
|  |  |  | D | R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F100PLDFB | \#V0, \#X0 | PLQP0100KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0100KB-B |
|  |  |  | G | R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB | \#V0, \#X0 | PLQP0100KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0100KB-B |
|  |  | Not mounted | A | R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB | \#V0, \#X0 | PLQP0100KE-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0100KB-B |
|  |  |  | D | R5F101PFDFB, R5F101PGDFB, R5F101PHDFB, | \#V0, \#X0 | PLQP0100KE-A |
|  |  |  |  | R5F101PJDFB, R5F101PKDFB, R5F101PLDFB | \#10, \#30, \#50 | PLQP0100KB-B |
|  | $\begin{aligned} & 100-\mathrm{pin} \\ & \text { plastic } \\ & \text { LQFP } \\ & (14 \times 20 \mathrm{~mm} \\ & 0.65-\mathrm{mm} \\ & \text { pitch }) \end{aligned}$ | Mounted | A | R5F100PFAFA, R5F100PGAFA, R5F100PHAFA, R5F100PJAFA, R5F100PKAFA, R5F100PLAFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0100JC-A |
|  |  |  | D | R5F100PFDFA, R5F100PGDFA, R5F100PHDFA, R5F100PJDFA, R5F100PKDFA, R5F100PLDFA |  |  |
|  |  |  | G | R5F100PFGFA, R5F100PGGFA, R5F100PHGFA, R5F100PJGFA |  |  |
|  |  | Not mounted | A | R5F101PFAFA, R5F101PGAFA, R5F101PHAFA, R5F101PJAFA, R5F101PKAFA, R5F101PLAFA | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0100JC-A |
|  |  |  | D | R5F101PFDFA, R5F101PGDFA, R5F101PHDFA, R5F101PJDFA, R5F101PKDFA, R5F101PLDFA |  |  |
| $\begin{aligned} & 128 \\ & \text { pins } \end{aligned}$ | 128-pin <br> plastic LFQFP <br> $(14 \times 20 \mathrm{~mm}$, $0.5-\mathrm{mm}$ pitch) | Mounted | A | R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0128KD-A |
|  |  |  | D | R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB |  |  |
|  |  | Not mounted | A | R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB | $\begin{aligned} & \text { \#V0, \#10, \#30, } \\ & \text { \#X0, \#50 } \end{aligned}$ | PLQP0128KD-A |
|  |  |  | D | R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB |  |  |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

### 1.3.1 20-pin products

- 20-pin plastic LSSOP (7.62 mm (300), 0.65-mm pitch)
- 20-pin plastic TSSOP ( $4.4 \times 6.5 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch)


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark For pin identification, see 1.4 Pin Identification.

### 1.3.2 24-pin products

- 24-pin plastic HWQFN ( $4 \times 4 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch)



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. It is recommended to connect an exposed die pad to $\mathrm{V}_{\text {ss }}$.

### 1.3.3 25-pin products

- 25-pin plastic WFLGA ( $3 \times 3 \mathrm{~mm}, 0.50-\mathrm{mm}$ pitch)


|  | A B |  | C | D | E |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | P40/TOOL0 | RESET | P01/ANI16/ TO00/RxD1 | P22/ANI2 | P147/ANI18 | 5 |
| 4 | $\begin{aligned} & \text { P122/X2/ } \\ & \text { EXCLK } \end{aligned}$ | P137/INTP0 | $\begin{aligned} & \text { P00/ANI17/ } \\ & \text { TI00/TxD1 } \end{aligned}$ | P21/ANI1/ <br> AVrefm | $\begin{aligned} & \text { P10/SCK00/ } \\ & \text { SCL00 } \end{aligned}$ | 4 |
| 3 | P121/X1 | Vdo | P20/ANIO/ <br> AVrefp | $\begin{aligned} & \text { P12/SO00/ } \\ & \text { TxD0/ } \\ & \text { TOOLTxD } \end{aligned}$ | $\begin{aligned} & \text { P11/SIO0/ } \\ & \text { RxD0/ } \\ & \text { TOOLRxD/ } \\ & \text { SDA00 } \end{aligned}$ | 3 |
| 2 | REGC | Vss | P30/INTP3/ SCK11/SCL11 | $\begin{aligned} & \text { P17/TIO2/ } \\ & \text { TO02/SO11 } \end{aligned}$ | P50/INTP1/ <br> SI11/SDA11 | 2 |
| 1 | P60/SCLA0 | P61/SDAA0 | $\begin{aligned} & \hline \text { P31/TI03/ } \\ & \text { TO03/INTP4/ } \\ & \text { PCLBUZ0 } \end{aligned}$ | $\begin{aligned} & \text { P16/TI01/ } \\ & \text { TO01/INTP5 } \end{aligned}$ | P130 | 1 |
|  | A | B | C | D | E |  |

## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remark For pin identification, see 1.4 Pin Identification.

### 1.3.4 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65-mm pitch)



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.5 32-pin products

- 32-pin plastic HWQFN ( $5 \times 5 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch)


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to $\mathrm{V}_{\text {ss. }}$

### 1.3.6 36-pin products

- 36-pin plastic WFLGA ( $4 \times 4 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch)



Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.7 40-pin products

- 40-pin plastic HWQFN ( $6 \times 6 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch)


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to $\mathrm{V}_{\text {ss }}$.

### 1.3.8 44-pin products

- 44-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.8$-mm pitch)



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.9 48-pin products

- 48-pin plastic LFQFP ( $7 \times 7 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch )



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

- 48-pin plastic HWQFN ( $7 \times 7 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch)



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to $\mathrm{V}_{\text {ss }}$.

### 1.3.10 52-pin products

- 52-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$



## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.11 64-pin products

- 64-pin plastic LQFP ( $12 \times 12 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$
- 64-pin plastic LFQFP $(10 \times 10 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch $)$


Cautions 1. Make EVsso pin the same potential as Vss pin.
2. Make Vdd pin the potential that is no less than EVddo pin.
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd and EVDDo pins and connect the Vss and EVsso pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

- 64-pin plastic VFBGA ( $4 \times 4 \mathrm{~mm}, 0.4$-mm pitch)


| Pin No. | Name | Pin No. | Name | Pin No. | Name | Pin No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | P05/TI05/TO05 | C1 | P51/INTP2/SO11 | E1 | $\begin{aligned} & \hline \text { P13/TxD2/SO20/ } \\ & \text { (SDAAO)/(TIO4)/(TO04) } \end{aligned}$ | G1 | P146 |
| A2 | P30/INTP3/RTC1HZ /SCK11/SCL11 | C2 | P71/KR1/SI21/SDA21 | E2 | P14/RxD2/SI20/SDA20 /(SCLAO)/(TIO3)/(TO03) | G2 | P25/ANI5 |
| A3 | P70/KR0/SCK21 /SCL21 | C3 | P74/KR4/INTP8/SI01 /SDA01 | E3 | $\begin{aligned} & \text { P15/SCK20/SCL20/ } \\ & \text { (TIO2)/(TO02) } \end{aligned}$ | G3 | P24/ANI4 |
| A4 | P75/KR5/INTP9 /SCK01/SCL01 | C4 | P52/(INTP10) | E4 | $\begin{aligned} & \text { P16/TIO1/TO01/INTP5 } \\ & \text { /(SIOO)/(RxD0) } \end{aligned}$ | G4 | P22/ANI2 |
| A5 | $\begin{aligned} & \text { P77/KR7/INTP11/ } \\ & \text { (TxD2) } \end{aligned}$ | C5 | P53/(INTP11) | E5 | P03/ANI16/SI10/RxD1 /SDA10 | G5 | P130 |
| A6 | P61/SDAA0 | C6 | P63 | E6 | P41/TI07/TO07 | G6 | P02/ANI17/SO10/TxD1 |
| A7 | P60/SCLA0 | C7 | Vss | E7 | RESET | G7 | P00/TI00 |
| A8 | EVddo | C8 | P121/X1 | E8 | P137/INTP0 | G8 | P124/XT2/EXCLKS |
| B1 | P50/INTP1/SI11 /SDA11 | D1 | $\begin{aligned} & \text { P55/(PCLBUZ1)/ } \\ & \text { (SCK00) } \end{aligned}$ | F1 | P10/SCK00/SCL00/ (TIO7)/(TO07) | H1 | P147/ANI18 |
| B2 | P72/KR2/SO21 | D2 | P06/TI06/TO06 | F2 | P11/SI00/RxD0 /TOOLRxD/SDA00/ (TI06)/(TO06) | H2 | P27/ANI7 |
| B3 | P73/KR3/SO01 | D3 | $\begin{aligned} & \text { P17/TIO2/TO02/ } \\ & \text { (SO00)/(TxD0) } \end{aligned}$ | F3 | $\begin{aligned} & \mathrm{P} 12 / \mathrm{SO} 00 / \mathrm{TxD0} \\ & \text { /TOOLTxD/(INTP5)/ } \\ & (\mathrm{TIO5)/(TO05)} \end{aligned}$ | H3 | P26/ANI6 |
| B4 | $\begin{aligned} & \text { P76/KR6/INTP10/ } \\ & \text { (RxD2) } \end{aligned}$ | D4 | P54 | F4 | P21/ANI1/AV REFM | H4 | P23/ANI3 |
| B5 | P31/TI03/TO03 /INTP4/(PCLBUZO) | D5 | P42/TI04/TO04 | F5 | P04/SCK10/SCL10 | H5 | P20/ANIO/AV ${ }_{\text {Refp }}$ |
| B6 | P62 | D6 | P40/TOOL0 | F6 | P43 | H6 | P141/PCLBUZ1/INTP7 |
| B7 | VDD | D7 | REGC | F7 | P01/TO00 | H7 | P140/PCLBUZ0/INTP6 |
| B8 | EVsso | D8 | P122/X2/EXCLK | F8 | P123/XT1 | H8 | P120/ANI19 |

Cautions 1. Make EVsso pin the same potential as Vss pin.
2. Make Vdd pin the potential that is no less than EVddo pin.
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDDo pins and connect the Vss and EVsso pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.12 80-pin products

- 80-pin plastic LQFP ( $14 \times 14 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$
- 80 -pin plastic LFQFP ( $12 \times 12 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch $)$


Cautions 1. Make EVsso pin the same potential as Vss pin.
2. Make Vdd pin the potential that is no less than EVddo pin.
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd and EVddo pins and connect the Vss and EVsso pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.13 100-pin products

- 100-pin plastic LFQFP ( $14 \times 14 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch $)$


Cautions 1. Make EVsso and EVss1 pins the same potential as Vss pin.
2. Make $V_{D D} p i n$ the potential that is no less than $E V_{D D 0}$ and $E_{D D 1}$ pins ( $E_{D D D}=E_{D D 1}$ ).
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd, EVddo and EVdd1 pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

- 100-pin plastic LQFP ( $14 \times 20 \mathrm{~mm}, 0.65-\mathrm{mm}$ pitch $)$


Cautions 1. Make EVsso and EVss1 pins the same potential as Vss pin.
2. Make $V_{d D} p i n$ the potential that is no less than $E V_{d D 0}$ and $E_{D D 1}$ pins ( $E V_{D D 0}=E_{D D 1}$ ).
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd, EVddo and EVdd1 pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.3.14 128-pin products

- 128 -pin plastic LFQFP $(14 \times 20 \mathrm{~mm}, 0.5-\mathrm{mm}$ pitch $)$


Cautions 1. Make EVsso and EVss1 pins the same potential as Vss pin.
2. Make $V_{D D} p i n$ the potential that is no less than $E V_{D D 0}$ and $E_{D D 1}$ pins ( $E_{D D D}=E_{D D 1}$ ).
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the Vdd, EVddo and EVdD1 pins and connect the Vss, EVsso and EVss1 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.4 Pin Identification

| ANIO to ANI14, |  | REGC: | Regulator capacitance |
| :---: | :---: | :---: | :---: |
| ANI16 to ANI26: | Analog input | RESET: | Reset |
| AV $\mathrm{refm}_{\text {: }}$ | A/D converter reference potential (- side) input | RTC1HZ: | Real-time clock correction clock ( 1 Hz ) output |
| AV Refp: | A/D converter reference potential (+ side) input | RxD0 to RxD3: SCLA0, SCLA1, | Receive data |
| EVddo, EVddi: | Power supply for port | SCK00, SCK01, SCK10, |  |
| EVsso, EVss1: | Ground for port | SCK11, SCK20, SCK21, |  |
| EXCLK: | External clock input (Main system clock) | SCK30, SCK31: <br> SCL00, SCL01, SCL10, | Serial clock input/output |
| EXCLKS: | External clock input <br> (Subsystem clock) | SCL11, SCL20, SCL21, SCL30, SCL31: | Serial clock output |
| INTP0 to INTP11: | Interrupt request from peripheral | SDAA0, SDAA1, SDA00, SDA01,SDA10, SDA11, |  |
| KR0 to KR7: | Key return | SDA20,SDA21, SDA30, |  |
| P00 to P07: | Port 0 | SDA31: | Serial data input/output |
| P10 to P17: | Port 1 | SI00, SI01, SI10, SI11, |  |
| P20 to P27: | Port 2 | SI20, SI21, SI30, SI31: | Serial data input |
| P30 to P37: | Port 3 | SO00, SO01, SO10, |  |
| P40 to P47: | Port 4 | SO11, SO20, SO21, |  |
| P50 to P57: | Port 5 | SO30, SO31: | Serial data output |
| P60 to P67: | Port 6 | TIO0 to TIO7, |  |
| P70 to P77: | Port 7 | TI10 to TI17: | Timer input |
| P80 to P87: | Port 8 | TO00 to TO07, |  |
| P90 to P97: | Port 9 | TO10 to TO17: | Timer output |
| P100 to P106: | Port 10 | TOOLO: | Data input/output for tool |
| P110 to P117: | Port 11 | TOOLRxD, TOOLTxD: | Data input/output for external device |
| P120 to P127: | Port 12 | TxD0 to TxD3: | Transmit data |
| P130, P137: | Port 13 | Vdo: | Power supply |
| P140 to P147: | Port 14 | Vss: | Ground |
| P150 to P156: | Port 15 | X1, X2: | Crystal oscillator (main system clock) |
| PCLBUZO, PCLBUZ1: | Programmable clock output/buzzer output | XT1, XT2: | Crystal oscillator (subsystem clock) |

### 1.5 Block Diagram

### 1.5.1 20-pin products



### 1.5.2 24-pin products



### 1.5.3 25-pin products



### 1.5.4 30-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.5 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.10 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.13 100-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]
Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to $\mathbf{0 0 H}$.

| Item |  | 20-pin |  | 24-pin |  | 25-pin |  | 30-pin |  | 32-pin |  | 36-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ¢ |  |  |  |  | 宕 |  |  |  |  |
| Code flash memory (KB) |  | 16 to 64 |  | 16 to 64 |  | 16 to 64 |  | 16 to 128 |  | 16 to 128 |  | 16 to 128 |  |
| Data flash memory (KB) |  | 4 | - | 4 | - | 4 | - | 4 to 8 | - | 4 to 8 | - | 4 to 8 | - |
| RAM (KB) |  | 2 to $4^{\text {Note1 }}$ |  | 2 to $4^{\text {Note1 }}$ |  | 2 to $4^{\text {Note1 }}$ |  | 2 to $12^{\text {Note1 }}$ |  | 2 to $12^{\text {Note1 }}$ |  | 2 to $12^{\text {Note1 }}$ |  |
| Address space |  | 1 MB |  |  |  |  |  |  |  |  |  |  |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to $20 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to 5.5 V ), HS (High-speed main) mode: 1 to $16 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to 5.5 V ), LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V$)$, <br> LV (Low-voltage main) mode: 1 to 4 MHz (VDD $=1.6$ to 5.5 V ) |  |  |  |  |  |  |  |  |  |  |  |
|  | High-speed on-chip oscillator | HS (High-speed main) mode: 1 to 32 MHz ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V ), HS (High-speed main) mode: 1 to 16 MHz ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to 5.5 V ), <br> LS (Low-speed main) mode: 1 to 8 MHz (VDD $=1.8$ to 5.5 V ), <br> LV (Low-voltage main) mode: 1 to 4 MHz ( $\mathrm{VDD}=1.6$ to 5.5 V ) |  |  |  |  |  |  |  |  |  |  |  |
| Subsystem clock |  | - |  |  |  |  |  |  |  |  |  |  |  |
| Low-speed on-chip oscillator |  | 15 kHz (TYP.) |  |  |  |  |  |  |  |  |  |  |  |
| General-purpose registers |  | (8-bit register $\times 8$ ) $\times 4$ banks |  |  |  |  |  |  |  |  |  |  |  |
| Minimum instruction execution time |  | $0.03125 \mu$ s (High-speed on-chip oscillator: $\mathrm{fIH}=32 \mathrm{MHz}$ operation) |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $0.05 \mu$ s (High-speed system clock: $\mathrm{fmx}=20 \mathrm{MHz}$ operation) |  |  |  |  |  |  |  |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication (8 bits $\times 8$ bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |  |  |  |  |  |  |  |
| I/O port | Total | 16 |  | 20 |  | 21 |  | 26 |  | 28 |  | 32 |  |
|  | CMOS I/O | 13 <br> (N-ch O.D. I/O <br> [Vdd withstand voltage]: 5) |  | 15 <br> (N-ch O.D. I/O <br> [Vdo withstand <br> voltage]: 6) |  | 15 <br> (N-ch O.D. I/O <br> [Vdo withstand voltage]: 6) |  | 21 <br> (N-ch O.D. I/O <br> [Vdo withstand voltage]: 9) |  | 22 <br> (N-ch O.D. I/O <br> [Vdd withstand voltage]: 9) |  | (N-ch O.D. I/O [Vdo withstand voltage]: 10) |  |
|  | CMOS input | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
|  | CMOS output | - |  | - |  | 1 |  | - |  | - |  | - |  |
|  | N-ch O.D. I/O <br> (withstand voltage: 6 V ) | - |  | 2 |  | 2 |  | 2 |  | 3 |  | 3 |  |
| Timer | 16-bit timer | 8 channels |  |  |  |  |  |  |  |  |  |  |  |
|  | Watchdog timer | 1 channel |  |  |  |  |  |  |  |  |  |  |  |
|  | Real-time clock (RTC) | 1 channel ${ }^{\text {Note } 2}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 12-bit interval timer (IT) | 1 channel |  |  |  |  |  |  |  |  |  |  |  |
|  | Timer output | 3 channels (PWM outputs: $2^{\text {Note } 3}$ ) |  | 4 channels <br> (PWM outputs: $3^{\text {Note } 3}$ ) |  |  |  | 4 channels (PWM outputs: $3^{\text {Note } 3}$ ), <br> 8 channels (PWM outputs: $7^{\text {Note } 3}$ ) Note 4 |  |  |  |  |  |
|  | RTC output | - |  |  |  |  |  |  |  |  |  |  |  |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F100xD, R5F101xD ( $x=6$ to 8, A to C): Start address FF300H
R5F100xE, R5F101xE ( $x=6$ to 8, A to C): Start address FEF00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

Notes 2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fil) is selected
3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
4. When setting to PIOR = 1


Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]
Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00 H .

| Item |  | 40-pin |  | 44-pin |  | 48-pin |  | 52-pin |  | 64-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { ग } \\ & \text { M } \\ & \stackrel{\rightharpoonup}{0} \\ & \text { 茥 } \end{aligned}$ |  |  |  |  |  | 丕 |  |  |
| Code flash memory (KB) |  | 16 to 192 |  | 16 to 512 |  | 16 to 512 |  | 32 to 512 |  | 32 to 512 |  |
| Data flash memory (KB) |  | 4 to 8 | - | 4 to 8 | - | 4 to 8 | - | 4 to 8 | - | 4 to 8 | - |
| RAM (KB) |  | 2 to $16^{\text {Note1 }}$ |  | 2 to 32 ${ }^{\text {Note1 }}$ |  | 2 to $32^{\text {Note1 }}$ |  | 2 to $32^{\text {Note1 }}$ |  | 2 to $32^{\text {Note1 }}$ |  |
| Address space |  | 1 MB |  |  |  |  |  |  |  |  |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) <br> HS (High-speed main) mode: 1 to $20 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{dD}}=2.7\right.$ to 5.5 V ), <br> HS (High-speed main) mode: 1 to 16 MHz ( $\mathrm{VDD}_{\mathrm{DD}}=2.4$ to 5.5 V ), <br> LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{VDD}_{\mathrm{DD}}=1.8\right.$ to 5.5 V ), <br> LV (Low-voltage main) mode: 1 to $4 \mathrm{MHz}\left(\mathrm{VDD}_{\mathrm{DD}}=1.6\right.$ to 5.5 V ) |  |  |  |  |  |  |  |  |  |
|  | High-speed on-chip oscillator | HS (High-speed main) mode: 1 to $32 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to 5.5 V ), <br> HS (High-speed main) mode: 1 to $16 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to 5.5 V ), <br> LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{VDD}_{\mathrm{DD}}=1.8\right.$ to 5.5 V ), <br> LV (Low-voltage main) mode: 1 to 4 MHz (VDD $=1.6$ to 5.5 V ) |  |  |  |  |  |  |  |  |  |
| Subsystem clock |  | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz |  |  |  |  |  |  |  |  |  |
| Low-speed on-chip oscillator |  | 15 kHz (TYP.) |  |  |  |  |  |  |  |  |  |
| General-purpose registers |  | (8-bit register $\times 8$ ) $\times 4$ banks |  |  |  |  |  |  |  |  |  |
| Minimum instruction execution time |  | $0.03125 \mu$ s (High-speed on-chip oscillator: fiH $=32 \mathrm{MHz}$ operation) |  |  |  |  |  |  |  |  |  |
|  |  | $0.05 \mu$ (High-speed system clock: $\mathrm{fmx}=20 \mathrm{MHz}$ operation) |  |  |  |  |  |  |  |  |  |
|  |  | $30.5 \mu \mathrm{~s}$ (Subsystem clock: $\mathrm{fsub}=32.768 \mathrm{kHz}$ operation) |  |  |  |  |  |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication (8 bits $\times 8$ bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |  |  |  |  |  |
| I/O port | Total | 36 |  | 40 |  | 44 |  | 48 |  | 58 |  |
|  | CMOS I/O | 28 <br> (N-ch O.D. I/O [VDd withstand voltage]: 10) |  | 31 <br> (N-ch O.D. I/O [Vdd withstand voltage]: 10) |  | 34 <br> (N-ch O.D. I/O <br> [Vod withstand voltage]: 11) |  | 38 <br> (N-ch O.D. I/O <br> [Vdo withstand voltage]: 13) |  | 48 <br> (N-ch O.D. I/O [VDD withstand voltage]: 15) |  |
|  | CMOS input | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
|  | CMOS output | - |  | - |  | 1 |  | 1 |  | 1 |  |
|  | N-ch O.D. I/O (withstand voltage: 6 V ) | 3 |  | 4 |  | 4 |  | 4 |  | 4 |  |
| Timer | 16-bit timer | 8 channels |  |  |  |  |  |  |  |  |  |
|  | Watchdog timer | 1 channel |  |  |  |  |  |  |  |  |  |
|  | Real-time clock (RTC) | 1 channel |  |  |  |  |  |  |  |  |  |
|  | 12-bit interval timer (IT) | 1 channel |  |  |  |  |  |  |  |  |  |
|  | Timer output | 4 channels (PWM outputs: $3^{\text {Note 2 }}$ ), 8 channels (PWM outputs: $\left.7^{\text {Note } 2}\right)^{\text {Note }} 3$ |  | 5 channels (PWM outputs: $4^{\text {Note } 2}$ ), <br> 8 channels (PWM outputs: $7^{\text {Note } 2}$ ) ${ }^{\text {Note } 3}$ |  |  |  |  |  | 8 channels (PWM outputs: $7^{\text {Note } 2}$ ) |  |
|  | RTC output | 1 channel <br> - 1 Hz (subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) |  |  |  |  |  |  |  |  |  |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F100xD, R5F101xD ( $x=$ E to G, J, L): Start address FF300H
R5F100xE, R5F101xE ( $x=E$ to $G, J$, L): Start address FEF00H
R5F100xJ, R5F101xJ ( $x=$ F , G, J, L): Start address FAF00H
R5F100xL, R5F101xL ( $x=$ F , G, J, L): Start address F7F00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for
RL78 Family (R20UT2944).

Notes 2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
3. When setting to $\mathrm{PIOR}=1$
(2/2)

| Item |  | 40-pin |  | 44-pin |  | 48-pin |  | 52-pin |  | 64-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Clock output/buzzer output |  |  |  |  |  |  |  |  |  |  |  |
|  |  | - $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (Main system clock: fmain $=20 \mathrm{MHz}$ operation) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |  |  |  |  |  |  |  |  |
| 8/10-bit resolution A/D converter |  | 9 channels |  | 10 channels |  | 10 channels |  | 12 channels |  | 12 channels |  |
| Serial interface |  | [40-pin, 44-pin products] <br> - CSI: 1 channel/simplified $\mathrm{I}^{2} \mathrm{C}: 1$ channel/UART: 1 channel <br> - CSI: 1 channel/simplified $I^{2} \mathrm{C}: 1$ channel/UART: 1 channel <br> - CSI: 2 channels/simplified ${ }^{2} \mathrm{C}$ : 2 channels/UART (UART supporting LIN-bus): 1 channel [48-pin, 52-pin products] <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - CSI: 1 channel/simplified $I^{2} \mathrm{C}: 1$ channel/UART: 1 channel <br> - CSI: 2 channels/simplified $\mathrm{I}^{2} \mathrm{C}$ : 2 channels/UART (UART supporting LIN-bus): 1 channel [64-pin products] <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - CSI: 2 channels/simplified I² C: 2 channels/UART (UART supporting LIN-bus): 1 channel |  |  |  |  |  |  |  |  |  |
|  | $1^{2} \mathrm{C}$ bus | 1 channel |  | 1 channel |  | 1 channel |  | 1 channel |  | 1 channel |  |
| Multiplier and divider/multiplyaccumulator |  | - 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed) <br> - 32 bits $\div 32$ bits $=32$ bits (Unsigned) <br> - 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed) |  |  |  |  |  |  |  |  |  |
| DMA controller |  | 2 channels |  |  |  |  |  |  |  |  |  |
| Vectored interrupt sources | Internal | 27 |  | 27 |  | 27 |  | 27 |  | 27 |  |
|  | External | 7 |  | 7 |  | 10 |  | 12 |  | 13 |  |
| Key interrupt |  | 4 |  | 4 |  | 6 |  | 8 |  | 8 |  |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution Note <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |  |  |  |  |  |  |  |  |
| Power-on-reset circuit |  | - Power-on-reset: 1.51 V (TYP.) <br> - Power-down-reset:1.50 V (TYP.) |  |  |  |  |  |  |  |  |  |
| Voltage detector |  | - Rising edge : 1.67 V to $4.06 \mathrm{~V}(14$ stages $)$ <br> - Falling edge : 1.63 V to 3.98 V ( 14 stages $)$ |  |  |  |  |  |  |  |  |  |
| On-chip debug function |  | Provided |  |  |  |  |  |  |  |  |  |
| Power supply voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.6 \text { to } 5.5 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}\right) \\ & \mathrm{V}_{\mathrm{DD}}=2.4 \text { to } 5.5 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=40$ to $+85^{\circ} \mathrm{C}$ (A: Consumer applications, D: Industrial applications) $\mathrm{T}_{\mathrm{A}}=40$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications) |  |  |  |  |  |  |  |  |  |

Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.
[80-pin, 100-pin, 128-pin products]
Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00 H .

| Item |  | 80-pin |  | 100-pin |  | 128-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R5F100Mx | R5F101Mx | R5F100Px | R5F101Px | R5F100Sx | R5F101Sx |
| Code flash memory (KB) |  | 96 to 512 |  | 96 to 512 |  | 192 to 512 |  |
| Data flash memory (KB) |  | 8 | - | 8 | - | 8 | - |
| RAM (KB) |  | 8 to 32 Note 1 |  | 8 to $32{ }^{\text {Note } 1}$ |  | 16 to $32{ }^{\text {Note } 1}$ |  |
| Address space |  | 1 MB |  |  |  |  |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) <br> HS (High-speed main) mode: 1 to 20 MHz ( $\mathrm{VDD}_{\mathrm{DD}}=2.7$ to 5.5 V ), <br> HS (High-speed main) mode: 1 to $16 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to 5.5 V ), <br> LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V ), <br> LV (Low-voltage main) mode: 1 to $4 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.6\right.$ to 5.5 V ) |  |  |  |  |  |
|  | High-speed on-chip oscillator | HS (High-speed main) mode: 1 to $32 \mathrm{MHz}(\mathrm{VDD}=2.7$ to 5.5 V$)$, HS (High-speed main) mode: 1 to 16 MHz ( $\mathrm{VDD}_{\mathrm{DD}}=2.4$ to 5.5 V ), LS (Low-speed main) mode: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V ), LV (Low-voltage main) mode: 1 to 4 MHz (VDD $=1.6$ to 5.5 V ) |  |  |  |  |  |
| Subsystem clock |  | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz |  |  |  |  |  |
| Low-speed on-chip oscillator |  | 15 kHz (TYP.) |  |  |  |  |  |
| General-purpose register |  | (8-bit register $\times 8$ ) $\times 4$ banks |  |  |  |  |  |
| Minimum instruction execution time |  | $0.03125 \mu \mathrm{~s}$ (High-speed on-chip oscillator: $\mathrm{fH}=32 \mathrm{MHz}$ operation) |  |  |  |  |  |
|  |  | 0.05 ¢ (High-speed system clock: $\mathrm{f}_{\mathrm{x}}=20 \mathrm{MHz}$ operation) |  |  |  |  |  |
|  |  | $30.5 \mu \mathrm{~s}$ (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication (8 bits $\times 8$ bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |  |
| I/O port | Total | 74 |  | 92 |  | 120 |  |
|  | CMOS I/O | 64 <br> (N-ch O.D. I/O [EVDD withstand voltage]: 21) |  | 82 <br> (N-ch O.D. I/O [EVDD withstand voltage]: 24) |  | 110$(\mathrm{~N}-\mathrm{ch}$ O.D. I/O [EVDD withstandvoltage]: 25) |  |
|  | CMOS input | 5 |  | 5 |  | 5 |  |
|  | CMOS output | 1 |  | 1 |  | 1 |  |
|  | N-ch O.D. I/O <br> (withstand voltage: 6 V ) | 4 |  | 4 |  | 4 |  |
| Timer | 16-bit timer | 12 channels |  | 12 channels |  | 16 channels |  |
|  | Watchdog timer | 1 channel |  | 1 channel |  | 1 channel |  |
|  | Real-time clock (RTC) | 1 channel |  | 1 channel |  | 1 channel |  |
|  | 12-bit interval timer (IT) | 1 channel |  | 1 channel |  | 1 channel |  |
|  | Timer output | 12 channels <br> (PWM outputs: $10^{\text {Note } 2}$ ) |  | 12 channels <br> (PWM outputs: $10^{\text {Note } 2}$ ) |  | 16 channels <br> (PWM outputs: $14^{\text {Note } 2}$ ) |  |
|  | RTC output | 1 channel <br> - 1 Hz (subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) |  |  |  |  |  |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F100xJ, R5F101xJ ( $x=M, P$ ): Start address FAF00H
R5F100xL, R5F101xL ( $x=M, P, S$ ): Start address F7F00H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

Notes 2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

| Item |  | 80-pin |  | 100-pin |  | 128-pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R5F100Mx | R5F101Mx | R5F100Px | R5F101Px | R5F100Sx | R5F101Sx |
| Clock output/buzzer output |  | 2 |  | 2 |  | 2 |  |
|  |  | - $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (Main system clock: fmain $=20 \mathrm{MHz}$ operation) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}, 32.768 \mathrm{kHz}$ <br> (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |  |  |  |  |
| 8/10-bit resolution A/D converter |  | 17 channels |  | 20 channels |  | 26 channels |  |
| Serial interface |  | [80-pin, 100-pin, 128-pin products] <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}: 2$ channels/UART: 1 channel <br> - CSI: 2 channels/simplified $I^{2} \mathrm{C}$ : 2 channels/UART (UART supporting LIN-bus): 1 channel <br> - CSI: 2 channels/simplified $\mathrm{I}^{2} \mathrm{C}: 2$ channels/UART: 1 channel |  |  |  |  |  |
|  | $\mathrm{I}^{2} \mathrm{C}$ bus | 2 channels |  | 2 channels |  | 2 channels |  |
| Multiplier and divider/multiplyaccumulator |  | 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed) <br> - 32 bits $\div 32$ bits $=32$ bits (Unsigned) <br> - 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed) |  |  |  |  |  |
| DMA controller |  | 4 channels |  |  |  |  |  |
| Vectored interrupt sources | Internal | 37 |  | 37 |  | 41 |  |
|  | External | 13 |  | 13 |  | 13 |  |
| Key interrupt |  | 8 |  | 8 |  | 8 |  |
| Reset |  | - Reset by $\overline{\text { RESET }}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution Note <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |  |  |  |  |
| Power-on-reset circuit |  | - Power-on-reset: 1.51 V (TYP.) <br> - Power-down-reset:1.50 V (TYP.) |  |  |  |  |  |
| Voltage detector |  | - Rising edge : 1.67 V to 4.06 V (14 stages $)$ <br> - Falling edge : 1.63 V to 3.98 V (14 stages) |  |  |  |  |  |
| On-chip debug function |  | Provided |  |  |  |  |  |
| Power supply voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.6 \text { to } 5.5 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}\right) \\ & \mathrm{V}_{\mathrm{DD}}=2.4 \text { to } 5.5 \mathrm{~V}\left(\mathrm{~T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |  |
| Operating ambient temperature |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=40 \text { to }+85^{\circ} \mathrm{C}(\mathrm{~A}: \text { Consumer applications, } \mathrm{D}: \text { Industrial applications }) \\ & \mathrm{T}_{\mathrm{A}}=40 \text { to }+105^{\circ} \mathrm{C} \text { (G: Industrial applications) } \end{aligned}$ |  |  |  |  |  |

Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

## 2. ELECTRICAL SPECIFICATIONS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $\left.+85^{\circ} \mathrm{C}\right)$

This chapter describes the following electrical specifications.
Target products A: Consumer applications $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ R5F100xxAxx, R5F101xxAxx

D: Industrial applications $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
R5F100xxDxx, R5F101xxDxx
G: Industrial applications when $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ products is used in the range of $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ R5F100xxGxx

Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
2. With products not provided with an $E V_{D D D}, E V_{D D 1}, E V_{S S O}$, or $E V_{S S 1}$ pin, replace $E V_{D D O}$ and $E V_{D D 1}$ with Vdd, or replace EVsso and EVssi with Vss.
3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product in the RL78/G13 User's Manual.

### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) (1/2)

| Parameter | Symbols | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VdD |  | -0.5 to +6.5 | V |
|  | EVddo, EVdD1 | $E V_{\text {dD }}=E V_{\text {dD }}$ | -0.5 to +6.5 | V |
|  | EVsso, EVss1 | $E V_{\text {ss }}=\mathrm{EV} \mathrm{Vss}^{1}$ | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 1} \end{gathered}$ | V |
| Input voltage | $V_{11}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | $-0.3 \text { to EV }{ }_{\text {dDo }}+0.3$ <br> and -0.3 to $V_{D D}+0.3^{\text {Note } 2}$ | V |
|  | $\mathrm{V}_{12}$ | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{13}$ | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET | -0.3 to $V_{D D}+0.3^{\text {Note } 2}$ | V |
| Output voltage | Vo1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | -0.3 to EV ${ }_{\text {dDo }}+0.3$ <br> and -0.3 to $V_{D D}+0.3^{\text {Note }} 2$ | V |
|  | Vo2 | P20 to P27, P150 to P156 | -0.3 to VdD $+0.3^{\text {Note } 2}$ | V |
| Analog input voltage | Val1 | ANI16 to ANI26 | $\begin{gathered} -0.3 \text { to EVDDO }+0.3 \\ \text { and }-0.3 \text { to } A V_{\text {REF }}(+)+0.3^{\text {Notes } 2,3} \end{gathered}$ | V |
|  | $V_{\text {Al2 }}$ | ANIO to ANI14 | $\begin{gathered} -0.3 \text { to } \operatorname{VdD}+0.3 \\ \text { and }-0.3 \text { to } \operatorname{AVREF}(+)+0.3^{\text {Notes } 2,3} \end{gathered}$ | V |

Notes 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
2. Must be 6.5 V or lower.
3. Do not exceed $A V_{\text {ref }}(+)+0.3 \mathrm{~V}$ in case of $A / D$ conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2. $A V_{\text {REF }}(+):+$ side reference voltage of the $A / D$ converter.
3. $\mathrm{V}_{\mathrm{ss}}$ : Reference voltage

Absolute Maximum Ratings ( $\mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ ) (2/2)

| Parameter | Symbols |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | Ioh1 | Per pin | $\begin{aligned} & \text { P00 to P07, P10 to P17, } \\ & \text { P30 to P37, P40 to P47, } \\ & \text { P50 to P57, P64 to P67, } \\ & \text { P70 to P77, P80 to P87, } \\ & \text { P90 to P97, P100 to P106, } \\ & \text { P110 to P117, P120, } \\ & \text { P125 to P127, P130, P140 to P147 } \end{aligned}$ | -40 | mA |
|  |  | Total of all pins $-170 \mathrm{~mA}$ | P00 to P04, P07, P32 to P37, <br> P40 to P47, P102 to P106, P120, <br> P125 to P127, P130, P140 to P145 | -70 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100, P101, <br> P110 to P117, P146, P147 | -100 | mA |
|  | Іон2 | Per pin | P20 to P27, P150 to P156 | -0.5 | mA |
|  |  | Total of all pins |  | -2 | mA |
| Output current, Iow | IoL1 | Per pin | ```P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147``` | 40 | mA |
|  |  | Total of all pins 170 mA | $\begin{aligned} & \text { P00 to P04, P07, P32 to P37, } \\ & \text { P40 to P47, P102 to P106, P120, } \\ & \text { P125 to P127, P130, P140 to P145 } \end{aligned}$ | 70 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, <br> P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100, P101, <br> P110 to P117, P146, P147 | 100 | mA |
|  | IoL2 | Per pin | P20 to P27, P150 to P156 | 1 | mA |
|  |  | Total of all pins |  | 5 | mA |
| Operating ambient temperature | $\mathrm{T}_{\text {A }}$ | In normal operation mode |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.2 Oscillator Characteristics

### 2.2.1 X1, XT1 oscillator characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{V} d \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency ( fx ) ${ }^{\text {Note }}$ | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VdD}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.4 \mathrm{~V}$ | 1.0 |  | 8.0 | MHz |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | 1.0 |  | 4.0 | MHz |
| XT1 clock oscillation frequency ( fx ) ${ }^{\text {Note }}$ | Crystal resonator |  | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G13 User's Manual.

### 2.2.2 On-chip oscillator characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Oscillators | Parameters | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency ${ }^{\text {Notes } 1,2}$ | fiH |  |  | 1 |  | 32 | MHz |
| High-speed on-chip oscillator clock frequency accuracy |  | -20 to $+85^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{Vdo}^{5} 5.5 \mathrm{~V}$ | -1.0 |  | +1.0 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | -5.0 |  | +5.0 | \% |
|  |  | -40 to $-20^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | -1.5 |  | +1.5 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | -5.5 |  | +5.5 | \% |
| Low-speed on-chip oscillator clock frequency | fil |  |  |  | 15 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracy |  |  |  | -15 |  | +15 | \% |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte $(000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of HOCODIV register.
2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

$\left(T_{A}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq E V_{D D 0}=E V D D 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=E V \mathrm{ss} 0=E V \mathrm{Ss} 1=0 \mathrm{~V}\right)(1 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | $\mathrm{IoH1}^{\text {l }}$ | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{gathered} -10.0 \\ \text { Note } 2 \end{gathered}$ | mA |
|  |  | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ |  |  | -55.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }}<4.0 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{Vdo}^{<} 2.7 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  |  | 1.6 V S EVDDo < 1.8 V |  |  | -2.5 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 <br> (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDo}^{5} 5.5 \mathrm{~V}$ |  |  | -80.0 | mA |
|  |  |  | 2.7 V ड EVdot $<4.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{<} 2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{<} 1.8 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  | Total of all pins (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  |  | $\begin{gathered} -135.0 \\ \text { Note } 4 \end{gathered}$ | mA |
|  | Іон2 | Per pin for P20 to P27, P150 to P156 | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ |  |  | $-0.1{ }^{\text {Note } 2}$ | mA |
|  |  | Total of all pins (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EVdDo, EVDD1, VDD pins to an output pin.
2. However, do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ Іон $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and I он $=-10.0 \mathrm{~mA}$
Total output current of pins $=(-10.0 \times 0.7) /(80 \times 0.01) \cong-8.7 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

4. The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is $\mathbf{- 1 0 0} \mathrm{mA}$.

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, Iow ${ }^{\text {Note }} 1$ | loL1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 |  |  |  | $20.0{ }^{\text {Note } 2}$ | mA |
|  |  | Per pin for P60 to P63 |  |  |  | $15.0^{\text {Note } 2}$ | mA |
|  |  | Total of P00 to P04, P07, P32 to P37, | $4.0 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  |  | 70.0 | mA |
|  |  | P40 to P47, P102 to P106, P120, P125 | $2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  | (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {DDo }}<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{<} \times 1.8 \mathrm{~V}$ |  |  | 4.5 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, | $4.0 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  |  | 80.0 | mA |
|  |  | P31, P50 to P57, P60 to P67, | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  | P100, P101, P110 to P117, P146, | $1.8 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  | P147 <br> (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }}<1.8 \mathrm{~V}$ |  |  | 10.0 | mA |
|  |  | Total of all pins (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) |  |  |  | 150.0 | mA |
|  | Iol2 | Per pin for P20 to P27, P150 to P156 |  |  |  | $0.4{ }^{\text {Note } 2}$ | mA |
|  |  | Total of all pins (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 5.0 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
2. However, do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ loL $\times 0.7) /(n \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and $\mathrm{loL}=10.0 \mathrm{~mA}$
Total output current of pins $=(10.0 \times 0.7) /(80 \times 0.01) \cong 8.7 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD} 0=E V \mathrm{DD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=E \mathrm{Sss} 0=E V \mathrm{Ss} 1=0 \mathrm{~V}\right)(3 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{IH} 1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EVddo |  | EVdoo | V |
|  | $\mathrm{V}_{\mathbf{1 H} 2}$ | $\begin{aligned} & \text { P01, P03, P04, P10, P11, } \\ & \text { P13 to P17, P43, P44, P53 to P55, } \\ & \text { P80, P81, P142, P143 } \end{aligned}$ | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 2.2 |  | EVddo | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq E V_{D D O}<4.0 \mathrm{~V}$ | 2.0 |  | EVddo | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}_{0}<3.3 \mathrm{~V}$ | 1.5 |  | EVdoo | V |
|  | VIH3 | P20 to P27, P150 to P156 |  | 0.7 VDD |  | VdD | V |
|  | VIH4 | P60 to P63 |  | 0.7EVddo |  | 6.0 | V |
|  | VIH5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8 VdD |  | Vdd | V |
| Input voltage, low | VIL1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0 |  | 0.2EVddo | V |
|  | VIL2 | $\begin{aligned} & \text { P01, P03, P04, P10, P11, } \\ & \text { P13 to P17, P43, P44, P53 to P55, } \\ & \text { P80, P81, P142, P143 } \end{aligned}$ | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq E V_{D D O}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}_{0}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P20 to P27, P150 to P156 |  | 0 |  | 0.3VDD | V |
|  | VIL4 | P60 to P63 |  | 0 |  | 0.3EVddo | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 Vdd | V |

Caution The maximum value of $\mathrm{V}_{\mathrm{i}}$ of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EVDdo, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD} 0=E V \mathrm{DD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=E V \mathrm{ss} 0=E V s s 1=0 \mathrm{~V}\right)(4 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Vor1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & \text { Іон } 1=-10.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDO - } \\ 1.5 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & \text { Іон1 }=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDo - } \\ 0.7 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0} \leq 5.5 \mathrm{~V}, \\ & \text { Іон } 1=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDo - } \\ 0.6 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \text { Іон } 1=-1.5 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} E V D D 0- \\ 0.5 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \text { DDo }<5.5 \mathrm{~V}, \\ & \text { Іон } 1=-1.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDO - } \\ 0.5 \end{gathered}$ |  |  | V |
|  | Voh2 | P20 to P27, P150 to P156 | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V} \text { DD } \leq 5.5 \mathrm{~V}, \\ & \text { loн } 2=-100 \mu \mathrm{~A} \end{aligned}$ | Vdd - 0.5 |  |  | V |
| Output voltage, low | Vol1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \text { DD0 } \leq 5.5 \mathrm{~V}, \\ & \mathrm{loLL}_{1}=20 \mathrm{~mA} \end{aligned}$ |  |  | 1.3 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \text { loLi }=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD0} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loLL}_{1}=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.6 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loLL}^{2}=1.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDo} \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=0.6 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \text { DDo }<5.5 \mathrm{~V}, \\ & \text { loL1 }=0.3 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol2 | P20 to P27, P150 to P156 | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \text { loL2 }=400 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol3 | P60 to P63 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \text { loL3 }=15.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.0 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \text { loL3 }=5.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDo} \leq 5.5 \mathrm{~V}, \\ & \text { lol3 }=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \text { loL3 }=2.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \text { DDo }<5.5 \mathrm{~V}, \\ & \text { loL3 }=1.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P 144 do not output high level in N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | $\begin{array}{\|l} \text { P00 to P07, P10 to P17, } \\ \text { P30 to P37, P40 to P47, } \\ \text { P50 to P57, P60 to P67, } \\ \text { P70 to P77, P80 to P87, } \\ \text { P90 to P97, P100 to P106, } \\ \text { P110 to P117, P120, } \\ \text { P125 to P127, P140 to P147 } \end{array}$ | $\mathrm{V}_{1}=E V_{\text {dDo }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | $\begin{aligned} & \mathrm{P} 20 \text { to } \mathrm{P} 27, \mathrm{P} 137, \\ & \mathrm{P} 150 \text { to } \mathrm{P} 156, \overline{\mathrm{RESET}} \end{aligned}$ | $V_{I}=V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІІн3 | $\begin{aligned} & \mathrm{P} 121 \text { to P124 } \\ & (\mathrm{X} 1, \mathrm{X} 2, \mathrm{XT} 1, \mathrm{XT} 2, \text { EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ | In input port or external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILILI | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | $\mathrm{V}_{1}=E V_{\text {ss }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL2 | $\begin{aligned} & \text { P20 to P27, P137, } \\ & \text { P150 to P156, RESET } \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$ | In input port or external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pll-up resistance | Ru | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | $\mathrm{V}_{\mathrm{I}}=\mathrm{EV}$ sso, In input port |  | 10 | 20 | 100 | k $\Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.3.2 Supply current characteristics

## (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{ddo} \leq \mathrm{Vdd} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ sso $\left.=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol |  |  | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current ${ }^{\text {Note }} 1$ | IDD1 | Operating mode | HS (highspeed main) mode Note 5 | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 3 | Basic operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.1 |  | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 2.1 |  | mA |
|  |  |  |  |  | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 4.6 | 7.0 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 4.6 | 7.0 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 3 | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 3.7 | 5.5 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 3.7 | 5.5 | mA |
|  |  |  |  | $\mathrm{flH}_{\mathrm{H}}=16 \mathrm{MHz}$ Note 3 | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.7 | 4.0 | mA |
|  |  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 2.7 | 4.0 | mA |
|  |  |  | LS (lowspeed main) mode Note 5 | $\mathrm{fiH}=8 \mathrm{MHz}{ }^{\text {Note }} 3$ | Normal operation | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  | LV (lowvoltage main) mode Note 5 | $\mathrm{fiH}=4 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.2 | 1.7 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 1.7 | mA |
|  |  |  | HS (highspeed main) mode Note 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.0 | 4.6 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 4.8 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.0 | 4.6 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 4.8 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHZ}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 2.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 2.7 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}{ }^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 2.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 2.7 | mA |
|  |  |  | LS (lowspeed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 1.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 1.7 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 1.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 1.7 | mA |
|  |  |  | Subsystem clock operation | $\mathrm{f}_{\text {sub }}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.1 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.2 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.1 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.2 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsuB}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.2 | 5.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.3 | 5.6 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.3 | 6.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.4 | 6.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.6 | 7.7 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.7 | 7.8 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into VdD and EVDDo, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVdDo or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| HS (high-speed main) mode: | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz |
| :--- | :--- |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| LS (low-speed main) mode: | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz |
| LV (low-voltage main) mode: | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz |

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

## ( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVddo} \leq \mathrm{Vdd} \leq 5.5 \mathrm{~V}$, Vss = EVsso = 0 V ) (2/2)

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD2 <br> Note 2 | HALT <br> mode | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.54 | 1.63 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.54 | 1.63 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.44 | 1.28 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 0.44 | 1.28 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}{ }^{\text {Note }} 4$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.40 | 1.00 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.40 | 1.00 | mA |
|  |  |  | LS (lowspeed main) mode ${ }^{\text {Note } 7}$ | $\mathrm{fiH}^{\prime}=8 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 260 | 530 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 260 | 530 | $\mu \mathrm{A}$ |
|  |  |  | LV (lowvoltage main) mode Note 7 | $\mathrm{fiH}=4 \mathrm{MHz}{ }^{\text {Note }} 4$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 420 | 640 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 420 | 640 | $\mu \mathrm{A}$ |
|  |  |  | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.00 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 1.17 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.00 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 1.17 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 0.60 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 0.67 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 0.60 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 0.67 | mA |
|  |  |  | LS (low-speed main) mode Note 7 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 95 | 330 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 145 | 380 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\mathrm{Note} 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 95 | 330 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 145 | 380 | $\mu \mathrm{A}$ |
|  |  |  | Subsystem <br> clock operation | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}{ }^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.25 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.44 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz} \mathrm{Z}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.30 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.49 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.37 | 1.17 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.56 | 1.36 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsuB}=32.768 \mathrm{kHz}{ }^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.53 | 1.97 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.72 | 2.16 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.82 | 3.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.01 | 3.56 | $\mu \mathrm{A}$ |
|  | IdD3 ${ }^{\text {Note } 6}$ | STOP modeNote 8 | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.18 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.23 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.30 | 1.10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.46 | 1.90 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 0.75 | 3.30 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into VDD and EVdDo, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
LS (low-speed main) mode: $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz
8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

## $\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVddo}=\mathrm{EVdd} 1 \leq \mathrm{Vdd} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EV}$ sso $\left.=\mathrm{EVss} 1=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol |  |  | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD1 | Operating mode | HS (highspeed main) mode ${ }^{\text {Note } 5}$ | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 3 | Basic operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 2.3 |  | mA |
|  |  |  |  |  |  | Vdd $=3.0 \mathrm{~V}$ |  | 2.3 |  | mA |
|  |  |  |  |  | Normal operation | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 5.2 | 8.5 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 5.2 | 8.5 | mA |
|  |  |  |  | $\mathrm{flH}^{\prime}=24 \mathrm{MHz}^{\text {Note } 3}$ | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 4.1 | 6.6 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 4.1 | 6.6 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}{ }^{\text {Note }} 3$ | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 3.0 | 4.7 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 3.0 | 4.7 | mA |
|  |  |  | LS (low- | $\mathrm{flH}_{\mathrm{H}}=8 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $V_{\text {do }}=3.0 \mathrm{~V}$ |  | 1.3 | 2.1 | mA |
|  |  |  | speed main) mode Note 5 |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.3 | 2.1 | mA |
|  |  |  | LV (low- | $\mathrm{flH}_{\mathrm{H}}=4 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $V_{D D}=3.0 \mathrm{~V}$ |  | 1.3 | 1.8 | mA |
|  |  |  | voltage main) mode Note 5 |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.3 | 1.8 | mA |
|  |  |  | HS (highspeed main) mode Note 5 | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.4 | 5.5 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.6 | 5.7 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.4 | 5.5 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.6 | 5.7 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note 2 }}, \\ & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.1 | 3.2 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.1 | 3.2 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.1 | 3.2 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.1 | 3.2 | mA |
|  |  |  | LS (lowspeed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=8 \mathrm{MHz}^{\text {Note 2 }}, \\ & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.2 | 2.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.2 | 2.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.2 | 2.0 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.2 | 2.0 | mA |
|  |  |  | Subsystem clock operation | $\text { fsub }=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.8 | 5.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.9 | 6.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.9 | 5.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.0 | 6.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 5.0 | 7.6 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.1 | 7.7 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 5.2 | 9.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.3 | 9.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 5.7 | 13.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.8 | 13.4 | $\mu \mathrm{A}$ |

[^0]Notes 1. Total current flowing into VDd, EVDDo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo, and EVdd1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| HS (high-speed main) mode: | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz |
| :--- | :--- |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| LS (low-speed main) mode: | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz |
| LV (low-voltage main) mode: | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz |

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

## $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD} 0=\mathrm{EVDD1} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss $\left.=\mathrm{EVsso}=\mathrm{EVss} 1=0 \mathrm{~V}\right)(2 / 2)$

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD2 <br> Note 2 | HALT <br> mode | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\mathrm{fiH}=32 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.62 | 1.86 | mA |
|  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 0.62 | 1.86 | mA |
|  |  |  |  | $\mathrm{fiH}^{\prime}=24 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.50 | 1.45 | mA |
|  |  |  |  |  | $V_{\text {do }}=3.0 \mathrm{~V}$ |  | 0.50 | 1.45 | mA |
|  |  |  |  | $\mathrm{fiH}^{\prime}=16 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{dD}}=5.0 \mathrm{~V}$ |  | 0.44 | 1.11 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.44 | 1.11 | mA |
|  |  |  | LS (low-speed main) mode Note 7 | $\mathrm{fiH}=8 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 290 | 620 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 290 | 620 | $\mu \mathrm{A}$ |
|  |  |  | LV (lowvoltage main) mode Note 7 | $\mathrm{fiH}=4 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 440 | 680 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 440 | 680 | $\mu \mathrm{A}$ |
|  |  |  | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 1.08 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.28 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 1.08 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.28 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 0.63 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.71 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 0.63 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.71 | mA |
|  |  |  | LS (low-speed main) mode Note 7 | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{VDD}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 110 | 360 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 420 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 110 | 360 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 420 | $\mu \mathrm{A}$ |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.28 | 0.61 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.47 | 0.80 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsuB}=32.768 \mathrm{kHz} z^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.34 | 0.61 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.53 | 0.80 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.41 | 2.30 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.60 | 2.49 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.64 | 4.03 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.83 | 4.22 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 1.09 | 8.04 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.28 | 8.23 | $\mu \mathrm{A}$ |
|  | IdD3 ${ }^{\text {Note } 6}$ | STOP mode ${ }^{\text {Note } 8}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.19 | 0.52 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.25 | 0.52 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.32 | 2.21 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.55 | 3.94 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 1.00 | 7.95 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into VDd, EVDDo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVDDo, and EVdD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
LS (low-speed main) mode: $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz
8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDdo}=\mathrm{EVDD1} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol |  |  | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current ${ }^{\text {Note } 1}$ | IdD1 | Operating mode | HS (highspeed main) mode Note 5 | $\mathrm{fiH}=32 \mathrm{MHz}{ }^{\text {Note } 3}$ | Basic operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.6 |  | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\text {dD }}=3.0 \mathrm{~V}$ |  | 2.6 |  | mA |
|  |  |  |  |  | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 6.1 | 9.5 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 6.1 | 9.5 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 4.8 | 7.4 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 4.8 | 7.4 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}{ }^{\text {Note }} 3$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 3.5 | 5.3 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 3.5 | 5.3 | mA |
|  |  |  | LS (lowspeed main) mode Note 5 | $\mathrm{fiH}=8 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.5 | 2.3 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.5 | 2.3 | mA |
|  |  |  | LV (lowvoltage main) mode Note 5 | $\mathrm{flH}_{\mathrm{H}}=4 \mathrm{MHz}{ }^{\text {Note }} 3$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 1.5 | 2.0 | mA |
|  |  |  |  |  |  | $V_{\text {dD }}=2.0 \mathrm{~V}$ |  | 1.5 | 2.0 | mA |
|  |  |  | HS (highspeed main) mode Note 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.9 | 6.1 | mA |
|  |  |  |  |  |  | Resonator connection |  | 4.1 | 6.3 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.9 | 6.1 | mA |
|  |  |  |  |  |  | Resonator connection |  | 4.1 | 6.3 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz} z^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.5 | 3.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.5 | 3.7 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.5 | 3.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.5 | 3.7 | mA |
|  |  |  | LS (lowspeed main) mode Note 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.4 | 2.2 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.4 | 2.2 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.4 | 2.2 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.4 | 2.2 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \mathrm{fsub}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \end{aligned}$$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 5.4 | 6.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.5 | 6.6 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 5.5 | 6.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.6 | 6.6 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \end{aligned}$$\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 5.6 | 9.4 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.7 | 9.5 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsub}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \end{aligned}$$\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 5.9 | 12.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 6.0 | 12.1 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsub}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 6.6 | 16.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 6.7 | 16.4 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vdd, EVDDo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to $V_{D D}, E V_{D D o}$, and $E V_{D D 1}$, or $V_{s s}$, $E V_{s s o}$, and $E V_{s s 1}$. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz |  |
| :--- | :--- |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| LS (low-speed main) mode: | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz |
| LV (low-voltage main) mode: | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz |

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss $\left.=\mathrm{EVss} 0=E V \mathrm{ss} 1=0 \mathrm{~V}\right)(2 / 2)$

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD2 <br> Note 2 | HALT mode | HS (highspeed main) mode Note 7 | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.62 | 1.89 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{dd}}=3.0 \mathrm{~V}$ |  | 0.62 | 1.89 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 4 | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 0.50 | 1.48 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.50 | 1.48 | mA |
|  |  |  |  | $\mathrm{flH}=16 \mathrm{MHz}$ Note 4 | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 0.44 | 1.12 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.44 | 1.12 | mA |
|  |  |  | LS (low-speed main) mode Note 7 | $\mathrm{fiH}_{1 /}=8 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 290 | 620 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 290 | 620 | $\mu \mathrm{A}$ |
|  |  |  | LV (lowvoltage main) mode Note 7 | $\mathrm{fiH}=4 \mathrm{MHz}{ }^{\text {Note }} 4$ | $\mathrm{V}_{\text {dD }}=3.0 \mathrm{~V}$ |  | 460 | 700 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 460 | 700 | $\mu \mathrm{A}$ |
|  |  |  | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 1.14 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.34 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 1.14 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 1.34 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz} \mathrm{Z}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 0.68 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.76 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 0.68 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 0.76 | mA |
|  |  |  | LS (low-speed main) mode Note 7 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{VDD}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 110 | 390 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 450 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 110 | 390 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 160 | 450 | $\mu \mathrm{A}$ |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.31 | 0.66 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.50 | 0.85 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.38 | 0.66 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.57 | 0.85 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.47 | 3.49 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.66 | 3.68 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.80 | 6.10 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.99 | 6.29 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 1.52 | 10.46 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.71 | 10.65 | $\mu \mathrm{A}$ |
|  | IDD3 ${ }^{\text {Note }} 6$ | STOP modeNote 8 | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.19 | 0.54 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.26 | 0.54 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.35 | 3.37 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.68 | 5.98 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 1.40 | 10.34 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into VDd, EVDDo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVDDo, and EVdD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
LS (low-speed main) mode: $1.8 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz
8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## (4) Peripheral Functions (Common to all products)

## $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD} 0=E V \mathrm{DD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss = EVsso = EVss1 = 0 V )

| Parameter | Symbol |  | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed onchip oscillator operating current | IFIL ${ }^{\text {Note } 1}$ |  |  |  | 0.20 |  | $\mu \mathrm{A}$ |
| RTC operating current | IRTC <br> Notes 1, 2, 3 |  |  |  | 0.02 |  | $\mu \mathrm{A}$ |
| 12-bit interval timer operating current | $\mathrm{lit}^{\text {Notes 1, 2, }} 4$ |  |  |  | 0.02 |  | $\mu \mathrm{A}$ |
| Watchdog timer operating current | Iwdt <br> Notes 1, 2, 5 | $\mathrm{fil}=15 \mathrm{kHz}$ |  |  | 0.22 |  | $\mu \mathrm{A}$ |
| A/D converter | $\mathrm{I}_{\text {ADC }}$ Notes 1, 6 | When | Normal mode, $\mathrm{AV}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.3 | 1.7 | mA |
|  |  | conversion at maximum speed | Low voltage mode, $\mathrm{AV}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | IAdref Note 1 |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| Temperature sensor operating current | ITMPS $^{\text {Note }} 1$ |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| LVD operating current | ILVI ${ }^{\text {Notes 1,7 }}$ |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Selfprogramming operating current | IfSP Notes 1, 9 |  |  |  | 2.50 | 12.20 | mA |
| BGO operating current | Ibgo ${ }^{\text {Notes } 1,8}$ |  |  |  | 2.50 | 12.20 | mA |
| SNOOZE operating current | Isnoz Note 1 | ADC operation | The mode is performed ${ }^{\text {Note } 10}$ |  | 0.50 | 0.60 | mA |
|  |  |  | The A/D conversion operations are performed, Low voltage mode, $A V_{\text {REFP }}=$ $V_{D D}=3.0 \mathrm{~V}$ |  | 1.20 | 1.44 | mA |
|  |  | CSI/UART operation |  |  | 0.70 | 0.84 | mA |

Notes 1. Current flowing to Vdd.
2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IdD2, and IrTc, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, Ifil should be added. IdD2 subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIt, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFll should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IwDT when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IdD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.

Notes 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of Idd1, IdD2 or Iddз and ILvd when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fiL: Low-speed on-chip oscillator clock frequency
2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
3. fcıк: CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

### 2.4 AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD} 0=\mathrm{EVDD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fmain) operation | HS (high-speed main) mode |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LS (low-speed main) mode |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LV (low-voltage main) mode |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.25 |  | 1 | $\mu \mathrm{s}$ |
|  |  | Subsystem clock (fsub) operation |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 28.5 | 30.5 | 31.3 | $\mu \mathrm{s}$ |
|  |  | In the self programming mode | HS (high-speed main) mode |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.03125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LS (low-speed main) mode |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.125 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  | LV (low-voltage main) mode |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.25 |  | 1 | $\mu \mathrm{s}$ |
| External system clock frequency | fex | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  |  | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  |  | 1.0 |  | 16.0 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.4 \mathrm{~V}$ |  |  |  | 1.0 |  | 8.0 | MHz |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  |  | 1.0 |  | 4.0 | MHz |
|  | fexs |  |  |  |  | 32 |  | 35 | kHz |
| External system clock input highlevel width, low-level width | texh, texL | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  |  | 24 |  |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  |  | 30 |  |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.4 \mathrm{~V}$ |  |  |  | 60 |  |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  |  | 120 |  |  | ns |
|  | texhs, texls |  |  |  |  | 13.7 |  |  | $\mu \mathrm{s}$ |
| TIOO to TI07, TI10 to TI17 input high-level width, low-level width | tтin, tTIL |  |  |  |  | 1/fмск +10 |  |  | $n \mathrm{~S}^{\text {Note }}$ |
| TO00 to TO07, TO10 to TO17 output frequency | fтo | HS (high-speed main) mode |  | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  |  |  | 16 | MHz |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }}<4.0 \mathrm{~V}$ |  |  |  | 8 | MHz |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{<} 2.7 \mathrm{~V}$ |  |  |  | 4 | MHz |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }}<1.8 \mathrm{~V}$ |  |  |  | 2 | MHz |
|  |  | LS (low-speed main) mode |  | 1.8 V S | EVdoo $\leq 5.5 \mathrm{~V}$ |  |  | 4 | MHz |
|  |  |  |  | 1.6 V S | EVdoo < 1.8 V |  |  | 2 | MHz |
|  |  | LV (low-voltage main) mode |  | $1.6 \mathrm{~V} \leq$ | EVdoo $\leq 5.5 \mathrm{~V}$ |  |  | 2 | MHz |
| PCLBUZO, PCLBUZ1 output frequency | fPCL | HS (high-speed main) mode |  | 4.0 V < | EVdDo $\leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  |  | 2.7 V S | EVddo < 4.0 V |  |  | 8 | MHz |
|  |  |  |  | 1.8 V < | EVddo < 2.7 V |  |  | 4 | MHz |
|  |  |  |  | 1.6 V < | EVddo < 1.8 V |  |  | 2 | MHz |
|  |  | LS (low-speed main) mode |  | $1.8 \mathrm{~V} \leq$ | EVddo $\leq 5.5 \mathrm{~V}$ |  |  | 4 | MHz |
|  |  |  |  | 1.6 V S | EVddo < 1.8 V |  |  | 2 | MHz |
|  |  | LV (low-voltage main) mode |  | 1.8 V S | EVddo $\leq 5.5 \mathrm{~V}$ |  |  | 4 | MHz |
|  |  |  |  | 1.6 V S | EVdoo < 1.8 V |  |  | 2 | MHz |
| Interrupt input high-level width, low-level width | tinth, tintl | INTP0 |  | $1.6 \mathrm{~V} \leq$ | $\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
|  |  | INTP1 to INTP11 |  | $1.6 \mathrm{~V} \leq$ | EVdoo $\leq 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Key interrupt input low-level width | tkR | KR0 to KR7 |  | 1.8 V S | EVdDo $\leq 5.5 \mathrm{~V}$ | 250 |  |  | ns |
|  |  |  |  | $1.6 \mathrm{~V} \leq$ | EVddo < 1.8 V | 1 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  |  |  | 10 |  |  | $\mu \mathrm{s}$ |

(Note and Remark are listed on the next page.)

Note The following conditions are required for low voltage interface when EvDDo < VDD
$1.8 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ : MIN. 125 ns
$1.6 \mathrm{~V} \leq \mathrm{EV}$ DDo < 1.8 V : MIN. 250 ns

## Remark fмск: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).
m : Unit number $(\mathrm{m}=0,1), \mathrm{n}$ : Channel number ( $\mathrm{n}=0$ to 7 ))

## Minimum Instruction Execution Time during Main System Clock Operation



Tcy vs VDD (LS (low-speed main) mode)

_- When the high-speed on-chip oscillator clock is selected
---- During self programming
_...- When high-speed system clock is selected

Tcy vs Vdd (LV (low-voltage main) mode)


AC Timing Test Points


## External System Clock Timing



## TI/TO Timing



TO00 to TO07, TO10 to TO17


## Interrupt Request Input Timing



## Key Interrupt Input Timing



## RESET Input Timing



### 2.5 Peripheral Functions Characteristics

## AC Timing Test Points



### 2.5.1 Serial array unit

(1) During communication at same potential (UART mode)



Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The following conditions are required for low voltage interface when Evddo < Vdd.
$2.4 \mathrm{~V} \leq \mathrm{EV}$ doo < 2.7 V : MAX. 2.6 Mbps
$1.8 \mathrm{~V} \leq$ EVdoo $<2.4 \mathrm{~V}$ : MAX. 1.3 Mbps
$1.6 \mathrm{~V} \leq \mathrm{EV}$ doo < 1.8 V : MAX. 0.6 Mbps
3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLк) are:

HS (high-speed main) mode: $\quad 32 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
$16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LS (low-speed main) mode: $\quad 8 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LV (low-voltage main) mode: $\quad 4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{Vdd} \leq 5.5 \mathrm{~V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remarks 1. $q$ : UART number ( $q=0$ to 3 ), $g$ : PIM and POM number ( $g=0,1,8,14$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 )
(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSIOO only)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=E V_{\mathrm{DD} 1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV} \mathrm{Ss}_{1}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcyı | $\mathrm{tkcy}_{1} \geq 2 / \mathrm{fc}$ LK | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\text {DDo }} \leq 5.5 \mathrm{~V}$ | 62.5 |  | 250 |  | 500 |  | ns |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ | 83.3 |  | 250 |  | 500 |  | ns |
| SCKp high-/low-level width | tкн1, <br> tкı1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 7 |  | tкcyı/2 50 |  | tкCy1/2 - <br> 50 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | $\left\lvert\, \begin{gathered} \mathrm{tkCri}^{2} / 2- \\ 10 \end{gathered}\right.$ |  | $\left\|\begin{array}{c} \mathrm{tkč}_{\mathrm{K}} / 2 \\ 50 \end{array}\right\|$ |  | tксү1/2 - <br> 50 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsik1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 23 |  | 110 |  | 110 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 33 |  | 110 |  | 110 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) Note 2 | tksı1 | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso1 | $\mathrm{C}=20 \mathrm{pF}$ Note 4 |  |  | 10 |  | 10 |  | 10 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn = 1, or DAPmn = 1 and CKPmn = 0 .
4. $C$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. This value is valid only when CSIOO's peripheral I/O redirect function is not used.
2. $p$ : CSI number $(p=00)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0)$,
g : PIM and POM numbers ( $\mathrm{g}=1$ )
3. $\mathrm{f}_{м с к}$ : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n : Channel number $(\mathrm{mn}=00)$ )
(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV}$ ss $1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcy ${ }_{1}$ | $\mathrm{tkCY}^{1} \geq$ 4/fcLk | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ | 125 |  | 500 |  | 1000 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ | 250 |  | 500 |  | 1000 |  | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ | 500 |  | 500 |  | 1000 |  | ns |
|  |  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ | 1000 |  | 1000 |  | 1000 |  | ns |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ | - |  | 1000 |  | 1000 |  | ns |
| SCKp high-/low-level width | tkH1, <br> tкı1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\text {DDo }} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 12 |  | $\begin{gathered} \mathrm{t}_{\mathrm{K} \subset \mathrm{Y} 1} / 2- \\ 50 \end{gathered}$ |  | tксү1/2 50 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 - $18$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCy} 1} / 2- \\ 50 \end{gathered}$ |  | tксү1/2 50 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 38 |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCr} 1} / 2- \\ 50 \end{gathered}$ |  | tкcrı1 2 - <br> 50 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 50 |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} / 2- \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2- \\ 50 \end{gathered}$ |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | tксү1/2 - <br> 100 |  | $\begin{gathered} \text { tкcy1/2 - } \\ 100 \end{gathered}$ |  | tксү1/2 - <br> 100 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | - |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCr} 1} / 2 \\ 100 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{Kcr} 1} / 2 \\ 100 \end{gathered}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsik1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 44 |  | 110 |  | 110 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDo}^{5} 5.5 \mathrm{~V}$ |  | 44 |  | 110 |  | 110 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 75 |  | 110 |  | 110 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 110 |  | 110 |  | 110 |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 220 |  | 220 |  | 220 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | - |  | 220 |  | 220 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tksı1 | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 19 |  | 19 |  | 19 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | - |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso1 | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V} \\ & \mathrm{C}=30 \mathrm{pF}^{\text {Note } 4} \end{aligned}$ |  |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V} \\ & \mathrm{C}=30 \mathrm{pF}^{\text {Note } 4} \end{aligned}$ |  |  | - |  | 25 |  | 25 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1 , or DAPmn = 1 and CKPmn $=0$.
4. $C$ is the load capacitance of the SCKp and SOp output lines.

## Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin

 by using port input mode register g (PIMg) and port output mode register g ( POMg ).Remarks 1. p : CSI number ( $\mathrm{p}=00,01,10,11,20,21,30,31$ ), $m$ : Unit number $(\mathrm{m}=0,1)$, n : Channel number $(\mathrm{n}=0$ to 3$)$, g : PIM and POM numbers ( $\mathrm{g}=0,1,4,5,8,14$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 ) )
(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV}$ DD0 $=\mathrm{EVDD1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV} \mathrm{ss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time Note 5 | tkcy2 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 20 MHz < fmck | 8/fммк |  | - |  | - |  | ns |
|  |  |  | $\mathrm{f}_{\text {MCK }} \leq 20 \mathrm{MHz}$ | 6/fmск |  | 6/fмск |  | 6/fmck |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ | 16 MHz < $\mathrm{fmck}^{\text {¢ }}$ | 8/fmск |  | - |  | - |  | ns |
|  |  |  | $\mathrm{f}_{\text {MCK }} \leq 16 \mathrm{MHz}$ | 6/fmск |  | 6/fмск |  | 6/fmск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 6/fмск and 500 |  | $\begin{gathered} \text { 6/fмск } \\ \text { and } \\ 500 \end{gathered}$ |  | 6/fмск <br> and 500 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 6/fмск and 750 |  | $\begin{gathered} 6 / f_{\text {мск }} \\ \text { and } \\ 750 \end{gathered}$ |  | 6/fмск <br> and 750 |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 6/fмск and 1500 |  | $\begin{gathered} \text { 6/fмек } \\ \text { and } \\ 1500 \end{gathered}$ |  | $\begin{gathered} 6 / f м с к \\ \text { and } \\ 1500 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | - |  | $\begin{gathered} \text { 6/fмск } \\ \text { and } \\ 1500 \end{gathered}$ |  | $\begin{gathered} 6 / f_{\text {mск }} \\ \text { and } \\ 1500 \end{gathered}$ |  | ns |
| SCKp high-/lowlevel width | $\begin{aligned} & \text { tкH2, } \\ & \text { tкL2 } \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | tксү2/2-7 |  | $\begin{gathered} \text { tkcy2/2 } \\ -7 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kCy}} 2 / 2 \\ -7 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | tксуг/2-8 |  | $\begin{gathered} \mathrm{t}_{\mathrm{Kcy}} / 2 \\ -8 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{2} / 2 \\ -8 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{t} 2} / 2- \\ 18 \end{gathered}$ |  | $\begin{gathered} \text { tkcy2/2 } \\ -18 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{2} / 2 \\ -18 \end{gathered}$ |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} / 2- \\ 66 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kcy}} / 2 \\ -66 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{k}} / 2 \\ -66 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | - |  | $\begin{gathered} \mathrm{tkCr}_{2} / 2 \\ -66 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{2} / 2 \\ -66 \end{gathered}$ |  | ns |

(Notes, Caution, and Remarks are listed on the next page.)
(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2)


| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Slp setup time (to SCKp $\uparrow$ ) Note 1 | tsik2 | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 1/fmск +20 |  | 1/fмск+30 |  | 1/fмск +30 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 1/fмск +30 |  | 1/fмск+30 |  | 1/fмск+30 |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +40 |  | 1/fмск+40 |  | 1/fмск +40 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{Vdo}^{5} 5.5 \mathrm{~V}$ |  | - |  | 1/fмск+40 |  | 1/fмск +40 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 2 | tksi2 | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +31 |  | 1/fмск+31 |  | 1/fмск+31 |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 1/fмск + 250 |  | 1/fмск + $250$ |  | $\begin{gathered} \text { 1/fмск }+ \\ 250 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | - |  | 1/fмск+ 250 |  | 1/fмск+ 250 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | $\begin{aligned} & \mathrm{C}=30 \\ & \mathrm{pF} \text { Note } 4 \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 2/fмск+ <br> 44 |  | $\begin{gathered} \text { 2/fмско+ } \\ 110 \end{gathered}$ |  | $\begin{gathered} \text { 2/fмск+ } \\ 110 \end{gathered}$ | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { 2/fмск+ } \\ 75 \end{gathered}$ |  | $\begin{gathered} \text { 2/fмскн+ } \\ 110 \end{gathered}$ |  | $\begin{gathered} \text { 2/fмск }+ \\ 110 \end{gathered}$ | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { 2/fмск+ } \\ 110 \end{gathered}$ |  | 2/fмск+ <br> 110 |  | $\begin{gathered} \text { 2/fмск }+ \\ 110 \end{gathered}$ | ns |
|  |  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { 2/fмск+ } \\ 220 \end{gathered}$ |  | $\begin{aligned} & \text { 2/f } \mathrm{fmCK}^{+} \\ & 220 \end{aligned}$ |  | $\begin{gathered} \text { 2/fмск+ } \\ 220 \end{gathered}$ | ns |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | - |  | 2/fмск+ <br> 220 |  | $\begin{gathered} \text { 2/fмск+ } \\ 220 \end{gathered}$ | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. C is the load capacitance of the SOp output lines.
5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g ( POMg ).

Remarks 1. $p: \operatorname{CSI}$ number ( $p=00,01,10,11,20,21,30,31$ ), $m$ : Unit number $(m=0,1)$,
n : Channel number ( $\mathrm{n}=0$ to 3 ), g : PIM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13) )

CSI mode connection diagram (during communication at same potential)


CSI mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (during communication at same potential) (When DAPmn =0 and CKPmn =1, or DAPmn = 1 and CKPmn $=0$.)


Remarks 1. p: CSI number ( $\mathrm{p}=00,01,10,11,20,21,30,31$ )
2. m : Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 )
(5) During communication at same potential (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (1/2)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{gathered} 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 400 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 400 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{aligned} & 400 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 400 \\ & \text { Note } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{EVDDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $\begin{gathered} 250 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{aligned} & 250 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & \text { Note } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ |  | - |  | $\begin{aligned} & 250 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & \text { Note } 1 \end{aligned}$ | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{array}{\|l} 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \\ \hline \end{array}$ | 1550 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 1850 |  | 1850 |  | 1850 |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | - |  | 1850 |  | 1850 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 475 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{array}{\|l} 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \\ \hline \end{array}$ | 1150 |  | 1150 |  | 1150 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}^{<}<2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 1550 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}_{<} 1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | 1850 |  | 1850 |  | 1850 |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | - |  | 1850 |  | 1850 |  | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)
(5) During communication at same potential (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV} \mathrm{Vs}_{0}=\mathrm{EV} \mathrm{Ss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Data setup time (reception) | tsu:DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1/fмск + $85^{\text {Note2 }}$ |  | $\begin{aligned} & \hline \text { 1/f } \mathrm{fmck} \\ & +145 \\ & \text { Note2 } \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +145 \\ & \text { Note2 } \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{\leq 5} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +145 \\ & \text { Note2 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { 1/f } \mathrm{m}_{\mathrm{CK}} \\ & +145 \\ & \text { Note2 } \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +145 \\ & \text { Note2 } \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDDO}<2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 1 / \mathrm{f}_{\text {MCK }} \\ +230 \\ \text { Note2 } \end{gathered}$ |  | $\begin{gathered} \hline \text { 1/fmck } \\ +230 \\ \text { Note2 } \end{gathered}$ |  | $\begin{aligned} & 1 / \text { fmck }^{+230} \end{aligned}$ <br> Note2 |  | ns |
|  |  | $\begin{aligned} & 1.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +290 \\ & \text { Note2 } \end{aligned}$ |  | $\begin{gathered} 1 / \mathrm{f}_{\mathrm{MCK}} \\ +290 \\ \text { Note2 } \end{gathered}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +290 \\ & \text { Note2 } \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | - |  | $\begin{gathered} 1 / \mathrm{f}_{\mathrm{MCK}} \\ +290 \\ \text { Note2 } \end{gathered}$ |  | $\begin{aligned} & \text { 1/fMCK } \\ & +290 \\ & \text { Note2 } \end{aligned}$ |  | ns |
| Data hold time (transmission) | thd:dat | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E V_{\mathrm{DDO}}<2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
|  |  | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}^{<} 1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |
|  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}<1.8 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5 \mathrm{k} \Omega \end{aligned}$ | - |  | 0 | 405 | 0 | 405 | ns |

Notes 1. The value must also be equal to or less than fмск/4.
2. Set the $f_{м с к}$ value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register $g$ (PIMg) and port output mode register $h$ (POMh).
(Remarks are listed on the next page.)

Simplified $I^{2} C$ mode mode connection diagram (during communication at same potential)


Simplified $I^{2} C$ mode serial transfer timing (during communication at same potential)


Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SDAr) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance
2. r: IIC number ( $r=00,01,10,11,20,21,30,31$ ), $g$ : PIM number ( $g=0,1,4,5,8,14$ ), h: POM number ( $\mathrm{g}=0,1,4,5,7$ to 9,14 )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register $m n$ (SMRmn). $m$ : Unit number $(m=0,1)$, n : Channel number ( $\mathrm{n}=0$ to 3 ), $\mathrm{mn}=00$ to 03,10 to 13 )
(6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (1/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0}=\mathrm{EVDD} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV} \mathrm{ss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \text { fmck/6 } \\ & \text { Note } \end{aligned}$ |  | fмск/6 <br> Note 1 |  | fмск/6 <br> Note 1 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\mathrm{MCK}}=\mathrm{fcLK}^{\text {Note }} 4$ |  | 5.3 |  | 1.3 |  | 0.6 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{f}_{\mathrm{McK}} / 6 \\ \text { Note } 1 \end{gathered}$ |  | fmck/6 <br> Note 1 |  | fмск/6 <br> Note 1 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\text {MCK }}=\mathrm{fcLK}^{\text {Note }} 4$ |  | 5.3 |  | 1.3 |  | 0.6 | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{fmCK}_{\mathrm{Mc}} \\ \text { Notes } 1 \text { to } \end{gathered}$ |  | fmск/6 Notes 1,2 |  | $\begin{gathered} \mathrm{fmCK}_{\mathrm{MCK}} / 6 \\ \text { Notes } 1,2 \end{gathered}$ | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fmCK}_{\mathrm{f}}=\mathrm{fcLK}^{\text {Note }} 4$ |  | 5.3 |  | 1.3 |  | 0.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. Use it with $E V_{D D O} \geq V_{b}$.
3. The following conditions are required for low voltage interface when EvdDo < VDD.
$2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ : MAX. 2.6 Mbps
$1.8 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.4 \mathrm{~V}$ : MAX. 1.3 Mbps
4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcık) are:
$\begin{array}{ll}\text { HS (high-speed main) mode: } & 32 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\ & 16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}) \\ \text { LS (low-speed main) mode: } & 8 \mathrm{MHz}\left(1.8 \mathrm{~V} \leq \mathrm{VDD}^{5} \leq 5.5 \mathrm{~V}\right) \\ \text { LV (low-voltage main) mode: } & 4 \mathrm{MHz}\left(1.6 \mathrm{~V} \leq \mathrm{VDD}^{5} \leq 5.5 \mathrm{~V}\right)\end{array}$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VdD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. q : UART number $(\mathrm{q}=0$ to 3$)$, g : PIM and POM number $(\mathrm{g}=0,1,8,14)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13)
4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.
(6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (2/2)


| Parameter | Symbol | Conditions |  |  | HS (highspeed main) Mode |  | LS (low-speed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V} D \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | Note 1 |  | Note 1 |  | Note 1 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}= \\ & 1.4 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 2.8 \\ \text { Note } 2 \end{gathered}$ |  | $\begin{gathered} 2.8 \\ \text { Note 2 } \end{gathered}$ |  | $\begin{gathered} 2.8 \\ \text { Note } 2 \end{gathered}$ | Mbps |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDo }}<4.0 \mathrm{~V}$, |  |  | Note 3 |  | Note 3 |  | Note 3 | bps |
|  |  |  | $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ | Theoretical value of the maximum transfer rate $\begin{aligned} & C_{b}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}= \\ & 2.7 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 1.2 \\ \text { Note } 4 \end{gathered}$ |  | $\begin{gathered} 1.2 \\ \text { Note } 4 \end{gathered}$ |  | $\begin{gathered} 1.2 \\ \text { Note } 4 \end{gathered}$ | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{E} \mathrm{~V} D \mathrm{DDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | Notes <br> 5, 6 |  | Notes 5, 6 |  | Notes 5, 6 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}= \\ & 5.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.43 \\ & \text { Note } 7 \end{aligned}$ |  | $\begin{aligned} & 0.43 \\ & \text { Note } 7 \end{aligned}$ |  | $\begin{aligned} & 0.43 \\ & \text { Note } 7 \end{aligned}$ | Mbps |

Notes 1. The smaller maximum transfer rate derived by using fмск/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\} \times 3}[\mathrm{bps}]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

Notes 3. The smaller maximum transfer rate derived by using $\mathrm{fmck}_{\mathrm{m}} / 6$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}<4.0 \mathrm{~V}$ and $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{C}_{b} \times \mathrm{R}_{\mathrm{b}} \times \ln \left(1-\frac{2.0}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100[\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
5. Use it with $E V_{D D O} \geq V_{b}$.
6. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}_{0}<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\} \times 3}[\mathrm{bps}]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb}_{\mathrm{b}} \times \mathrm{R}_{\mathrm{b}} \times \ln \left(1-\frac{1.5}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdo tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

## UART mode connection diagram (during communication at different potential)



## UART mode bit width (during communication at different potential) (reference)



Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (TxDq) pull-up resistance,
$\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( TxDq ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. q : UART number ( $\mathrm{q}=0$ to 3 ), g : PIM and POM number $(\mathrm{g}=0,1,8,14)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 ))
4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.
(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSIOO only) (1/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV}$ ss $1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tксү1 | tксү1 $^{2} \mathbf{2}$ /fclk | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDo} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 200 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDo}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 300 |  | 1150 |  | 1150 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\mathrm{t}_{\mathrm{k} \subset ү 1} / 2-$ $50$ |  | tксү1/2 50 |  | $\mathrm{tkcy}_{1} / 2$ 50 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2 - $120$ |  | tксү1/2 - $120$ |  | tKcyı $/ 2$ - $120$ |  | ns |
| SCKp low-level width | tkL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{\leq} 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\mathrm{t}_{\mathrm{k} \subset \curlyvee} 1 / 2-$ $7$ |  | tксү1/2 50 |  | tKcyil2 50 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDo}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tксү1/2 10 |  | tксү1/2 50 |  | tkcyi/2 - <br> 50 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 1}$ | tsıK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 58 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDo}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 121 |  | 479 |  | 479 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note }} 1$ | tksi1 | $\begin{aligned} & 4.0 \vee \leq E V_{D D} \\ & 2.7 \vee \leq V_{b} \leq \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \leq 5.5 \mathrm{~V}, \\ & 0 \mathrm{~V}, \\ & \mathrm{~b}=1.4 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} \\ & 2.3 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & <4.0 \mathrm{~V}, \\ & .7 \mathrm{~V}, \\ & \mathrm{~b}=2.7 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 1 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | 60 |  | 60 |  | 60 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | 130 |  | 130 |  | 130 | $n \mathrm{~s}$ |

(Notes, Caution, and Remarks are listed on the next page.)
(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSIOO only) (2/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EV} \mathrm{VDD}_{1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}^{2}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EVss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SIp setup time (to SCKp $\downarrow$ ) ${ }^{\text {Note } 2}$ | tsİ1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 23 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDo}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 33 |  | 110 |  | 110 |  | ns |
| Slp hold time (from SCKp $\downarrow$ ) ${ }^{\text {Note } 2}$ | tkSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output ${ }^{\text {Note } 2}$ | tksol | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}^{\leq} 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
2. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{R}_{\mathrm{b}}[\Omega]$ :Communication line ( $\mathrm{SCKp}, \mathrm{SOp}$ ) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line ( $\mathrm{SCKp}, \mathrm{SOp}$ ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number $(p=00)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0)$,
g : PIM and POM number $(\mathrm{g}=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ )
4. This value is valid only when CSIOO's peripheral I/O redirect function is not used.
(8) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (1/3)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EVDD1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV} \mathrm{Ss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tkCy}_{1} \geq 4 / \mathrm{fcLK}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}^{\leq} 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 300 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E V_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note }}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 1150 |  | ns |
| SCKp high-level width | $\mathrm{tkH1}^{1}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kc}} \mathrm{r} 1 / 2- \\ 75 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\text {ксу1 }} / 2 \\ 75 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2 \\ 75 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kcy} 1} / 2- \\ 170 \end{gathered}$ |  | $\begin{gathered} \mathrm{tKCY1}^{1} / 2- \\ 170 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2- \\ 170 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E V_{\mathrm{DDD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note }}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{K} C \mathrm{Y} 1} / 2- \\ 458 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} / 2- \\ 458 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCr} 1} / 2 \\ 458 \end{gathered}$ |  | ns |
| SCKp low-level width | tкı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kCr} 1} / 2- \\ 12 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} / 2- \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2- \\ 50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{Vdo}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCr} 1} / 2- \\ 18 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2 \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tKCr}_{1} / 2- \\ 50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{Vdo}^{<} 3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note, } \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kcr} 1} / 2- \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} / 2- \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY} 1} / 2- \\ 50 \end{gathered}$ |  | ns |

Note Use it with $E V_{D D O} \geq V_{b}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $\mathbf{g}$ ( PIMg ) and port output mode register g ( POMg ). For $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.
(Remarks are listed two pages after the next page.)
(8) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (2/3)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SIp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 1}$ | tsIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 81 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 177 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & \hline 1.8 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note }{ }^{2}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 479 |  | 479 |  | 479 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 1}$ | tkSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 1 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 100 |  | 100 |  | 100 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{b}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 195 |  | 195 |  | 195 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note }{ }^{2}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 483 |  | 483 |  | 483 | ns |

Notes

1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
2. Use it with $\mathrm{EV}_{\mathrm{DD}} \geq \mathrm{V}_{\mathrm{b}}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register g ( POMg ). For Vıн and Vı, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the page after the next page.)
(8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (3/3)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SIp setup time (to SCKp $\downarrow$ ) Note 1 | tsik1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E V_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V} \leq 2.0 \mathrm{~V} \text { Note } 2, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 110 |  | 110 |  | 110 |  | ns |
| Slp hold time (from SCKp $\downarrow$ ) ${ }^{\text {Note } 1}$ | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}^{<} 3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V} \leq 2.0 \mathrm{~V} \text { Note } 2, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output ${ }^{\text {Note } 1}$ | tksor | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V} \leq 2.0 \mathrm{~V} \text { Note } 2, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |

Notes

1. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. Use it with $\mathrm{EV}_{\mathrm{DD}} \geq \mathrm{V}_{\mathrm{b}}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register g ( POMg ). For Viн and Vit, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## CSI mode connection diagram (during communication at different potential)



Remarks 1. Rb[ $\Omega$ ]:Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SCKp, SOp ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number ( $p=00,01,10,20,30,31$ ), $m$ : Unit number, $n$ : Channel number ( $\mathrm{mn}=00,01,02,10,12$, 13), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
3. $\mathrm{f}_{\mathrm{m} с к}$ : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00)$ )
4. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0 , or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn =0 and CKPmn =1, or DAPmn = 1 and CKPmn $=0$.)


Remarks 1. $\mathrm{p}: \mathrm{CSI}$ number ( $\mathrm{p}=00,01,10,20,30,31$ ), m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ), $\mathrm{g}: \mathrm{PIM}$ and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
(9) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock input)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EV} \mathrm{DD} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ sso $\left.=\mathrm{EVss} 1=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol | Conditions |  | HS (high-speedmain) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 1}$ | tксү2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | 24 MHz < $\mathrm{fmск}$ | 14/ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{f}_{\text {MCK }} \leq 24 \mathrm{MHz}$ | $\begin{gathered} 12 / \\ \mathrm{f}_{\mathrm{mck}} \end{gathered}$ |  | - |  | - |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 20 \mathrm{MHz}$ | $\begin{aligned} & 10 / \\ & \mathrm{f}_{\mathrm{McK}} \end{aligned}$ |  | - |  | - |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{f}_{\text {мск }} \leq 8 \mathrm{MHz}$ | 8/fмск |  | 16/ <br> fмск |  | - |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 6/fıмск |  | $\begin{gathered} 10 / \\ f_{\mathrm{MCK}} \end{gathered}$ |  | 10/ <br> fмск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $24 \mathrm{MHz}<\mathrm{fmCK}$ | $\begin{gathered} 20 / \\ \mathrm{fmck}^{20} \end{gathered}$ |  | - |  | - |  | ns |
|  |  |  | $20 \mathrm{MHz}<$ fmск $^{5} \mathbf{2 4 \mathrm { MHz }}$ | $16 /$ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | $14 /$ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 16 \mathrm{MHz}$ | $\begin{aligned} & 12 / \\ & \mathrm{f}_{\mathrm{Mck}} \end{aligned}$ |  | - |  | - |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{f}_{\text {MCK }} \leq 8 \mathrm{MHz}$ | 8/fıмск |  | 16/ <br> fмск |  | - |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 6/fмск |  | $10 /$ <br> fмск |  | $10 /$ <br> fмск |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2} \end{aligned}$ | 24 MHz < fмск $^{\text {c }}$ | 48/ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{fmCK}^{5} \leq 24 \mathrm{MHz}$ | $36 /$ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | $32 /$ <br> fмск |  | - |  | - |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 16 \mathrm{MHz}$ | $\begin{gathered} 26 / \\ \text { fмck } \end{gathered}$ |  | - |  | - |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{f}_{\text {мск }} \leq 8 \mathrm{MHz}$ | 16/ <br> fмск |  | 16/ <br> fмск |  | - |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | $10 /$ <br> fмск |  | $10 /$ <br> fмск |  | $10 /$ <br> fмск |  | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)
(9) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock input)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}_{0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ sso $\left.=\mathrm{EVss} 1=0 \mathrm{~V}\right)(2 / 2)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltagemain) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp high-/low-level width | $\begin{aligned} & \text { tкH2, } \\ & \text { tкL2 } \end{aligned}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDO}^{\mathrm{D}} 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{tKCr} 2^{2} / 2- \\ 12 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcr}_{2} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{2} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{tKCY} / 2- \\ 18 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{z}} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{2} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2} \end{aligned}$ | $\begin{gathered} \mathrm{tkč} 2 / 2- \\ 50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcy}_{2} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{2} / 2 \\ -50 \end{gathered}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 3 | tsik2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{fmck} \\ & +20 \end{aligned}$ |  | $\begin{aligned} & 1 / f \text { мск } \\ & +30 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +30 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDO}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{fmck} \\ & +20 \end{aligned}$ |  | 1/fмск $+30$ |  | 1/fмск $+30$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2 \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{fmск} \\ & +30 \end{aligned}$ |  | $\begin{aligned} & 1 / \text { ғмск } \\ & +30 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +30 \end{aligned}$ |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 4}$ | tks 12 |  | $\begin{gathered} 1 / \text { fмск }+ \\ 31 \end{gathered}$ |  | $\begin{gathered} \text { 1/fмск } \\ +31 \end{gathered}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +31 \end{aligned}$ |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 5 | tkso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & \text { 2/fмск } \\ & +120 \end{aligned}$ |  | $\begin{aligned} & \text { 2/fмск } \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f \text { мск } \\ & +573 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{<}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 2 / f \text { мск } \\ & +214 \end{aligned}$ |  | $\begin{gathered} 2 / \text { Амск }+ \\ 573 \end{gathered}$ |  | $\begin{gathered} 2 / \text { fмск }+ \\ 573 \end{gathered}$ | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq E V_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note }{ }^{2}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 2 / f \text { мск } \\ & +573 \end{aligned}$ |  | $\begin{gathered} 2 / \text { fмск }+ \\ 573 \end{gathered}$ |  | $\begin{gathered} 2 / \text { ммск }+ \\ 573 \end{gathered}$ | ns |

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
2. Use it with $E V_{D D O} \geq \mathrm{V}_{\mathrm{b}}$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn = 1. The Slp setup time becomes "to SCKpl" when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
5. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128 -pin products)) mode for the SOp pin and SCKp pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## CSI mode connection diagram (during communication at different potential)



Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SOp) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( SOp ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. p : CSI number $(\mathrm{p}=00,01,10,20,30,31)$, m : Unit number, n : Channel number $(\mathrm{mn}=00,01,02,10,12,13)$, g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ ) )
4. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0 , or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn $=0$.)


Remarks 1. p: CSI number ( $\mathrm{p}=00,01,10,20,30,31$ ), m: Unit number,
n : Channel number ( $\mathrm{mn}=00,01,02,10,12.13$ ), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
(10) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (1/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD0}=\mathrm{EVDD} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ sso $=\mathrm{EV} \mathrm{ss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $1000$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}^{<} 4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}_{0} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 400 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 400 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { ote } 1 \end{aligned}$ | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{gathered} 300 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & \text { Note } 1 \end{aligned}$ | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{D D O} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{b}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{D D O}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 475 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1550 |  | 1550 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1550 |  | 1550 |  | 1550 |  | ns |
| Hold time when SCLr = "H" | thigh | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{D D O} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{b}=2.7 \mathrm{k} \Omega \end{aligned}$ | 245 |  | 610 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{D D O}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{b}=2.7 \mathrm{k} \Omega \end{aligned}$ | 200 |  | 610 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}_{0} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 675 |  | 610 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 600 |  | 610 |  | 610 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 610 |  | 610 |  | 610 |  | ns |

(10) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}_{0}=\mathrm{EV} \mathrm{DD1} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ sso $\left.=\mathrm{EVss} 1=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Data setup time (reception) | tsu:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline 1 / \text { f mck }+ \\ & 135^{\text {Note }} 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{f} \mathrm{mCK} \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{D D o}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \text { 1/fмск }+ \\ & 135^{\text {Note } 3} \end{aligned}$ |  | $\begin{aligned} & 1 / \text { fмск } \\ & +190 \end{aligned}$ $\text { Note } 3$ |  | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 1/f мıск $^{+}$ $190^{\text {Note } 3}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \text { 1/f } \mathrm{f}_{\text {CK }}+ \\ & 190^{\text {Note } 3} \end{aligned}$ |  | $\begin{aligned} & \text { 1/fmCK } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | kHz |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1 / \text { fmck }_{\text {M }} \\ & 190^{\text {Note }} 3 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{MCK}} \\ & +190 \\ & \text { Note } 3 \end{aligned}$ |  | kHz |
| Data hold time (transmission) | thd:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{D D O} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E V_{D D o}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}_{0}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |

Notes 1. The value must also be equal to or less than $\mathrm{f}_{\mathrm{mck}} / 4$.
2. Use it with $E V_{D D O} \geq \mathrm{V}_{\mathrm{b}}$.
3. Set the fмск value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g ( PIMg ) and port output mode register $\mathbf{g}(\mathrm{POMg})$. For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## Simplified $\mathrm{I}^{2} \mathrm{C}$ mode connection diagram (during communication at different potential)



Simplified $I^{2} \mathrm{C}$ mode serial transfer timing (during communication at different potential)


Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SDAr, SCLr) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SDAr, SCLr ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $r$ : IIC number ( $r=00,01,10,20,30,31$ ), $g$ : PIM, POM number ( $g=0,1,4,5,8,14$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ )

### 2.5.2 Serial interface IICA

## (1) $\mathrm{I}^{2} \mathrm{C}$ standard mode



| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLAO clock frequency | fscl | Standard mode: <br> $\mathrm{fcLk} \geq 1 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
|  |  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{5} 5.5 \mathrm{~V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  |  | 0 | 100 | 0 | 100 | kHz |
| Setup time of restart condition | tsu:STA | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\text {ddo }} \leq 5.5 \mathrm{~V}$ |  | - |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {dot }} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 55.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{Ddo}^{5} 5.5 \mathrm{~V}$ |  | - |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}_{0} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | - |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  | - |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 250 |  | 250 |  | 250 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO}^{\leq} \leq 5.5 \mathrm{~V}$ |  | 250 |  | 250 |  | 250 |  | ns |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dDO}} \leq 5.5 \mathrm{~V}$ |  | 250 |  | 250 |  | 250 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | - |  | 250 |  | 250 |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{5} 5.5 \mathrm{~V}$ |  | - |  | 0 | 3.45 | 0 | 3.45 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{Ddo}} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  | - |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 55.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{5} 5.5 \mathrm{~V}$ |  | - |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |

(Notes, Caution and Remark are listed on the next page.)

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral l/O redirection register (PIOR) is 1. At this time, the pin characteristics (Іон1, ІоL1, Vон1, Voli) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $\quad \mathrm{Cb}_{\mathrm{b}}=400 \mathrm{pF}, \mathrm{Rb}=2.7 \mathrm{k} \Omega$

## (2) $I^{2} C$ fast mode



| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLA0 clock frequency | fscL | Fast mode: $\mathrm{fcLk} \geq 3.5 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart condition | tsu:sta | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{5} 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}^{5} 5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  | $\mu \mathrm{s}$ |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} \leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (Іон1, Іоц1, Vон1, Volı) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $\quad \mathrm{C}_{\mathrm{b}}=320 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=1.1 \mathrm{k} \Omega$

## (3) $I^{2} C$ fast mode plus

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EV} \mathrm{VDD} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV}_{\mathrm{ss} 1}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLAO clock frequency | fscl | Fast mode plus: <br> fcık $\geq 10 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 0 | 1000 |  |  | - |  | kHz |
| Setup time of restart condition | tsu:sta | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  |  |  | - |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | 0.5 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | 50 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}$ |  | 0 | 0.45 | - |  | - |  | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EVDDO}^{5} 5.5 \mathrm{~V}$ |  | 0.5 |  | - |  | - |  | $\mu \mathrm{s}$ |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral l/O redirection register (PIOR) is 1. At this time, the pin characteristics (Іон1, Іог1, Vон1, Vol1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $\mathrm{Cb}_{\mathrm{b}}=120 \mathrm{pF}, \mathrm{Rb}=1.1 \mathrm{k} \Omega$
IICA serial transfer timing


Remark $\mathrm{n}=0,1$

### 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | Reference Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | Reference voltage ( + ) = AVREFP <br> Reference voltage ( - ) = AVREFM | Reference voltage ( + ) = VDD <br> Reference voltage ( - ) = Vss | Reference voltage ( + ) = VBGR <br> Reference voltage (-) = AVREFM |
| ANIO to ANI14 | Refer to 2.6.1 (1). | Refer to 2.6.1 (3). | Refer to 2.6.1 (4). |
| ANI16 to ANI26 | Refer to 2.6.1 (2). |  |  |
| Internal reference voltage Temperature sensor output voltage | Refer to 2.6.1 (1). |  | - |

(1) When reference voltage (+)= AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage
$\left(T_{A}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq A V_{\text {REFP }} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{VSS}=0 \mathrm{~V}$, Reference voltage $(+)=A V_{\text {REFP, }}$, Reference voltage $(-)=$ AVrefm $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note }} 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 3.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: ANI2 to ANI14 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 57 |  | 95 | $\mu \mathrm{s}$ |
|  |  | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage <br> (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes 1,2 }}$ | Ezs | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note } 3}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 0.50$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, }} 2$ | Efs | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note } 3}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 0.50$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note } 3}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 5.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note }} 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANI2 to ANI14 |  | 0 |  | AVrefp | V |
|  |  | Internal reference voltage <br> ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{B G R}{ }^{\text {Note } 5}$ |  |  | V |
|  |  | Temperature sensor output voltage ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $\mathrm{V}_{\text {TMPS25 }}{ }^{\text {Note }} 5$ |  |  | V |

(Notes are listed on the next page.)

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {REFP }}<V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{\text {DD }}$.
Zero-scale error/Full-scale error: Add $\pm 0.05 \%$ FSR to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$.
Integral linearity error/ Differential linearity error: Add $\pm 0.5 \mathrm{LSB}$ to the MAX. value when $A V_{\text {REFP }}=V_{D D}$.
4. Values when the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
5. Refer to 2.6.2 Temperature sensorlinternal reference voltage characteristics.
(2) When reference voltage ( + ) = AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANI16 to ANI26
 Reference voltage (+) = AVrefp, Reference voltage ( - ) =AVRefm $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution$\text { EVDDO }=A V_{R E F P}=V_{D D} \text { Notes } \mathbf{3 , 4}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 5.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{A}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note }} 5$ |  | 1.2 | $\pm 8.5$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target ANI pin : ANI16 to ANI26 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 57 |  | 95 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes } 1,2}$ | Ezs | 10-bit resolution <br> $E V_{D D O}=A V_{\text {REFP }}=V_{D D}$ Notes 3,4 | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq 5.5 \mathrm{~V}^{\text {Note } 5}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | Efs | 10-bit resolution$E V D D O=A V_{R E F P}=V_{D D} \text { Notes } 3,4$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note } 5}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution$\text { EVDDO }=A V_{\text {REFP }}=V_{D D} \text { Notes } \mathbf{3 , 4}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}$ Refp $\leq 5.5 \mathrm{~V}^{\text {Note } 5}$ |  |  | $\pm 6.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 10-bit resolution <br> EVDDO $=A V_{\text {REFP }}=V_{D D}{ }^{\text {Notes } 3,4}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note } 5}$ |  |  | $\pm 2.5$ | LSB |
| Analog input voltage | Vain | ANI16 to ANI26 |  | 0 |  | AVrefp and EVDDo | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {refp }}$ < $V_{d d}$, the $M A X$. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {Refp }}=V_{\text {do }}$.
Zero-scale error/Full-scale error: Add $\pm 0.05 \% F S R$ to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$.
Integral linearity error/ Differential linearity error: Add $\pm 0.5 \mathrm{LSB}$ to the MAX . value when $A V_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}$.
4. When $A V_{\text {REFP }}<E V_{D D O} \leq V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 4.0$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{D D}$.
Zero-scale error/Full-scale error: Add $\pm 0.20 \%$ FSR to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$. Integral linearity error/ Differential linearity error: Add $\pm 2.0$ LSB to the MAX. value when $\mathrm{AV}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}$.
5. When the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
(3) When reference voltage ( + ) = Vdd (ADREFP1 $=0$, ADREFP0 $=0$ ), reference voltage $(-)=\operatorname{Vss}$ (ADREFM $=0$ ), target pin : ANIO to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage
 Reference voltage ( - ) = Vss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \text { Note } 3 \end{aligned}$ |  | 1.2 | $\pm 10.5$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: ANIO to ANI14, ANI16 to ANI26 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 57 |  | 95 | $\mu \mathrm{s}$ |
| Conversion time | tconv | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \text { Note } 3 \end{aligned}$ |  |  | $\pm 0.85$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, }} 2$ | Efs | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \text { Note } 3 \end{aligned}$ |  |  | $\pm 0.85$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \text { Note } 3 \end{aligned}$ |  |  | $\pm 6.5$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} \\ & \text { Note } 3 \end{aligned}$ |  |  | $\pm 2.5$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ | ANIO to ANI14 |  | 0 |  | VDD | V |
|  |  | ANI16 to ANI26 |  | 0 |  | EVddo | V |
|  |  | Internal reference voltage <br> ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{B G R}$ Note 4 |  |  | V |
|  |  | Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $\mathrm{V}_{\text {TMPS25 }}{ }^{\text {Note } 4}$ |  |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 $=0$ ), reference voltage ( - ) = AVrefmlANI1 (ADREFM = 1), target pin : ANIO, ANI2 to ANI14, ANI16 to ANI26
 $=\mathrm{V}_{\mathrm{BGR}}{ }^{\text {Note } 3}$, Reference voltage ( - ) $=A V_{\text {REFM }}=0 \mathrm{~V}^{\text {Note } 4}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ |  |  | 0 |  | $V_{\text {BGR }}{ }^{\text {Note } 3}$ | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
4. When reference voltage $(-)=$ Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35 \%$ FSR to the MAX. value when reference voltage $(-)=A V_{\text {REFM }}$. Integral linearity error: Add $\pm 0.5$ LSB to the MAX. value when reference voltage $(-)=A V_{\text {REFM }}$.
Differential linearity error: Add $\pm 0.2$ LSB to the MAX. value when reference voltage ( - ) = AVrefm.

### 2.6.2 Temperature sensorlinternal reference voltage characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature sensor output voltage | VTMPS25 | Setting ADS register $=80 \mathrm{H}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 1.05 |  | V |
| Internal reference voltage | Vbgr | Setting ADS register $=81 \mathrm{H}$ | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | Fvtmps | Temperature sensor that depends on the temperature |  | -3.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Operation stabilization wait time | tamp |  | 5 |  |  | $\mu \mathrm{s}$ |

### 2.6.3 POR circuit characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Detection voltage | VPOR | The power supply voltage is rising. | 1.47 | 1.51 | 1.55 | V |
|  | VPDR | The power supply voltage is falling. | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width ${ }^{\text {Note }}$ | TPW |  | 300 |  |  | $\mu \mathrm{~s}$ |

Note Minimum time required for a POR reset when Vod exceeds below $V_{P D R}$. This is also the minimum time required for a POR reset from when $V_{D D}$ exceeds below 0.7 V to when $V_{D D}$ exceeds $V_{\text {Por }}$ while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 2.6.4 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VLvdo | The power supply voltage is rising. | 3.98 | 4.06 | 4.14 | V |
|  |  |  | The power supply voltage is falling. | 3.90 | 3.98 | 4.06 | V |
|  |  | VLVD1 | The power supply voltage is rising. | 3.68 | 3.75 | 3.82 | V |
|  |  |  | The power supply voltage is falling. | 3.60 | 3.67 | 3.74 | V |
|  |  | VLVD2 | The power supply voltage is rising. | 3.07 | 3.13 | 3.19 | V |
|  |  |  | The power supply voltage is falling. | 3.00 | 3.06 | 3.12 | V |
|  |  | VLVD3 | The power supply voltage is rising. | 2.96 | 3.02 | 3.08 | V |
|  |  |  | The power supply voltage is falling. | 2.90 | 2.96 | 3.02 | V |
|  |  | VLvD4 | The power supply voltage is rising. | 2.86 | 2.92 | 2.97 | V |
|  |  |  | The power supply voltage is falling. | 2.80 | 2.86 | 2.91 | V |
|  |  | VLVD5 | The power supply voltage is rising. | 2.76 | 2.81 | 2.87 | V |
|  |  |  | The power supply voltage is falling. | 2.70 | 2.75 | 2.81 | V |
|  |  | VLvD6 | The power supply voltage is rising. | 2.66 | 2.71 | 2.76 | V |
|  |  |  | The power supply voltage is falling. | 2.60 | 2.65 | 2.70 | V |
|  |  | VLvD7 | The power supply voltage is rising. | 2.56 | 2.61 | 2.66 | V |
|  |  |  | The power supply voltage is falling. | 2.50 | 2.55 | 2.60 | V |
|  |  | VıvD8 | The power supply voltage is rising. | 2.45 | 2.50 | 2.55 | V |
|  |  |  | The power supply voltage is falling. | 2.40 | 2.45 | 2.50 | V |
|  |  | VLVD9 | The power supply voltage is rising. | 2.05 | 2.09 | 2.13 | V |
|  |  |  | The power supply voltage is falling. | 2.00 | 2.04 | 2.08 | V |
|  |  | VLvD10 | The power supply voltage is rising. | 1.94 | 1.98 | 2.02 | V |
|  |  |  | The power supply voltage is falling. | 1.90 | 1.94 | 1.98 | V |
|  |  | VLVD11 | The power supply voltage is rising. | 1.84 | 1.88 | 1.91 | V |
|  |  |  | The power supply voltage is falling. | 1.80 | 1.84 | 1.87 | V |
|  |  | VLvD12 | The power supply voltage is rising. | 1.74 | 1.77 | 1.81 | V |
|  |  |  | The power supply voltage is falling. | 1.70 | 1.73 | 1.77 | V |
|  |  | VLvD13 | The power supply voltage is rising. | 1.64 | 1.67 | 1.70 | V |
|  |  |  | The power supply voltage is falling. | 1.60 | 1.63 | 1.66 | V |
| Minimum pulse width |  | tıw |  | 300 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 300 | $\mu \mathrm{s}$ |

## LVD Detection Voltage of Interrupt \& Reset Mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, V ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt and reset mode | Vlvdao | $V_{\text {POC2, }}$, $\mathrm{VPOC1}$, $\mathrm{V}_{\text {POCO }}=0,0,0$, falling reset voltage |  | 1.60 | 1.63 | 1.66 | V |
|  | VLvDa1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V |
|  |  |  | Falling interrupt voltage | 1.70 | 1.73 | 1.77 | V |
|  | VLVdA2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V |
|  |  |  | Falling interrupt voltage | 1.80 | 1.84 | 1.87 | V |
|  | VLVdA3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|  |  |  | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
|  | V ${ }_{\text {lvdbo }}$ | VPOC2, VPOC1, $\mathrm{V}_{\text {POC0 }}=0,0,1$, falling reset voltage |  | 1.80 | 1.84 | 1.87 | V |
|  | V $\mathrm{lvdB1}$ | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V |
|  |  |  | Falling interrupt voltage | 1.90 | 1.94 | 1.98 | V |
|  | VLVDB2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V |
|  |  |  | Falling interrupt voltage | 2.00 | 2.04 | 2.08 | V |
|  | V ${ }_{\text {lvdb3 }}$ | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V |
|  |  |  | Falling interrupt voltage | 3.00 | 3.06 | 3.12 | V |
|  | V lvdco | $V_{\text {POC2, }}$, $\mathrm{VPOC1}$, $\mathrm{V}_{\text {POCO }}=0,1,0$, falling reset voltage |  | 2.40 | 2.45 | 2.50 | V |
|  | VIvdC1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V |
|  |  |  | Falling interrupt voltage | 2.50 | 2.55 | 2.60 | V |
|  | V LVDC2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V |
|  |  |  | Falling interrupt voltage | 2.60 | 2.65 | 2.70 | V |
|  | VLVDC3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V |
|  |  |  | Falling interrupt voltage | 3.60 | 3.67 | 3.74 | V |
|  | V Lvddo | $V_{\text {POC2, }}$, $\mathrm{V}_{\text {POC1 }}$, $\mathrm{V}_{\text {POCO }}=0,1,1$, falling reset voltage |  | 2.70 | 2.75 | 2.81 | V |
|  | VıvdD1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|  |  |  | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
|  | VıvDD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V |
|  |  |  | Falling interrupt voltage | 2.90 | 2.96 | 3.02 | V |
|  | Vlvdd3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V |
|  |  |  | Falling interrupt voltage | 3.90 | 3.98 | 4.06 | V |

### 2.6.5 Power supply voltage rising slope characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| Power supply voltage rising slope | SvDD |  |  |  | 54 | V/ms |

## Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until Vod reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 RAM Data Retention Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | $1.46^{\text {Note }}$ |  | 5.5 | V |

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.


### 2.8 Flash Memory Programming Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU/peripheral hardware clock frequency | fcLk | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1 |  | 32 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{TA}=85^{\circ} \mathrm{C}$ | 1,000 |  |  | Times |
| Number of data flash rewrites Notes 1, 2, 3 |  | Retained for 1 years $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{T} A=85^{\circ} \mathrm{C}$ | 10,000 |  |  |  |

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

### 2.9 Dedicated Flash Memory Programmer Communication (UART)



| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer rate |  | During serial programming | 115,200 |  | $1,000,000$ | bps |

### 2.10 Timing of Entry to Flash Memory Programming Modes

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{E} \mathrm{VDD1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV} \mathrm{SS} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. |  |  | 100 | ms |
| Time to release the external reset after the TOOLO pin is set to the low level | tsu | POR and LVD reset must be released before the external reset is released. | 10 |  |  | $\mu \mathrm{s}$ |
| Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | thi | POR and LVD reset must be released before the external reset is released. | 1 |  |  | ms |


$<1>$ The low level is input to the TOOLO pin.
$<2>$ The external reset is released (POR and LVD reset must be released before the external reset is released.).
$<3>$ The TOOLO pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
tsu: Time to release the external reset after the TOOLO pin is set to the low level
thD: Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 3. ELECTRICAL SPECIFICATIONS

(G: INDUSTRIAL APPLICATIONS $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+105^{\circ} \mathrm{C}$ )

This chapter describes the following electrical specifications.
Target products G: Industrial applications $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ R5F100xxGxx

Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
2. With products not provided with an EVDDO, EVDD1, EVsso, or EVss1 pin, replace EVDDO and EVVD1 with Vdd, or replace EVsso and EVss1 with Vss.
3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product in the RL78/G13 User's Manual.
4. Please contact Renesas Electronics sales office for derating of operation under $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, see 2. ELECTRICAL SPECIFICATIONS ( $\mathrm{T}_{\mathrm{A}}=-$ 40 to $+85^{\circ} \mathrm{C}$ ).

There are following differences between the products "G: Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ )" and the products "A: Consumer applications, and D: Industrial applications".

| Parameter | Application |  |
| :---: | :---: | :---: |
|  | A: Consumer applications, D: Industrial applications | G: Industrial applications |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ |
| Operating mode Operating voltage range | HS (high-speed main) mode: <br> $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz <br> $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz <br> LS (low-speed main) mode: <br> $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz <br> LV (low-voltage main) mode: <br> $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz | HS (high-speed main) mode only: $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz} \text { to } 32 \mathrm{MHz} \\ & 2.4 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{M}} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz} \text { to } 16 \mathrm{MHz} \end{aligned}$ |
| High-speed on-chip oscillator clock accuracy | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} \\ & \pm 1.0 \% @ \mathrm{~T}_{A}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 1.5 \% @ \mathrm{~T}_{A}=-40 \text { to }-20^{\circ} \mathrm{C} \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{D D}<1.8 \mathrm{~V} \\ & \pm 5.0 \% @ \mathrm{~T}_{A}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 5.5 \% @ \mathrm{~T}_{A}=-40 \text { to }-20^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} \\ & \pm 2.0 \% @ \mathrm{~T}_{A}=+85 \text { to }+105^{\circ} \mathrm{C} \\ & \pm 1.0 \% @ \mathrm{~T}_{A}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 1.5 \% @ \mathrm{~T}_{A}=-40 \text { to }-20^{\circ} \mathrm{C} \end{aligned}$ |
| Serial array unit | UART <br> CSI: fcık/2 (supporting 16 Mbps ), fčk/4 <br> Simplified $I^{2} C$ communication | UART <br> CSI: fclk/4 <br> Simplified $I^{2} \mathrm{C}$ communication |
| IICA | Normal mode <br> Fast mode <br> Fast mode plus | Normal mode Fast mode |
| Voltage detector | Rise detection voltage: 1.67 V to 4.06 V (14 levels) <br> Fall detection voltage: 1.63 V to 3.98 V (14 levels) | Rise detection voltage: 2.61 V to 4.06 V (8 levels) <br> Fall detection voltage: 2.55 V to 3.98 V (8 levels) |

(Remark is listed on the next page.)

Remark The electrical characteristics of the products G: Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ ) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to $\mathbf{3 . 1}$ to $\mathbf{3 . 1 0}$.

### 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)(1 / 2)$

| Parameter | Symbols | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VdD |  | -0.5 to +6.5 | V |
|  | EVdDo, EVDD1 | $E V_{\text {dD }}=E V_{\text {DD } 1}$ | -0.5 to +6.5 | V |
|  | EVsso, EVss1 | $E V_{\text {ss }}=\mathrm{EV}_{\text {ss }}$ | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{\text {DD }}+0.3^{\text {Note } 1} \end{gathered}$ | V |
| Input voltage | $\mathrm{V}_{11}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | $-0.3 \text { to EVDDO }+0.3$ <br> and -0.3 to $V_{D D}+0.3^{\text {Note } 2}$ | V |
|  | $\mathrm{V}_{12}$ | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
|  | V13 | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET | -0.3 to $V_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
| Output voltage | Vo1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | -0.3 to EVDDo +0.3 and -0.3 to $V_{D D}+0.3^{\text {Note } 2}$ | V |
|  | Vo2 | P20 to P27, P150 to P156 | -0.3 to VdD $+0.3^{\text {Note } 2}$ | V |
| Analog input voltage | $\mathrm{V}_{\text {Al1 }}$ | ANI16 to ANI26 |  | V |
|  | $\mathrm{V}_{\text {Al2 }}$ | ANIO to ANI14 | $\begin{gathered} -0.3 \text { to } V_{D D}+0.3 \\ \text { and }-0.3 \text { to } A V_{\operatorname{REF}}(+)+0.3^{\text {Notes } 2,3} \end{gathered}$ | V |

Notes 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
2. Must be 6.5 V or lower.
3. Do not exceed $A V_{\operatorname{REF}}(+)+0.3 \mathrm{~V}$ in case of $A / D$ conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2. $A \mathrm{~V}_{\mathrm{REF}}(+)$ : + side reference voltage of the $\mathrm{A} / \mathrm{D}$ converter.
3. $\mathrm{V}_{\mathrm{ss}}$ : Reference voltage

Absolute Maximum Ratings $\left(\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)(2 / 2)$

| Parameter | Symbols |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | $\mathrm{IOH1}$ | Per pin | ```P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147``` | -40 | mA |
|  |  | Total of all pins $-170 \mathrm{~mA}$ | P00 to P04, P07, P32 to P37, <br> P40 to P47, P102 to P106, P120, <br> P125 to P127, P130, P140 to P145 | -70 | mA |
|  |  |  | P05, P06, P10 to P17, P30, P31, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100, P101, <br> P110 to P117, P146, P147 | -100 | mA |
|  | ІOH2 | Per pin | P20 to P27, P150 to P156 | -0.5 | mA |
|  |  | Total of all pins |  | -2 | mA |
| Output current, low | IoL1 | Per pin | ```P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147``` | 40 | mA |
|  |  | Total of all pins 170 mA | P00 to P04, P07, P32 to P37, <br> P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | 70 | mA |
|  |  |  | $\begin{aligned} & \text { P05, P06, P10 to P17, P30, P31, } \\ & \text { P50 to P57, P60 to P67, } \\ & \text { P70 to P77, P80 to P87, } \\ & \text { P90 to P97, P100, P101, } \\ & \text { P110 to P117, P146, P147 } \end{aligned}$ | 100 | mA |
|  | IoL2 | Per pin | P20 to P27, P150 to P156 | 1 | mA |
|  |  | Total of all pins |  | 5 | mA |
| Operating ambient temperature | $\mathrm{T}_{\text {A }}$ | In normal operation mode |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 oscillator characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency ( fx$)^{\text {Note }}$ | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{VdD}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 | MHz |
| XT1 clock oscillation frequency ( fx ) ${ }^{\text {Note }}$ | Crystal resonator |  | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G13 User's Manual.

### 3.2.2 On-chip oscillator characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )


Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte $(000 \mathrm{C} 2 \mathrm{H} / 010 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of HOCODIV register.
2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

### 3.3 DC Characteristics

### 3.3.1 Pin characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}$ dDo $\left.=\mathrm{EVdD} 1 \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVsso}=\mathrm{EV} \mathrm{ss} 1=0 \mathrm{~V}\right)(1 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | $\mathrm{IoH1}^{\text {l }}$ | Per pin for P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, P50 to P57, P64 to <br> P67, P70 to P77, P80 to P87, P90 to P97, <br> P100 to P106, <br> P110 to P117, P120, P125 to P127, P130, P140 to P147 | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  |  | $-3.0{ }^{\text {Note } 2}$ | mA |
|  |  | Total of P00 to P04, P07, P32 to P37, | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  | P40 to P47, P102 to P106, P120, | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DDo $<4.0 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  | (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | 2.4 V S EVDDo $<2.7 \mathrm{~V}$ |  |  | -5.0 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDo} \leq 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  | P50 to P57, P64 to P67, P70 to P77, P80 to | 2.7 V < EVdot $<4.0 \mathrm{~V}$ |  |  | -19.0 | mA |
|  |  | P117, P146, P147 <br> (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ |  |  | -10.0 | mA |
|  |  | Total of all pins (When duty $\leq 70 \%^{\text {Note } 3}$ ) | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{Ddo}^{5} 5.5 \mathrm{~V}$ |  |  | -60.0 | mA |
|  | Іон2 | Per pin for P20 to P27, P150 to P156 | $2,4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | $-0.1^{\text {Note } 2}$ | mA |
|  |  | Total of all pins <br> (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | -1.5 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EVdDo, $E V_{D D 1}, V_{D D}$ pins to an output pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor > 70\% the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ Іон $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and I он $=-10.0 \mathrm{~mA}$
Total output current of pins $=(-10.0 \times 0.7) /(80 \times 0.01) \cong-8.7 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low ${ }^{\text {Note } 1}$ | IoL1 | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 |  |  |  | $8.5^{\text {Note } 2}$ | mA |
|  |  | Per pin for P60 to P63 |  |  |  | $15.0{ }^{\text {Note } 2}$ | mA |
|  |  | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty $\leq 70 \%{ }^{\text {Note }}{ }^{3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{Vdo}^{<} 4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 <br> (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDo}^{5} 5.5 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq$ EVDDo $<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  | $2,4 \mathrm{~V} \leq \mathrm{EV}$ doo $<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  | Total of all pins <br> (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) |  |  |  | 80.0 | mA |
|  | IoL2 | Per pin for P20 to P27, P150 to P156 |  |  |  | $0.4{ }^{\text {Note } 2}$ | mA |
|  |  | Total of all pins (When duty $\leq 70 \%{ }^{\text {Note } 3}$ ) | $2,4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 5.0 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ lol $\times 0.7) /(n \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and $\mathrm{loz}=10.0 \mathrm{~mA}$
Total output current of pins $=(10.0 \times 0.7) /(80 \times 0.01) \cong 8.7 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(T_{A}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD0}=\mathrm{EVDD1} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=E V s s 1=0 \mathrm{~V}\right)(3 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EVddo |  | EVdoo | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | $\begin{aligned} & \text { P01, P03, P04, P10, P11, } \\ & \text { P13 to P17, P43, P44, P53 to P55, } \\ & \text { P80, P81, P142, P143 } \end{aligned}$ | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 2.2 |  | EVdoo | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq E V_{\text {DDO }}<4.0 \mathrm{~V}$ | 2.0 |  | EVddo | V |
|  |  |  | TTL input buffer $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}$ | 1.5 |  | EVdoo | V |
|  | $\mathrm{V}_{\text {IH3 }}$ | P20 to P27, P150 to P156 |  | 0.7 VdD |  | VDD | V |
|  | $\mathrm{V}_{\mathrm{IH} 4}$ | P60 to P63 |  | 0.7EVddo |  | 6.0 | V |
|  | Vı45 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8Vdd |  | VDD | V |
| Input voltage, low | VILI | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0 |  | 0.2EV ${ }_{\text {dDo }}$ | V |
|  | VIL2 | P01, P03, P04, P10, P11, <br> P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq E V_{\mathrm{DDO}}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer $2.4 \mathrm{~V} \leq E V_{\mathrm{DDO}}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P20 to P27, P150 to P156 |  | 0 |  | 0.3VdD | V |
|  | VIL4 | P60 to P63 |  | 0 |  | 0.3EVDDo | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2VdD | V |

Caution The maximum value of $\mathrm{V}_{\mathrm{\prime}}$ of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EVddo, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD1} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=E V \mathrm{ss} 1=0 \mathrm{~V}\right)(4 / 5)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Vor1 | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loh}_{1}=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} E V_{D D O}^{-} \\ 0.7 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0} \leq 5.5 \mathrm{~V}, \\ & \mathrm{Ioh} 1=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDo - } \\ 0.6 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \text { DDo } \leq 5.5 \mathrm{~V}, \\ & \text { Іон1 }=-1.5 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDDo - } \\ 0.5 \end{gathered}$ |  |  | V |
|  | Voh2 | P20 to P27, P150 to P156 | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} D \mathrm{DD}^{5} 5.5 \mathrm{~V}, \\ & \text { Іон } 2=-100 \mu \mathrm{~A} \end{aligned}$ | VDD - 0.5 |  |  | V |
| Output voltage, Iow | Volı | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \text { DDo } \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \text { doo } \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.6 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}^{1}=1.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \text { DDo } \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL1}=0.6 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol2 | P20 to P27, P150 to P156 | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL2 }=400 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | V |
|  | Vol3 | P60 to P63 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dDO}} \leq 5.5 \mathrm{~V}, \\ & \text { loL } 3=15.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.0 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \text { DDo } \leq 5.5 \mathrm{~V}, \\ & \text { lol3 }=5.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \text { DDo } \leq 5.5 \mathrm{~V}, \\ & \text { loLz }=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, \\ & \text { lol3 }=2.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P 144 do not output high level in N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD} 0=E V_{\mathrm{DD} 1} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=E V \mathrm{Ss} 1=0 \mathrm{~V}\right)(5 / 5)$

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | Іıнı1 | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | $\mathrm{V}_{1}=E V_{\text {DDo }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІн\% | P20 to P27, P137, <br> P150 to P156, RESET | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІнз | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | In input port or external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLı1 | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | $\mathrm{V}_{1}=\mathrm{EV} \mathrm{V}_{\text {sso }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLL2 | $\begin{array}{\|l} \text { P20 to P27, P137, } \\ \text { P150 to P156, RESET } \end{array}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLı3 | P121 to P124 <br> (X1, X2, XT1, XT2, EXCLK, <br> EXCLKS) | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ | In input port or external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pll-up resistance | Ru | P00 to P07, P10 to P17, <br> P30 to P37, P40 to P47, <br> P50 to P57, P64 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, P100 to P106, <br> P110 to P117, P120, <br> P125 to P127, P140 to P147 | $V_{1}=E V_{\text {sso }}$, In input port |  | 10 | 20 | 100 | k $\Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVdDo} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss = EVsso = 0 V ) (1/2)

| Parameter | Symbol | Conditions |  |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD1 | Operating mode | HS (highspeed main) mode Note 5 | $\mathrm{fiH}=32 \mathrm{MHz}{ }^{\text {Note } 3}$ | Basic operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.1 |  | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 2.1 |  | mA |
|  |  |  |  |  | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 4.6 | 7.5 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{dd}}=3.0 \mathrm{~V}$ |  | 4.6 | 7.5 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 3 | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 3.7 | 5.8 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 3.7 | 5.8 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 2.7 | 4.2 | mA |
|  |  |  |  |  |  | $V_{\text {do }}=3.0 \mathrm{~V}$ |  | 2.7 | 4.2 | mA |
|  |  |  | HS (highspeed main) mode Note 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.0 | 4.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 5.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.0 | 4.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.2 | 5.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 2.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 2.9 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.9 | 2.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.9 | 2.9 | mA |
|  |  |  | Subsystem clock operation | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.1 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.2 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{f}_{\text {sus }}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.1 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.2 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{f}_{\text {SuB }}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.2 | 5.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.3 | 5.6 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.3 | 6.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.4 | 6.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{f}_{\text {sub }}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.6 | 7.7 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.7 | 7.8 | $\mu \mathrm{A}$ |
|  |  |  |  | $\text { fsub }=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 6.9 | 19.7 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 7.0 | 19.8 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into $V_{D D}$ and $E_{\text {DDo, }}$ including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss = EVsso $=0 \mathrm{~V}$ ) (2/2)

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD2 <br> Note 2 | HALT <br> mode | HS (highspeed main) mode Note 7 | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 4 | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 0.54 | 2.90 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.54 | 2.90 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.44 | 2.30 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 0.44 | 2.30 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}{ }^{\text {Note } 4}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.40 | 1.70 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{dd}}=3.0 \mathrm{~V}$ |  | 0.40 | 1.70 | mA |
|  |  |  | HS (highspeed main) mode Note 7 | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.90 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 2.00 | mA |
|  |  |  |  | $\begin{aligned} & f_{\mathrm{MX}}=20 \mathrm{MHz}{ }^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.90 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 2.00 | mA |
|  |  |  |  | $\begin{aligned} & f_{M x}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 1.02 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 1.10 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 1.02 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 1.10 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \mathrm{fsuB}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.25 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.44 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.30 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.49 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.37 | 1.17 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.56 | 1.36 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsub}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.53 | 1.97 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.72 | 2.16 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.82 | 3.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.01 | 3.56 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+105^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 3.01 | 15.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 3.20 | 15.56 | $\mu \mathrm{A}$ |
|  | IDD3 ${ }^{\text {Note } 6}$ | STOP mode ${ }^{\text {Note } 8}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.18 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.23 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.30 | 1.10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.46 | 1.90 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 0.75 | 3.30 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ |  |  |  | 2.94 | 15.30 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vdd and EVddo, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} 0=E \mathrm{VdD}_{1} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss} 0=E V \mathrm{ss} 1=0 \mathrm{~V}\right)(1 / 2)$

| Parameter | Symbol | Conditions |  |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD1 | Operating mode | HS (highspeed main) mode Note 5 | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 3 | Basic operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 2.3 |  | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 2.3 |  | mA |
|  |  |  |  |  | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 5.2 | 9.2 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 5.2 | 9.2 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 3 | Normal operation | $V_{D D}=5.0 \mathrm{~V}$ |  | 4.1 | 7.0 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 4.1 | 7.0 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}$ Note 3 | Normal operation | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 3.0 | 5.0 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 3.0 | 5.0 | mA |
|  |  |  | HS (highspeed main) mode Note 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{VDD}^{2}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.4 | 5.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.6 | 6.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 3.4 | 5.9 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.6 | 6.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.1 | 3.5 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.1 | 3.5 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.1 | 3.5 | mA |
|  |  |  |  |  |  | Resonator connection |  | 2.1 | 3.5 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.8 | 5.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.9 | 6.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{fsub}=32.768 \mathrm{kHz}$ <br> Note 4 $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | Normal operation | Square wave input |  | 4.9 | 5.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.0 | 6.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SuB }}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 5.0 | 7.6 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.1 | 7.7 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 5.2 | 9.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.3 | 9.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SuB }}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 5.7 | 13.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 5.8 | 13.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz} \\ & \text { Note } 4 \\ & \mathrm{~T}_{\mathrm{A}}=+105^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 10.0 | 46.0 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 10.0 | 46.0 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vdd, EVddo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo, and EVdd1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

$$
\text { HS (high-speed main) mode: } \begin{aligned}
2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz} \text { to } 32 \mathrm{MHz} \\
2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz} \text { to } 16 \mathrm{MHz}
\end{aligned}
$$

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD} 0=E V \mathrm{DD1} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss} 0=E V \mathrm{ss} 1=0 \mathrm{~V}\right)(2 / 2)$

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD2 <br> Note 2 | HALT mode | HS (highspeed main) mode ${ }^{\text {Note } 7}$ | $\mathrm{fiH}=32 \mathrm{MHz}$ Note 4 | $V_{D D}=5.0 \mathrm{~V}$ |  | 0.62 | 3.40 | mA |
|  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 0.62 | 3.40 | mA |
|  |  |  |  | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 4 | VDD $=5.0 \mathrm{~V}$ |  | 0.50 | 2.70 | mA |
|  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 0.50 | 2.70 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.44 | 1.90 | mA |
|  |  |  |  |  | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 0.44 | 1.90 | mA |
|  |  |  | HS (highspeed main) mode Note 7 | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 2.10 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 2.20 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}{ }^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.31 | 2.10 | mA |
|  |  |  |  |  | Resonator connection |  | 0.48 | 2.20 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 1.10 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 1.20 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.21 | 1.10 | mA |
|  |  |  |  |  | Resonator connection |  | 0.28 | 1.20 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \mathrm{fsuB}=32.768 \mathrm{kHz} z^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.28 | 0.61 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.47 | 0.80 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{fsuB}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.34 | 0.61 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.53 | 0.80 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.41 | 2.30 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.60 | 2.49 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.64 | 4.03 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.83 | 4.22 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 1.09 | 8.04 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.28 | 8.23 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+105^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 5.50 | 41.00 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 5.50 | 41.00 | $\mu \mathrm{A}$ |
|  | IdD3 ${ }^{\text {Note } 6}$ | STOP mode ${ }^{\text {Note } 8}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.19 | 0.52 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.25 | 0.52 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.32 | 2.21 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.55 | 3.94 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 1.00 | 7.95 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ |  |  |  | 5.00 | 40.00 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into Vdd, EVddo, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVddo, and EVdd1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12 -bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

## (3) Peripheral Functions (Common to all products)

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD} 0=\mathrm{EVDD1} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol |  | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed onchip oscillator operating current | Ifil <br> Note 1 |  |  |  | 0.20 |  | $\mu \mathrm{A}$ |
| RTC operating current | I ItC <br> Notes 1, 2, 3 |  |  |  | 0.02 |  | $\mu \mathrm{A}$ |
| 12-bit interval timer operating current | IIT <br> Notes 1, 2, 4 |  |  |  | 0.02 |  | $\mu \mathrm{A}$ |
| Watchdog timer operating current | Iwdt <br> Notes 1, 2, 5 | $\mathrm{fiL}=15 \mathrm{kHz}$ |  |  | 0.22 |  | $\mu \mathrm{A}$ |
| A/D converter | Iadc | When conversion | Normal mode, $\mathrm{AV}_{\text {Refp }}=\mathrm{V} \mathrm{dD}=5.0 \mathrm{~V}$ |  | 1.3 | 1.7 | mA |
|  |  |  | Low voltage mode, AV Refp $=\mathrm{V}_{\text {dD }}=3.0 \mathrm{~V}$ |  | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | Iadref Note 1 |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| Temperature sensor operating current | Itmps Note 1 |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| LVD operating current | ILvD <br> Notes 1, 7 |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Self programming operating current | Ifsp <br> Notes 1, 9 |  |  |  | 2.50 | 12.20 | mA |
| BGO operating current | Ibgo <br> Notes 1, 8 |  |  |  | 2.50 | 12.20 | mA |
| SNOOZE <br> operating <br> current | Isnoz <br> Note 1 | ADC operation | The mode is performed Note 10 |  | 0.50 | 1.10 | mA |
|  |  |  | The A/D conversion operations are performed, low-voltage mode, $A V_{\text {REFP }}=V_{D D}$ $=3.0 \mathrm{~V}$ |  | 1.20 | 2.04 | mA |
|  |  | CSI/UART operation |  |  | 0.70 | 1.54 | mA |

Notes 1. Current flowing to the VDD.
2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IrTc, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IdD1 or IdD2, and IIt, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFll should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of IDD1, IDD2 or IDD3 and IwDt when the watchdog timer operates.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is in operation.

Notes 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of Idd1, IdD2 or Idd3 and ILvd when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fiL: Low-speed on-chip oscillator clock frequency
2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
3. fcıк: CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

### 3.4 AC Characteristics

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD0}=\mathrm{EVDD1} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)$


Note The following conditions are required for low voltage interface when EvDDo < VDD $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDO $<2.7 \mathrm{~V}$ : MIN. 125 ns

Remark $\mathrm{f}_{\text {мск: }}$ Timer array unit operation clock frequency
(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m : Unit number $(\mathrm{m}=0,1), \mathrm{n}$ : Channel number $(\mathrm{n}=0$ to 7$)$ )

## Minimum Instruction Execution Time during Main System Clock Operation



## AC Timing Test Points



## External System Clock Timing



## TI/TO Timing



TO00 to TO07, TO10 to TO17


Interrupt Request Input Timing


Key Interrupt Input Timing


RESET Input Timing


### 3.5 Peripheral Functions Characteristics

AC Timing Test Points


### 3.5.1 Serial array unit

(1) During communication at same potential (UART mode)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Transfer rate ${ }^{\text {Note } 1}$ |  |  |  | $\mathrm{fmCk} / 12^{\text {Note } 2}$ | bps |
|  |  | Theoretical value of the maximum transfer rate $\mathrm{fcLk}=32 \mathrm{MHz}, \mathrm{f}_{\mathrm{mck}}=\mathrm{fcLk}$ |  | 2.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The following conditions are required for low voltage interface when EvDDo < VDD. $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $<2.7 \mathrm{~V}$ : MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remarks 1. $q$ : UART number ( $q=0$ to 3 ), $g$ : PIM and POM number $(g=0,1,8,14)$
2. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 ) )
(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)


| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tксү1 | $\mathrm{tkCy}^{1} \geq$ 4/fcLk | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ | 250 |  | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ | 500 |  | ns |
| SCKp high-/low-level width | tкH1, <br> tkL1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | tкıү1/2-24 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {doo }} \leq 5.5 \mathrm{~V}$ |  | tксү1/2-36 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | tкıY1/2-76 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 1}$ | tsıK1 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ doo $\leq 5.5 \mathrm{~V}$ |  | 113 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tksil |  |  | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso1 | $\mathrm{C}=30 \mathrm{pF}$ Not |  |  | 50 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn = 0 , or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. $C$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register $\mathbf{g}$ (POMg).

Remarks 1. p : CSI number ( $\mathrm{p}=00,01,10,11,20,21,30,31$ ), m : Unit number $(\mathrm{m}=0,1)$, n : Channel number $(\mathrm{n}=0$ to 3$)$, $\mathrm{g}: ~ \mathrm{PIM}$ and POM numbers ( $\mathrm{g}=0,1,4,5,8,14$ )
2. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 ) )
(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV} \mathrm{DD} 1 \leq \mathrm{V} D \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ sso $=\mathrm{EVss} 1=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 5}$ | tксү2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ | 20 MHz < fmCK | 16/fıск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ | 16 MHz < fmck | 16/fıск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 16 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | 16/fmск |  | ns |
|  |  |  |  | 12/fмск а and 1000 |  | ns |
| SCKp high-/low-level width | tкH2, <br> tkı2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}$ |  | tксү2/2-14 $^{\text {- }}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {dDo }} \leq 5.5 \mathrm{~V}$ |  | tксү2/2-16 $^{\text {- }}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DDo $\leq 5.5 \mathrm{~V}$ |  | tксү2/2-36 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) Note 1 | tsik2 | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}$ |  | 1/f мск +40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{5} 5.5 \mathrm{~V}$ |  | 1/fмск+60 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tks ${ }^{2}$ | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | 1/fмск+62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | $\mathrm{C}=30 \mathrm{pF}$ Note 4 | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DDO }} \leq 5.5 \mathrm{~V}$ |  | 2/f мск +66 | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\text {do }} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +113 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. C is the load capacitance of the SOp output lines.
5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg).

Remarks 1. p: CSI number ( $p=00,01,10,11,20,21,30,31$ ), $m$ : Unit number $(m=0,1)$, n : Channel number ( $\mathrm{n}=0$ to 3 ), g : PIM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13) )

## CSI mode connection diagram (during communication at same potential)



## CSI mode serial transfer timing (during communication at same potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)


CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remarks 1. p: CSI number ( $\mathrm{p}=00,01,10,11,20,21,30,31$ )
2. m : Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13 )
(4) During communication at same potential (simplified $I^{2} \mathrm{C}$ mode)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dd} 0}=\mathrm{EV} \mathrm{Vd}_{1} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV} \mathrm{ss} 0=\mathrm{EVss} 1=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscl | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $400{ }^{\text {Note1 }}$ | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ |  | $100^{\text {Note1 }}$ | kHz |
| Hold time when SCLr = "L" | tıow | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{\leq 5} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Hold time when SCLr $=$ " H " | thigh | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDDO} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
| Data setup time (reception) | tsu:DAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}^{\leq 5.5 \mathrm{~V},} \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\underset{\substack{\text { Note2 }}}{1 / \mathrm{f}_{\mathrm{McK}}+220}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | $\underset{\text { Note2 }}{1 / \mathrm{f}_{\mathrm{Mck}}+580}$ |  | ns |
| Data hold time (transmission) | thd:dAT | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDO}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo}^{\leq} 5.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=3 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |

Notes 1. The value must also be equal to or less than fмск/4.
2. Set the fмск value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N -ch open drain output (Vdd tolerance (for the 20- to 52-pin products)/EVdd tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register $h$ (POMh).
(Remarks are listed on the next page.)

Simplified $\mathrm{I}^{2} \mathrm{C}$ mode mode connection diagram (during communication at same potential)


Simplified $I^{2} C$ mode serial transfer timing (during communication at same potential)


Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line (SDAr) pull-up resistance, $\mathrm{Cb}_{[\mathrm{F}}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance
2. r: IIC number ( $r=00,01,10,11,20,21,30,31$ ), $g$ : PIM number ( $g=0,1,4,5,8,14$ ), h: POM number ( $\mathrm{g}=0,1,4,5,7$ to 9,14 )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number $(m=0,1)$, n : Channel number ( $\mathrm{n}=0$ to 3 ), $\mathrm{mn}=00$ to 03,10 to 13 )
(5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (1/2)


| Parameter | Symbol | Conditions |  |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | $\mathrm{fmCK}^{\prime} 12^{\text {Note }} 1$ | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fcLK}=32 \mathrm{MHz}, \mathrm{f}_{\mathrm{Mck}}=\mathrm{fcLk}$ |  | 2.6 | Mbps |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\text {DD }}<4.0 \mathrm{~V}$, |  |  | $\mathrm{fmCK}^{\prime} 12^{\text {Note }} 1$ | bps |
|  |  |  | $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ | Theoretical value of the maximum transfer rate fclк $=32 \mathrm{MHz}$, $\mathrm{f}_{\text {мск }}=\mathrm{fclı}$ |  | 2.6 | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | fмск/12 <br> Notes 1,2 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fcLK}=32 \mathrm{MHz}, \mathrm{f}_{\mathrm{mck}}=\mathrm{fcLk}$ |  | 2.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The following conditions are required for low voltage interface when EvdDo < VDD.
$2.4 \mathrm{~V} \leq \mathrm{EV}$ Ddo $<2.7 \mathrm{~V}$ : MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vod tolerance (for the 20to $52-$ pin products)/EVdo tolerance (for the 64- to 100 -pin products)) mode for the TxDq pin by using port input mode register $g$ (PIMg) and port output mode register $g$ (POMg). For Viн and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{V}[\mathrm{V}]$ : Communication line voltage
2. q : UART number $(\mathrm{q}=0$ to 3$)$, g : PIM and POM number $(\mathrm{g}=0,1,8,14)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13)
4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1 .

## (5) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (2/2)

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD} 0}=\mathrm{EV} \mathrm{VDD} 1 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV} \mathrm{Vss}_{1}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | Note 1 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V}$ |  | $2.6{ }^{\text {Note } 2}$ | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  |  | Note 3 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V}$ |  | $1.2{ }^{\text {Note } 4}$ | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | Note 5 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V}$ |  | $\begin{aligned} & 0.43 \\ & \text { Note } 6 \end{aligned}$ | Mbps |

Notes 1. The smaller maximum transfer rate derived by using $\mathrm{f}_{\mathrm{m} \mathrm{\kappa}} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{EV}$ Doo $\leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100[\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
3. The smaller maximum transfer rate derived by using $f_{m с к} / 12$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{EVDDO}<4.0 \mathrm{~V}$ and $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb}_{\mathrm{b}} \times \mathrm{R}_{\mathrm{b}} \times \ln \left(1-\frac{2.0}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Notes 5. The smaller maximum transfer rate derived by using fмск/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $2.4 \mathrm{~V} \leq \mathrm{EV}$ doo $<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{C}_{\mathrm{b}} \times \mathrm{R}_{\mathrm{b}} \times \ln \left(1-\frac{1.5}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100[\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vod tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ ( POMg ). For Viн and VIL, see the DC characteristics with TTL input buffer selected.

## UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)


Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line (TxDq) pull-up resistance,
$\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( TxDq ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. q : UART number $(\mathrm{q}=0$ to 3$)$, g : PIM and POM number $(\mathrm{g}=0,1,8,14)$
3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m : Unit number, n : Channel number ( $\mathrm{mn}=00$ to 03,10 to 13) )
4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (1/3)


| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tkcy}^{1} \geq$ 4/fcLk | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 600 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1000 |  | ns |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 2300 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDo} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\mathrm{tkcrı}_{1} / 2-150$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tkcrı $12-340 ~_{\text {- }}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDO}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | ns |
| SCKp low-level width | tkLı | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\mathrm{tkcri}^{\prime} / 2-24$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{<}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\dagger_{\text {tıcy }} / 2-36$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\mathrm{tkcrı} 12^{\text {- }} 100$ |  | ns |

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For $\mathrm{V}_{\mathrm{it}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected
(Remarks are listed two pages after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (2/3)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SIp setup time (to SCKp $\uparrow$ ) Note | tsıк1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 162 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 354 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 958 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note }}$ | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDO} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | $n \mathrm{~s}$ |
| Delay time from SCKp $\downarrow$ to SOp output Note | tksO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDo}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 200 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 390 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 966 | ns |

Note When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vod tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100 -pin products)) mode for the SOp pin and SCKp pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For Vін and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the page after the next page.)
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (master mode, SCKp... internal clock output) (3/3)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV} \mathrm{VDD}_{1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EVss} 0=\mathrm{EVss1}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SIp setup time (to SCKp $\downarrow$ ) Note | tsıк1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDDo}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 220 |  | ns |
| SIp hold time (from SCKp $\downarrow$ ) Note | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | $n \mathrm{~s}$ |
| Delay time from SCKp $\uparrow$ to SOp output Note | tksO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |

Note When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vod tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100 -pin products)) mode for the SOp pin and SCKp pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register $\mathbf{g}$ (POMg). For Vін and VIL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## CSI mode connection diagram (during communication at different potential)



Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. p : CSI number $(\mathrm{p}=00,01,10,20,30,31)$, m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12$, 13), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
3. $f_{м с к: ~}$ Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m : Unit number, n : Channel number $(\mathrm{mn}=00)$ )
4. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0 , or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn $=0$.)


Remarks 1. p: CSI number ( $\mathrm{p}=00,01,10,20,30,31$ ), m : Unit number ( $\mathrm{m}=00,01,02,10,12,13$ ), n : Channel number ( $\mathrm{n}=0,2$ ), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
(7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (slave mode, SCKp... external clock input) $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV} \mathrm{DD1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss} 0=E V s s 1=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 1}$ | tkcy2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | 24 MHz < fmCK | 28/fмск |  | ns |
|  |  |  | 20 MHz < $\mathrm{fmck}^{5} \leq 24 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 20 \mathrm{MHz}$ | 20/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{f}_{\text {mck }} \leq 8 \mathrm{MHz}$ | 16/f мıк |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | 24 MHz < fmCK | 40/fмск |  | ns |
|  |  |  | 20 MHz < $\mathrm{fmck}^{5} \leq 24 \mathrm{MHz}$ | 32/fмск |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{fmck}^{5} \leq 20 \mathrm{MHz}$ | 28/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 16 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fмск $\leq 8 \mathrm{MHz}$ | 16/fмск |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ | 24 MHz < fmck | 96/fмск |  | ns |
|  |  |  | $20 \mathrm{MHz}<\mathrm{f}_{\text {mck }} \leq 24 \mathrm{MHz}$ | 72/fмск |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{f}_{\text {mск }} \leq 20 \mathrm{MHz}$ | 64/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<$ fмск $\leq 16 \mathrm{MHz}$ | 52/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmck}^{5} \leq 8 \mathrm{MHz}$ | 32/fмск |  | ns |
|  |  |  | $\mathrm{f}_{\text {мск }} \leq 4 \mathrm{MHz}$ | 20/fмск |  | ns |
| SCKp high-/low-level width | $\begin{aligned} & \text { t } \mathrm{t} \mathrm{H} 2, \\ & \mathrm{tkL2} \end{aligned}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | tkcy2/2-24 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | tkcy2/2-36 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2 \end{aligned}$ |  | tkcry2/2-100 |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) Note2 | tsik2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +40 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | 1/fмск +40 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +60 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 3}$ | tks ${ }^{2}$ |  |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 4 | tkso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fмск +240 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DDo}^{<}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fıск +428 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | $2 /$ ¢мск +1146 | ns |

(Notes, Caution and Remarks are listed on the next page.)

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (Vdo tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to $\mathbf{1 2 8}$-pin products)) mode for the SOp pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)


Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line ( SOp ) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SOp) load capacitance, $\mathrm{V} \mathrm{b}[\mathrm{V}]$ : Communication line voltage
2. p : CSI number $(\mathrm{p}=00,01,10,20,30,31)$, m : Unit number $(\mathrm{m}=0,1)$, n : Channel number $(\mathrm{n}=00,01,02$, 10, 12, 13), g: PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
3. fмск: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m : Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ )
4. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn =1, or DAPmn = 1 and CKPmn $=0$.)


Remarks 1. $\mathrm{p}: \mathrm{CSI}$ number ( $\mathrm{p}=00,01,10,20,30,31$ ), m : Unit number,
n : Channel number ( $\mathrm{mn}=00,01,02,10,12.13$ ), g : PIM and POM number ( $\mathrm{g}=0,1,4,5,8,14$ )
2. CSIO1 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
(8) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $I^{2} \mathrm{C}$ mode) (1/2)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV} \mathrm{VDD}_{1} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV} \mathrm{Ss} 1=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| SCLr clock frequency | fscı | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $400{ }^{\text {Note } 1}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $400{ }^{\text {Note } 1}$ | kHz |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq E V_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & C_{b}=100 \mathrm{pF}, R_{b}=2.8 \mathrm{k} \Omega \end{aligned}$ |  | $100^{\text {Note } 1}$ | kHz |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | $100^{\text {Note } 1}$ | kHz |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $100^{\text {Note } 1}$ | kHz |
| Hold time when SCLr = "L" | tow | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 1200 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDDO}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 4600 |  | ns |
|  |  | $\begin{aligned} & \hline 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 4650 |  | ns |
| Hold time when SCLr = " H " | thigh | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDDO}_{\mathrm{DD}} 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 620 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, R_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 2700 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 2400 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDO}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 1830 |  | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)
(8) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV} \mathrm{VDD} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}_{\mathrm{ss} 0}=\mathrm{EV} \mathrm{Ss} 1=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Data setup time (reception) | tsu:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline 1 / \text { fmck }+340 \\ \text { Note 2 } \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{\|c\|} \hline 1 / \text { fmck }+340 \\ \text { Note 2 } \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{\|c\|} \hline 1 / \text { fmck }+760 \\ \text { Note 2 } \end{array}$ |  | ns |
|  |  | $\begin{aligned} & \hline 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{\|c\|} \hline 1 / \text { fmck }+760 \\ \text { Note 2 } \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, R_{b}=5.5 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{\|c\|} \hline 1 / \text { fmck }+570 \\ \text { Note 2 } \end{array}$ |  | ns |
| Data hold time (transmission) | thd:dat | $\begin{aligned} & 4.0 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 770 | ns |
|  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.8 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 0 | 1420 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DDO}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 0 | 1215 | ns |

Notes 1. The value must also be equal to or less than fмск/4.
2. Set the fмск value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register $g$ (PIMg) and port output mode register g (POMg). For Vін and VіL, see the DC characteristics with TTL input buffer selected.
(Remarks are listed on the next page.)

## Simplified $\mathrm{I}^{2} \mathrm{C}$ mode connection diagram (during communication at different potential)



Simplified $I^{2} \mathrm{C}$ mode serial transfer timing (during communication at different potential)


Caution Select the TTL input buffer and the N-ch open drain output (Vod tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N -ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register $\mathbf{g}$ ( PIMg ) and port output mode register $\mathrm{g}(\mathrm{POMg})$. For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line (SDAr, SCLr) pull-up resistance, $\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SDAr, SCLr) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $r$ : IIC number ( $r=00,01,10,20,30,31$ ), $g$ : PIM, POM number ( $g=0,1,4,5,8,14$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00,01,02,10,12,13$ )

### 3.5.2 Serial interface IICA



| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Standard Mode |  | Fast Mode |  |  |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| SCLA0 clock frequency | fscl | Fast mode: fcLk $\geq 3.5 \mathrm{MHz}$ | - | - | 0 | 400 | kHz |
|  |  | Standard mode: fclk $\geq 1 \mathrm{MHz}$ | 0 | 100 | - | - | kHz |
| Setup time of restart condition | tsu:sta |  | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Hold time ${ }^{\text {Note } 1}$ | thd:sta |  | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO $=$ "L" | tıow |  | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| Hold time when SCLAO $=$ " H " | thigh |  | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat |  | 250 |  | 100 |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat |  | 0 | 3.45 | 0 | 0.9 | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto |  | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuF |  | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thd:DAt is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (lон1, lolı, Vон1, Voli) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega$
Fast mode: $\quad C_{b}=320 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=1.1 \mathrm{k} \Omega$

IICA serial transfer timing


Remark $\mathrm{n}=\mathbf{0}, \mathbf{1}$

### 3.6 Analog Characteristics

### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | Reference Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | Reference voltage $(+)=$ AVREFP <br> Reference voltage ( - ) = AVREFM | Reference voltage ( + ) = VDD <br> Reference voltage ( - ) = Vss | Reference voltage ( + ) = VBGR <br> Reference voltage ( - ) = AVREFM |
| ANIO to ANI14 | Refer to 3.6.1 (1). | Refer to 3.6.1 (3). | Refer to 3.6.1 (4). |
| ANI16 to ANI26 | Refer to 3.6.1 (2). |  |  |
| Internal reference voltage <br> Temperature sensor output voltage | Refer to 3.6.1 (1). |  | - |

(1) When reference voltage ( + ) = AVrefp/ANIO (ADREFP1 = 0 , ADREFP0 $=1$ ), reference voltage $(-)=A V_{\text {refm }} /$ ANI 1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{V} \mathrm{ss}=0 \mathrm{~V}$, Reference voltage $(+)=\mathrm{AV}$ REFP, Reference voltage $(-)=$ $A V_{\text {refm }}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> $A V_{\text {REFP }}=V_{\text {DD }}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 3.5$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: ANI2 to ANI14 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes } 1,2}$ | Ezs | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1,2 }}$ | Efs | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{\text {DD }}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | LSB |
| Analog input voltage | $V_{\text {AIN }}$ | ANI2 to ANI14 |  | 0 |  | AV REFPP | V |
|  |  | Internal reference voltage output (2.4 V $\leq$ VDD $\leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{B G R}{ }^{\text {Note }} 4$ |  |  | V |
|  |  | Temperature sensor output voltage ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $\mathrm{V}_{\text {TMPS25 }}{ }^{\text {Note } 4}$ |  |  | V |

(Notes are listed on the next page.)

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {refp }}<V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{\mathrm{DD}}$.
Zero-scale error/Full-scale error: Add $\pm 0.05 \% F S R$ to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$.
Integral linearity error/ Differential linearity error: Add $\pm 0.5$ LSB to the MAX. value when $A V_{\text {REFp }}=V_{D D}$.
4. Refer to 3.6.2 Temperature sensorlinternal reference voltage characteristics.
(2) When reference voltage (+) = AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANI16 to ANI26
 Reference voltage ( + ) = AVREFP, Reference voltage ( - ) =AVrefm $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> EVDDO $\leq A V_{\text {REFP }}=V_{\text {DD }}{ }^{\text {Notes } 3,4}$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 5.0$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin : ANI16 to ANI26 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} \mathbf{1 , 2}$ | Ezs | 10-bit resolution $E V_{D D O} \leq A V_{\text {REFP }}=V_{D D} \text { Notes } 3,4$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1,2 }}$ | Efs | 10-bit resolution <br> $E V_{D D O} \leq A V_{\text {REFP }}=V_{D D}$ Notes 3,4 | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
| Integral linearity error ${ }^{\text {Note }} 1$ | ILE | 10-bit resolution <br> EVDDO $\leq A V_{\text {REFP }}=V_{D D}{ }^{\text {Notes } 3,4}$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution <br> EVDDO $\leq A V_{\text {REFP }}=V_{D D}{ }^{\text {Notes } 3,4}$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANI16 to ANI26 |  | 0 |  | AVrefp and EVido | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2 \mathrm{LSB}$ ).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {REFP }}<V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {Refp }}=V_{\text {do }}$. Zero-scale error/Full-scale error: Add $\pm 0.05 \%$ FSR to the $M A X$. value when $A V_{\text {REFP }}=V_{\text {do }}$. Integral linearity error/ Differential linearity error: Add $\pm 0.5$ LSB to the MAX. value when $A V_{\text {refp }}=V_{\text {do }}$.
4. When $A V_{\text {REFP }}<E V_{D D O} \leq V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 4.0$ LSB to the MAX. value when $A V_{\text {Refp }}=V_{\text {DD }}$.
Zero-scale error/Full-scale error: Add $\pm 0.20 \%$ FSR to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$. Integral linearity error/ Differential linearity error: Add $\pm 2.0$ LSB to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$.
(3) When reference voltage ( + ) = Vdd (ADREFP1 = 0, ADREFP0 $=0$ ), reference voltage $(-)=$ Vss (ADREFM $=0$ ), target pin : ANIO to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage
$\left(T_{A}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq E V_{D D 0}=E V_{D D 1} \leq V_{D D} \leq 5.5 \mathrm{~V}$, Vss $=E V_{s s}=E V s s 1=0 \mathrm{~V}$, Reference voltage ( + ) = VDD, Reference voltage ( - ) = Vss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: ANIO to ANI14, ANI16 to ANI26 | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1,2 }}$ | Efs | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note }} 1$ | ILE | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
| Differential linearity error <br> Note 1 | DLE | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANIO to ANI14 |  | 0 |  | VDD | V |
|  |  | ANI16 to ANI26 |  | 0 |  | EVDDo | V |
|  |  | Internal reference voltage output (2.4 V $\leq$ VDD $\leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{B G R}$ Note 3 |  |  | V |
|  |  | Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $\mathrm{V}_{\text {TMPS25 }}{ }^{\text {Note } 3}$ |  |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2 \mathrm{LSB}$ ).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 3.6.2 Temperature sensorlinternal reference voltage characteristics.
(4) When reference voltage (+) = Internal reference voltage (ADREFP1 $=1$, ADREFPO $=0$ ), reference voltage $(-)=$ AVrefm/ANI1 (ADREFM = 1), target pin : ANIO, ANI2 to ANI14, ANI16 to ANI26
 Reference voltage ( - ) $=\mathrm{AV}_{\text {refm }}{ }^{\text {Note } 4}=0 \mathrm{~V}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ |  |  | 0 |  | $V_{\text {bGR }}{ }^{\text {Note }} 3$ | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 3.6.2 Temperature sensorlinternal reference voltage characteristics.
4. When reference voltage $(-)=\mathrm{Vss}$, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35 \%$ FSR to the MAX. value when reference voltage $(-)=A V_{\text {REFM }}$. Integral linearity error: Add $\pm 0.5$ LSB to the MAX. value when reference voltage $(-)=A V_{\text {REFM }}$.
Differential linearity error: Add $\pm 0.2$ LSB to the MAX. value when reference voltage ( - ) = $\mathrm{AV}_{\text {REFM }}$.

### 3.6.2 Temperature sensorlinternal reference voltage characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{VDD}^{\mathrm{D}} \leq 5.5 \mathrm{~V}$, Vss = 0 V , HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature sensor output voltage | VTMPS25 | Setting ADS register $=80 \mathrm{H}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 1.05 |  | V |
| Internal reference voltage | Vbgr | Setting ADS register $=81 \mathrm{H}$ | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | Fvtmps | Temperature sensor that depends on the temperature |  | -3.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Operation stabilization wait time | tamp |  | 5 |  |  | $\mu \mathrm{s}$ |

### 3.6.3 POR circuit characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Detection voltage | VPOR | The power supply voltage is rising. | 1.45 | 1.51 | 1.57 | V |
|  | VPDR | The power supply voltage is falling. | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width Note | TPW |  | 300 |  |  | $\mu \mathrm{~ms}$ |

Note Minimum time required for a POR reset when $V_{D D}$ exceeds below $V_{\text {PDR. }}$. This is also the minimum time required for a POR reset from when $V_{D D}$ exceeds below 0.7 V to when $V_{D D}$ exceeds $V_{\text {Por }}$ while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VLvdo | The power supply voltage is rising. | 3.90 | 4.06 | 4.22 | V |
|  |  |  | The power supply voltage is falling. | 3.83 | 3.98 | 4.13 | V |
|  |  | VLVD1 | The power supply voltage is rising. | 3.60 | 3.75 | 3.90 | V |
|  |  |  | The power supply voltage is falling. | 3.53 | 3.67 | 3.81 | V |
|  |  | VLVD2 | The power supply voltage is rising. | 3.01 | 3.13 | 3.25 | V |
|  |  |  | The power supply voltage is falling. | 2.94 | 3.06 | 3.18 | V |
|  |  | VLVD3 | The power supply voltage is rising. | 2.90 | 3.02 | 3.14 | V |
|  |  |  | The power supply voltage is falling. | 2.85 | 2.96 | 3.07 | V |
|  |  | VLvD4 | The power supply voltage is rising. | 2.81 | 2.92 | 3.03 | V |
|  |  |  | The power supply voltage is falling. | 2.75 | 2.86 | 2.97 | V |
|  |  | VLVD5 | The power supply voltage is rising. | 2.70 | 2.81 | 2.92 | V |
|  |  |  | The power supply voltage is falling. | 2.64 | 2.75 | 2.86 | V |
|  |  | VLVD6 | The power supply voltage is rising. | 2.61 | 2.71 | 2.81 | V |
|  |  |  | The power supply voltage is falling. | 2.55 | 2.65 | 2.75 | V |
|  |  | VLvD7 | The power supply voltage is rising. | 2.51 | 2.61 | 2.71 | V |
|  |  |  | The power supply voltage is falling. | 2.45 | 2.55 | 2.65 | V |
| Minimum pulse width |  | tıw |  | 300 |  |  | $\mu \mathrm{s}$ |
| Detection delay time |  |  |  |  |  | 300 | $\mu \mathrm{s}$ |

## LVD Detection Voltage of Interrupt \& Reset Mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt and reset mode | Vıvddo | $V_{\text {POC2, }}$ VPOC1, $\mathrm{V}_{\text {POCO }}=0,1,1$, falling reset voltage |  | 2.64 | 2.75 | 2.86 | V |
|  | VıVDD1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.81 | 2.92 | 3.03 | V |
|  |  |  | Falling interrupt voltage | 2.75 | 2.86 | 2.97 | V |
|  | VLVDD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.90 | 3.02 | 3.14 | V |
|  |  |  | Falling interrupt voltage | 2.85 | 2.96 | 3.07 | V |
|  | VlvDD3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.90 | 4.06 | 4.22 | V |
|  |  |  | Falling interrupt voltage | 3.83 | 3.98 | 4.13 | V |

### 3.6.5 Power supply voltage rising slope characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| Power supply voltage rising slope | SvDD |  |  |  | 54 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdo reaches the operating voltage range shown in 3.4 AC Characteristics.

### 3.7 RAM Data Retention Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | $1.44^{\text {Note }}$ |  | 5.5 | V |

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.


### 3.8 Flash Memory Programming Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU/peripheral hardware clock frequency | fclk | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1 |  | 32 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { Note } 4$ | 1,000 |  |  | Times |
| Number of data flash rewrites Notes 1, 2, 3 |  | Retained for 1 years $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { Note } 4$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{TA}=85^{\circ} \mathrm{C}$ Note 4 | 10,000 |  |  |  |

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite.The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library.
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
4. This temperature is the average value at which data are retained.

### 3.9 Dedicated Flash Memory Programmer Communication (UART)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{dD} 0}=\mathrm{EV}_{\mathrm{DD} 1} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV} \mathrm{Ss}^{2}=\mathrm{EV}_{\mathrm{ss} 1}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Transfer rate |  | During serial programming | 115,200 |  | $1,000,000$ | bps |

### 3.10 Timing of Entry to Flash Memory Programming Modes



| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Time to complete the communication <br> for the initial setting after the <br> external reset is released | tsulis | POR and LVD reset must be released before <br> the external reset is released. |  |  | 100 |
| Time to release the external reset <br> after the TOOLO pin is set to the low <br> level | tsu | POR and LVD reset must be released before <br> the external reset is released. | 10 |  |  |
| Time to hold the TOOLO pin at the <br> low level after the external reset is <br> released <br> (excluding the processing time of the <br> firmware to control the flash <br> memory) | tHD | POR and LVD reset must be released before <br> the external reset is released. | 1 |  |  |


$<1>$ The low level is input to the TOOLO pin.
$<2>$ The external reset is released (POR and LVD reset must be released before the external reset is released.).
$<3>$ The TOOLO pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
tsu: Time to release the external reset after the TOOLO pin is set to the low level
thd: Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 4. PACKAGE DRAWINGS

### 4.1 20-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LSSOP20-0300-0.65 | PLSP0020JC-A | S20MC-65-5A4-3 | 0.12 |




NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition


| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $6.65 \pm 0.15$ |
| B | 0.475 MAX. |
| C | 0.65 (T.P.) |
| D | $0.24_{-0}^{+0.08}$ |
| E | $0.1 \pm 0.05$ |
| F | $1.3 \pm 0.1$ |
| G | 1.2 |
| H | $8.1 \pm 0.2$ |
| I | $6.1 \pm 0.2$ |
| J | $1.0 \pm 0.2$ |
| K | $0.17 \pm 0.03$ |
| L | 0.5 |
| M | 0.13 |
| N | 0.10 |
| P | $3^{\circ}+{ }_{-3}^{\circ}$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |

© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | MASS（TYP．）［g］ |
| :---: | :---: | :---: |
| P－TSSOP20－4．40x6．50－0．65 | PTSP0020JI－A | 0.08 |


$\square|\mathrm{bbb}(\mathbb{0})| \mathrm{C}|\mathrm{B}| \mathrm{A}$


NOTES：
1．DIMENSION＇D＇AND＇E1＇DOES NOT INCLUDE MOLD FLASH．
2．DIMENSION＇b＇DOES NOT INCLUDE TRIM OFFSET．
3．DIMENSION＇D＇AND＇E1＇TO BE DETERMINED AT DATUM PLANE $⿴ 囗 十$

| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min． | Nom． | Max． |
| A | - | - | 1.20 |
| A1 | 0.05 | - | 0.15 |
| A2 | 0.80 | 1.00 | 1.05 |
| b | 0.19 | - | 0.30 |
| C | 0.09 | 0.127 | 0.20 |
| D | 6.40 | 6.50 | 6.60 |
| E1 | 4.30 | 4.40 | 4.50 |
| E | 6.40 BSC |  |  |
| e | 0.65 BSC |  |  |
| L1 | 1.00 REF |  |  |
| L | 0.50 | 0.60 | 0.75 |
| S | 0.20 | - | - |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |
| aaa | 0.10 |  |  |
| bbb | 0.10 |  |  |
| coc | 0.05 |  |  |
| ddd | 0.20 |  |  |

### 4.2 24-pin Package

| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
| :---: | :---: | :---: | :---: |
| P-HWQFN24-4×4-0.50 | PWQN0024KE-A | P24K8-50-CAB-3 | 0.04 |



| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 3.95 | 4.00 | 4.05 |
| E | 3.95 | 4.00 | 4.05 |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.18 | 0.25 | 0.30 |
| e | - | 0.50 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.05 |
| y | - | - | 0.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| $\mathrm{C}_{2}$ | 0.15 | 0.20 | 0.25 |
| $\mathrm{D}_{2}$ | - | 2.50 | - |
| $\mathrm{E}_{2}$ | - | 2.50 | - |


| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN024-4×4-0.50 | PWQN0024KF-A | 0.04 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.203 REF. |  |  |
| b | 0.18 | 0.25 | 0.30 |
| D | 4.00 BSC |  |  |
| E | 4.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| L | 0.35 | 0.40 | 0.45 |
| K | 0.20 | - | - |
| D2 | 2.55 | 2.60 | 2.65 |
| E2 | 2.55 | 2.60 | 2.65 |
| aaa | 0.15 |  |  |
| bbb | 0.10 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |
| fff | 0.10 |  |  |

### 4.3 25-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-WFLGA25-3×3-0.50 | PWLG0025KA-A | P25FC-50-2N2-2 | 0.01 |



DETAIL OF © PART


DETAIL OF (D) PART


|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| $D$ | $3.00 \pm 0.10$ |
| $E$ | $3.00 \pm 0.10$ |
| $w$ | 0.20 |
| e | 0.50 |
| A | $0.69 \pm 0.07$ |
| $b$ | $0.24 \pm 0.05$ |
| x | 0.05 |
| y | 0.08 |
| y 1 | 0.20 |
| ZD | 0.50 |
| ZE | 0.50 |

[^1]
### 4.4 30-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LSSOP30-0300-0.65 | PLSP0030JB-B | S30MC-65-5A4-3 | 0.18 |



| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $9.85 \pm 0.15$ |
| B | 0.45 MAX. |
| C | 0.65 (T.P.) |
| D | $0.24_{-0.07}^{+0.08}$ |
| E | $0.1 \pm 0.05$ |
| F | $1.3 \pm 0.1$ |
| G | 1.2 |
| H | $8.1 \pm 0.2$ |
| I | $6.1 \pm 0.2$ |
| J | $1.0 \pm 0.2$ |
| K | $0.17 \pm 0.03$ |
| L | 0.5 |
| M | 0.13 |
| N | 0.10 |
| P | $3^{\circ}{ }_{-3}{ }^{\circ}$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |

©2012 Renesas Electronics Corporation. All rights reserved.

### 4.5 32-pin Package

| JEITA Package code | RENESAS code | Previous code | MASS (TYP.)[g] |
| :---: | :---: | :---: | :---: |
| P-HWQFN32-5x5-0.50 | PWQN0032KB-A | P32K8-50-3B4-5 | 0.06 |



| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 4.95 | 5.00 | 5.05 |
| E | 4.95 | 5.00 | 5.05 |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.18 | 0.25 | 0.30 |
| e | - | 0.50 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.05 |
| y | - | - | 0.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| $\mathrm{c}_{2}$ | 0.15 | 0.20 | 0.25 |
| $\mathrm{D}_{2}$ | - | 3.50 | - |
| $\mathrm{E}_{2}$ | - | 3.50 | - |

©2013 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN032-5 $\times 5-0.50$ | PWQNO032KE-A | 0.06 |



### 4.6 36-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-WFLGA36-4×4-0.50 | PWLG0036KA-A | P36FC-50-AA4-2 | 0.023 |



© 2012 Renesas Electronics Corporation. All rights reserved.

### 4.7 40-pin Package

| JEITA Package code | RENESAS code | Previous code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-HWQFN40-6x6-0.50 | PWQN0040KC-A | P40K8-50-4B4-5 | 0.09 |



| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 5.95 | 6.00 | 6.05 |
| E | 5.95 | 6.00 | 6.05 |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.18 | 0.25 | 0.30 |
| e | - | 0.50 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.05 |
| y | - | - | 0.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| $\mathrm{c}_{2}$ | 0.15 | 0.20 | 0.25 |
| $\mathrm{D}_{2}$ | - | 4.50 | - |
| $\mathrm{E}_{2}$ | - | 4.50 | - |

© 2013 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN040-6x6-0.50 | PWQN0040KD-A | 0.08 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| A $_{1}$ | 0.00 | 0.02 | 0.05 |
| As $_{3}$ | 0.203 REF. |  |  |
| b | 0.18 | 0.25 | 0.30 |
| D | 6.00 BSC |  |  |
| E | 6.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| L | 0.30 | 0.40 | 0.50 |
| K | 0.20 | - | - |
| $\mathrm{D}_{2}$ | 4.45 | 4.50 | 4.55 |
| E $_{2}$ | 4.45 | 4.50 | 4.55 |
| aaa | 0.15 |  |  |
| bbb | 0.10 |  |  |
| coc | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |
| fff | 0.10 |  |  |

### 4.8 44-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP44-10×10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |


detail of lead end


|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| D | $10.00 \pm 0.20$ |
| E | $10.00 \pm 0.20$ |
| HD | $12.00 \pm 0.20$ |
| HE | $12.00 \pm 0.20$ |
| A | 1.60 MAX. |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| $b$ | $0.37_{-0}^{+0.08}$ |
| $c$ | $0.145_{-0}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| $e$ | 0.80 |
| $x$ | 0.20 |
| $y$ | 0.10 |
| ZD | 1.00 |
| $Z E$ | 1.00 |
|  |  |

## © 2012 Renesas Electronics Corporation. All rights reserved

| JEITA Package Code | RENESAS Code | Previous Code | MASS[Typ.] |
| :---: | :---: | :---: | :---: |
| P-LQFP44-10×10-0.80 | PLQP0044GC-D | - | 0.36 g |



NOTE) DIMENSIONS "*|" AND "*2" DO NOT INCLUDE MOLD FLASH
DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH
DIMENSION "*3" DOES NOT INCLUDE TRM OFFSET. DIMENSION '*3" DOES NOT INCLUDE TRIM OFFSET.
PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE
CHAMFERS AT CORNERS ARE OPTIONAL: SIZE MAY VARY


| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.8 | 10.0 | 10.2 |
| E | 9.8 | 10.0 | 10.2 |
| A 2 | - | 1.4 | - |
| HD | 11.8 | 12.0 | 12.2 |
| HE | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.6 |
| A 1 | 0.05 | - | 0.15 |
| bp | 0.22 | 0.37 | 0.45 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | 8 |
| e | - | 0.80 | - |
| $\times$ | - | - | 0.20 |
| y | - | - | 0.10 |
| LP | 0.45 | 0.6 | 0.75 |
| L 1 | - | 1.0 | - |

### 4.9 48-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16 |

 its true position at maximum material condition.
© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KB-B | - | 0.2 |



| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 6.9 | 7.0 | 7.1 |
| E | 6.9 | 7.0 | 7.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 8.8 | 9.0 | 9.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 8.8 | 9.0 | 9.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.17 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{p}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

© 2015 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
| :---: | :---: | :---: | :---: |
| P-HWQFN48-7×7-0.50 | PWQN0048KB-A | 48PJN-A |  |
| P48K8-50-5B4-6 | 0.13 |  |  |



| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 6.95 | 7.00 | 7.05 |
| E | 6.95 | 7.00 | 7.05 |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.18 | 0.25 | 0.30 |
| e | - | 0.50 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.05 |
| y | - | - | 0.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 0.75 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 0.75 | - |
| $\mathrm{C}_{2}$ | 0.15 | 0.20 | 0.25 |
| $\mathrm{D}_{2}$ | - | 5.50 | - |
| $\mathrm{E}_{2}$ | - | 5.50 | - |

(C) 2013 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN048-7x7-0.50 | PWQN0048KE-A | 0.13 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | 0.02 | 0.05 |
| $\mathrm{~A}_{3}$ | 0.203 REF. |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D | 7.00 BSC |  |  |
| E | 7.00 BSC |  |  |
| e | 0.50 BSC |  |  |
| L | 0.30 | 0.40 | 0.50 |
| K | 0.20 | - | - |
| $\mathrm{D}_{2}$ | 5.50 | 5.55 | 5.60 |
| E | 5.50 | 5.55 | 5.60 |
| aaa | 0.15 |  |  |
| bbb | 0.10 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |
| fff | 0.10 |  |  |

### 4.10 52-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP52-10×10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |

NOTE
1.Dimensions " $\neq 1$ " and " $※ 2$ " do not include mold flash.
2.Dimension " $※ 3$ " does not include trim offset.
detail of lead end


| ITEM | DIMENSIONS |
| :---: | :--- |
| D | $10.00 \pm 0.10$ |
| E | $10.00 \pm 0.10$ |
| HD | $12.00 \pm 0.20$ |
| HE | $12.00 \pm 0.20$ |
| A | 1.70 MAX |
| A 1 | $0.10 \pm 0.05$ |
| A 2 | 1.40 |
| b | $0.32 \pm 0.05$ |
| c | $0.145 \pm 0.055$ |
| L | $0.50 \pm 0.15$ |
| $\theta$ | $0^{\circ}$ to $8^{\circ}$ |
| e | 0.65 |
| x | 0.13 |
| y | 0.10 |

© 2012 Renesas Electronics Corporation. All rights reserved.

### 4.11 64-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP64-12×12-0.65 | PLQP0064JA-A | P64GK-65-UET-2 | 0.51 |

NOTE
Each lead centerline is located within 0.13 mm of

| ITEM | DIMENSIONS |
| :---: | :---: |
| D | $12.00 \pm 0.20$ |
| E | $12.00 \pm 0.20$ |
| HD | $14.00 \pm 0.20$ |
| HE | $14.00 \pm 0.20$ |
| A | 1.60 MAX. |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.32_{-0.07}^{+0.08}$ |
| c | $0.145_{-0.045}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| (a) | 0.65 |
| x | 0.13 |
| y | 0.10 |
| ZD | 1.125 |
| ZE | 1.125 |

its true position at maximum material condition.
© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10×10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35 |

NOTE

| ITEM | DIMENSIONS |
| :---: | :---: |
| D | $10.00 \pm 0.20$ |
| E | $10.00 \pm 0.20$ |
| HD | $12.00 \pm 0.20$ |
| HE | $12.00 \pm 0.20$ |
| A | 1.60 MAX. |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.22 \pm 0.05$ |
| C | $0.145_{-0.045}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3{ }^{\circ}+5^{\circ}{ }^{\circ}$ |
| e | 0.50 |
| x | 0.08 |
| y | 0.08 |
| ZD | 1.25 |
| ZE | 1.25 |

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.
(c) 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10×10-0.50 | PLQP0064KB-C | - | 0.3 |

Unit: mm


NOTE)

1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
2. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
3. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 11.8 | 12.0 | 12.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8{ }^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{p}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |



| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-VFBGA64-4×4-0.40 | PVBG0064LA-A | P64F1-40-AA2-2 | 0.03 |


© 2012 Renesas Electronics Corporation. All rights reserved.

### 4.12 80-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP80-14×14-0.65 | PLQP0080JB-E | P80GC-65-UBT-2 | 0.69 |



| Referance <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 13.80 | 14.00 | 14.20 |
| E | 13.80 | 14.00 | 14.20 |
| HD | 17.00 | 17.20 | 17.40 |
| HE | 17.00 | 17.20 | 17.40 |
| A | - | - | 1.70 |
| A1 | 0.05 | 0.125 | 0.20 |
| A2 | 1.35 | 1.40 | 1.45 |
| A3 | - | 0.25 | - |
| bp | 0.26 | 0.32 | 0.38 |
| c | 0.10 | 0.145 | 0.20 |
| L | - | 0.80 | - |
| Lp | 0.736 | 0.886 | 1.036 |
| L1 | 1.40 | 1.60 | 1.80 |
| $\theta$ | $0^{\circ}$ | $3^{\circ}$ | $8^{\circ}$ |
| e | - | 0.65 | - |
| x | - | - | 0.13 |
| y | - | - | 0.10 |
| ZD | - | 0.825 | - |
| ZE | - | 0.825 | - |

© 2012 Renesas ElectronicsCorporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP80-12×12-0.50 | PLQP0080KE-A | P80GK-50-8EU-2 | 0.53 |


detail of lead end


| (UNIT:mm) |  |
| :---: | :---: |
| ITEM | DIMENSIONS |
| D | $12.00 \pm 0.20$ |
| E | $12.00 \pm 0.20$ |
| HD | $14.00 \pm 0.20$ |
| HE | $14.00 \pm 0.20$ |
| A | 1.60 MAX . |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.22 \pm 0.05$ |
| c | $0.145_{-0.045}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| e | 0.50 |
| x | 0.08 |
| y | 0.08 |
| ZD | 1.25 |
| ZE | 1.25 |

## NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.
©2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP80-12×12-0.50 | PLQP0080KB-B | - | 0.5 |



4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.


Detail F

| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 11.9 | 12.0 | 12.1 |
| E | 11.9 | 12.0 | 12.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 13.8 | 14.0 | 14.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 13.8 | 14.0 | 14.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

© 2017 Renesas Electronics Corporation. All rights reserved.

### 4.13 100-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP100-14×14-0.50 | PLQP0100KE-A | P100GC-50-GBR-1 | 0.69 |


© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP100-14×14-0.50 | PLQP0100KB-B | - | 0.6 |


© 2015 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) $[\mathrm{g}]$ |
| :---: | :---: | :---: | :---: |
| P-LQFP100-14×20-0.65 | PLQP0100JC-A | P100GF-65-GBN-1 | 0.92 |


(C)2012 Renesas Electronics Corporation. All rights reserved.

### 4.14 128-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP128-14×20-0.50 | PLQP0128KD-A | P128GF-50-GBP-1 | 0.92 |



(UNIT:mm)

| ITEM | DIMENSIONS |
| :---: | :---: |
| D | $20.00 \pm 0.20$ |
| E | $14.00 \pm 0.20$ |
| HD | $22.00 \pm 0.20$ |
| HE | $16.00 \pm 0.20$ |
| A | 1.60 MAX . |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.22 \pm 0.05$ |
| c | $0.145_{-0.045}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| e | 0.50 |
| x | 0.08 |
| y | 0.08 |
| ZD | 0.75 |
| ZE | 0.75 |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 1.00 | Feb 29, 2012 | - | First Edition issued |
| 2.00 | Oct 12, 2012 | 7 | Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected. |
|  |  | 25 | 1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected. |
|  |  | 40, 42, 44 | 1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected. |
|  |  | 41, 43, 45 | 1.6 Outline of Functions: Lists of Descriptions changed. |
|  |  | 59, 63, 67 | Descriptions of Note 8 in a table corrected. |
|  |  | 68 | (4) Common to RL78/G13 all products: Descriptions of Notes corrected. |
|  |  | 69 | 2.4 AC Characteristics: Symbol of external system clock frequency corrected. |
|  |  | 96 to 98 | 2.6.1 A/D converter characteristics: Notes of overall error corrected. |
|  |  | 100 | 2.6.2 Temperature sensor characteristics: Parameter name corrected. |
|  |  | 104 | 2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected. |
|  |  | 116 | 3.10 52-pin products: Package drawings of 52-pin products corrected. |
|  |  | 120 | 3.12 80-pin products: Package drawings of 80-pin products corrected. |
| 3.00 | Aug 02, 2013 | 1 | Modification of 1.1 Features |
|  |  | 3 | Modification of 1.2 List of Part Numbers |
|  |  | 4 to 15 | Modification of Table 1-1. List of Ordering Part Numbers, note, and caution |
|  |  | 16 to 32 | Modification of package type in 1.3.1 to 1.3.14 |
|  |  | 33 | Modification of description in 1.4 Pin Identification |
|  |  | 48,50,52 | Modification of caution, table, and note in 1.6 Outline of Functions |
|  |  | 55 | Modification of description in table of Absolute Maximum Ratings ( $\mathrm{TA}^{\text {a }} 25^{\circ} \mathrm{C}$ ) |
|  |  | 57 | Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics |
|  |  | 57 | Modification of table in 2.2.2 On-chip oscillator characteristics |
|  |  | 58 | Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics |
|  |  | 59 | Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics |
|  |  | 63 | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
|  |  | 64 | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
|  |  | 65 | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
|  |  | 66 | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
|  |  | 68 | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30 - to 100-pin products |
|  |  | 70 | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100pin products |
|  |  | 72 | Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100pin products |
|  |  | 74 | Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products |
|  |  | 75 | Modification of (4) Peripheral Functions (Common to all products) |
|  |  | 77 | Modification of table in 2.4 AC Characteristics |
|  |  | 78, 79 | Addition of Minimum Instruction Execution Time during Main System Clock Operation |
|  |  | 80 | Modification of figures of AC Timing Test Points and External System Clock Timing |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 3.00 | Aug 02, 2013 | 81 | Modification of figure of AC Timing Test Points |
|  |  | 81 | Modification of description and note 3 in (1) During communication at same potential (UART mode) |
|  |  | 83 | Modification of description in (2) During communication at same potential (CSI mode) |
|  |  | 84 | Modification of description in (3) During communication at same potential (CSI mode) |
|  |  | 85 | Modification of description in (4) During communication at same potential (CSI mode) (1/2) |
|  |  | 86 | Modification of description in (4) During communication at same potential (CSI mode) (2/2) |
|  |  | 88 | Modification of table in (5) During communication at same potential (simplified $I^{2} \mathrm{C}$ mode) (1/2) |
|  |  | 89 | Modification of table and caution in (5) During communication at same potential (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2) |
|  |  | 91 | Modification of table and notes 1 and 4 in (6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (1/2) |
|  |  | 92, 93 | Modification of table and notes 2 to 7 in (6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) ( $2 / 2$ ) |
|  |  | 94 | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 $\mathrm{V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (2/2) |
|  |  | 95 | Modification of table in (7) Communication at different potential ( $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (1/2) |
|  |  | 96 | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V ) (CSI mode) (2/2) |
|  |  | 97 | Modification of table in (8) Communication at different potential $(1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, 3 V ) (CSI mode) (1/3) |
|  |  | 98 | Modification of table, note 1, and caution in (8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) ( $2 / 3$ ) |
|  |  | 99 | Modification of table, note 1, and caution in (8) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) ( $3 / 3$ ) |
|  |  | 100 | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 $\mathrm{V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) ( $3 / 3$ ) |
|  |  | 102 | Modification of table in (9) Communication at different potential $(1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, 3 V ) (CSI mode) (1/2) |
|  |  | 103 | Modification of table and caution in (9) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (2/2) |
|  |  | 106 | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V , 3 V ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) ( $1 / 2$ ) |
|  |  | 107 | Modification of table, note 1, and caution in (10) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2) |
|  |  | 109 | Addition of (1) $\mathrm{I}^{2} \mathrm{C}$ standard mode |
|  |  | 111 | Addition of (2) $I^{2} \mathrm{C}$ fast mode |
|  |  | 112 | Addition of (3) $I^{2} \mathrm{C}$ fast mode plus |
|  |  | 112 | Modification of IICA serial transfer timing |
|  |  | 113 | Addition of table in 2.6.1 A/D converter characteristics |
|  |  | 113 | Modification of description in 2.6.1 (1) |
|  |  | 114 | Modification of notes 3 to 5 in 2.6.1 (1) |
|  |  | 115 | Modification of description and notes 2, 4, and 5 in 2.6.1 (2) |
|  |  | 116 | Modification of description and notes 3 and 4 in 2.6.1 (3) |
|  |  | 117 | Modification of description and notes 3 and 4 in 2.6.1 (4) |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 3.00 | Aug 02, 2013 | 118 | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics |
|  |  | 118 | Modification of table and note in 2.6.3 POR circuit characteristics |
|  |  | 119 | Modification of table in 2.6.4 LVD circuit characteristics |
|  |  | 120 | Modification of table of LVD Detection Voltage of Interrupt \& Reset Mode |
|  |  | 120 | Renamed to 2.6.5 Power supply voltage rising slope characteristics |
|  |  | 122 | Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes |
|  |  | 123 | Modification of caution 1 and description |
|  |  | 124 | Modification of table and remark 3 in Absolute Maximum Ratings ( $\mathrm{TA}=25^{\circ} \mathrm{C}$ ) |
|  |  | 126 | Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics |
|  |  | 126 | Modification of table in 3.2.2 On-chip oscillator characteristics |
|  |  | 127 | Modification of note 3 in 3.3.1 Pin characteristics (1/5) |
|  |  | 128 | Modification of note 3 in 3.3.1 Pin characteristics (2/5) |
|  |  | 133 | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2) |
|  |  | 135 | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2) |
|  |  | 137 | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2) |
|  |  | 139 | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100pin products (2/2) |
|  |  | 140 | Modification of (3) Peripheral Functions (Common to all products) |
|  |  | 142 | Modification of table in 3.4 AC Characteristics |
|  |  | 143 | Addition of Minimum Instruction Execution Time during Main System Clock Operation |
|  |  | 143 | Modification of figure of AC Timing Test Points |
|  |  | 143 | Modification of figure of External System Clock Timing |
|  |  | 145 | Modification of figure of AC Timing Test Points |
|  |  | 145 | Modification of description, note 1, and caution in (1) During communication at same potential (UART mode) |
|  |  | 146 | Modification of description in (2) During communication at same potential (CSI mode) |
|  |  | 147 | Modification of description in (3) During communication at same potential (CSI mode) |
|  |  | 149 | Modification of table, note 1, and caution in (4) During communication at same potential (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) |
|  |  | 151 | Modification of table, note 1, and caution in (5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (1/2) |
|  |  | 152 to 154 | Modification of table, notes 2 to 6 , caution, and remarks 1 to 4 in (5) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (2/2) |
|  |  | 155 | Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V ) (CSI mode) (1/3) |
|  |  | 156 | Modification of table and caution in (6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (2/3) |
|  |  | 157, 158 | Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (3/3) |
|  |  | 160, 161 | Modification of table and caution in (7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 3.00 | Aug 02, 2013 | 163 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (1/2) |
|  |  | 164, 165 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (simplified $\mathrm{I}^{2} \mathrm{C}$ mode) (2/2) |
|  |  | 166 | Modification of table in 3.5.2 Serial interface IICA |
|  |  | 166 | Modification of IICA serial transfer timing |
|  |  | 167 | Addition of table in 3.6.1 A/D converter characteristics |
|  |  | 167, 168 | Modification of table and notes 3 and 4 in 3.6.1 (1) |
|  |  | 169 | Modification of description in 3.6.1 (2) |
|  |  | 170 | Modification of description and note 3 in 3.6.1 (3) |
|  |  | 171 | Modification of description and notes 3 and 4 in 3.6.1 (4) |
|  |  | 172 | Modification of table and note in 3.6.3 POR circuit characteristics |
|  |  | 173 | Modification of table of LVD Detection Voltage of Interrupt \& Reset Mode |
|  |  | 173 | Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics |
|  |  | 174 | Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART) |
|  |  | 175 | Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes |
| 3.10 | Nov 15, 2013 | 123 | Caution 4 added. |
|  |  | 125 | Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted. |
| 3.30 | Mar 31, 2016 | 18 | Modification of the position of the index mark in 25-pin plastic WFLGA ( $3 \times 3$ $\mathrm{mm}, 0.50 \mathrm{~mm}$ pitch) of 1.3 .325 -pin products |
|  |  | 49 | Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24pin, 25-pin, 30-pin, 32-pin, 36-pin products] |
|  |  | 51 | Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44pin, 48-pin, 52-pin, 64-pin products] |
|  |  | 53 | Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100pin, 128-pin products] |
|  |  | $\begin{gathered} 110 \text { to } 112, \\ 167 \end{gathered}$ | $\overline{\text { ACK }}$ corrected to ACK |
| 3.40 | May 31, 2018 | 172 | Addition of note in 3.6.3 POR circuit characteristics |
| 3.41 | Jan 31, 2020 | 3 | Addition of packaging specifications in Figure 1-1 Part Number, Memory Size, and Package of RL78/G13 |
|  |  | 4 to 28 | Addition of ordering part numbers and RENESAS codes in Table 1-1 List of Ordering Part Numbers |
|  |  | $\begin{array}{\|c\|} \hline 189,190, \\ 192 \text { to } 194, \\ 196 \text { to } 198, \\ 200, \\ 202 \text { to } 205, \\ 207 \text { to } 209, \\ 211,213, \\ 214 \\ \hline \end{array}$ | Modification of the titles of the subchapters and deletion of product names in Chapter 4 |
|  |  | 191 | Addition of figure in 4.2 24-pin Package |
|  |  | 195 | Addition of figure in 4.3 32-pin Package |
|  |  | 199 | Addition of figure in 4.8 44-pin Package |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 3.41 | Jan 31, 2020 | 201 | Addition of figure in 4.9 48-pin Package |
|  |  | 206 | Addition of figure in 4.11 64-pin Package |
|  |  | 210 | Addition of figure in 4.12 80-pin Package |
|  |  | 212 | Addition of figure in 4.13 100-pin Package |
| 3.50 | Jun 30, 2020 | 1 | Modification of description in 1.1 Features |
|  |  | 3 | Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G13 |
|  |  | 4 to 11 | Modification of Table 1-1 List of Ordering Part Numbers |
|  |  | 12 | Addition of packaging specifications in 13.3.1 20-pin products |
|  |  | 173 | Addition of package drawing in 4.1 20-pin Package |
|  |  | 182 | Addition of package drawing in 4.7 40-pin Package |
|  |  | 188 | Addition of package drawing in 4.9 48-pin Package |

All trademarks and registered trademarks are the property of their respective owners.
SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash ${ }^{\circledR}$ technology licensed from Silicon Storage Technology, Inc.

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\text {IL }}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\text {IL }}$ (Max.) and $\mathrm{V}_{\text {IH }}$ (Min.).
7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Renesns

SALES OFFICES
Renesas Electronics Corporation
Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics Corporation
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics America Inc. Milpitas Campus
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351
Renesas Electronics America Inc. San Jose Campus
6024 Silver Creek Valley Road, San Jose, CA 95138, USA
Tel: +1-408-284-8200, Fax: $+1-408-284-2775$
Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327
Renesas Electronics (China) Co., Ltd.
Room 101-T01, Floor 1, Building 7, Yard No. 7, 8th Street, Shangdi, Haidian District, Beijing 100085, China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679
Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999
Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022
Renesas Electronics Taiwan Co., Ltd.
13F No. 363, Fu Shing North Road Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, \#06-02 Singapore 339949
Renesas Electronics Malaysi Sd
Renesas Electronics Malaysia Sdn. Bhd.
Unit No 3A-1 Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia
Tel: +60-3-5022-1288, Fax: +60-3-5022-1290
Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560038 , India
Tel: +91-80-67208700
Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 16-bit Microcontrollers - MCU category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
MB90F036APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APFM-GE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F683RBPMC-GSAE1 R5F11BGEAFB\#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP\#X0 R5F11B7EANA\#U0 R5F21172DSP\#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMCGE1 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GS-N2E2 MB96F395RSAPMC-GSE2 MB96F623RBPMC1-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP\#U3A R5F104AEASP\#V0 R5F100BCANA\#U0 R5F100ACASP\#V0 R5F117BCGFP\#30 M30626FJPGP\#U5C R5F11AGGANB\#20 R5F11B7CANA\#U0 MB90F362TESPMCR-GN9E1 MB91F248PFV-GE1 LC88F58B0AU-SQFPH


[^0]:    (Notes and Remarks are listed on the next page.)

[^1]:    ©2012 Renesas Electronics Corporation. All rights reserved.

