Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/22 Group, R8C/23 Group RENESAS MCU

REJ03B0097-0200 Rev.2.00 Aug 20, 2008

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This MCU is equipped with one CAN module and suited to in-vehicle or FA networking.

Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/23 Group.

The difference between R8C/22 and R8C/23 Groups is only the existence of the data flash. Their peripheral functions are the same.

1.1 Applications

Automotive, etc.



1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group.

Table 1.1 Functions and Specifications for R8C/22 Group

| | Item | Specification | | |
|-----------------|------------------------------------|--|--|--|
| CPU | Number of fundamental instructions | • | | |
| 01 0 | Minimum instruction execution time | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) | | |
| | William indirection exception time | 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) | | |
| | Operating mode | Single-chip | | |
| | Address space | 1 Mbyte | | |
| | Memory capacity | Refer to Table 1.3 Product Information for R8C/22 Group | | |
| Peripheral | Ports | I/O ports: 41 pins, Input port: 3 pins | | |
| Function | Timers | Timer RA: 8 bits x 1 channel, | | |
| | | Timer RB: 8 bits x 1 channel | | |
| | | (Each timer equipped with 8-bit prescaler) | | |
| | | Timer RD: 16 bits x 2 channel | | |
| | | (Circuits of input capture and output compare) | | |
| | | Timer RE: With compare match function | | |
| | Serial interface | 1 channel (UART0) | | |
| | | Clock synchronous I/O, UART | | |
| | | 1 channel (UART1) | | |
| | | UART | | |
| | Clock synchronous serial interface | 1 channel | | |
| | | I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip | | |
| | | select | | |
| | LIN module | Hardware LIN: 1 channel | | |
| | | (timer RA, UART0) | | |
| | CAN module | 1 channel with 2.0B specification: 16 slots | | |
| | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels | | |
| | Watchdog timer | 15 bits x 1 channel (with prescaler) | | |
| | | Reset start selectable | | |
| | Interrupt | Internal: 14 sources, External: 6 sources, Software: 4 sources, | | |
| | | Priority level: 7 levels | | |
| | Clock generation circuits | 2 circuits | | |
| | | XIN clock generation circuit (with on-chip feedback resistor) | | |
| | | On-chip oscillator (high speed, low speed) | | |
| | | High-speed on-chip oscillator has frequency adjustment | | |
| | | function. | | |
| | Oscillation stop detection | Stop detection of XIN clock oscillation | | |
| | function | | | |
| | Voltage detection circuit | On-chip | | |
| | Power-on reset circuit include | On-chip | | |
| Electric | Supply voltage | VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version) | | |
| Characteristics | | VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version) | | |
| | | VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) | | |
| | Current consumption | Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on- | | |
| | | chip oscillator stopping) | | |
| | | Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip | | |
| E | | oscillator stopping) | | |
| Flash Memory | Programming and erasure voltage | VCC = 2.7 to 5.5 V | | |
| | Programming and erasure | 100 times | | |
| O | endurance | 40.4- 0500 | | |
| Operating Ambi | ent Temperature | -40 to 85°C | | |
| | | -40 to 125°C (option ⁽¹⁾) | | |
| Package | | 48-pin mold-plastic LQFP | | |

- 1. When using options, be sure to inquire about the specification.
- 2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.



Functions and Specifications for R8C/23 Group Table 1.2

| | Item | Specification |
|-------------------------------|------------------------------------|---|
| CPU | Number of fundamental instructions | 89 instructions |
| - | Minimum instruction execution time | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) |
| | | 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) |
| | Operating mode | Single-chip |
| i | Address space | 1 Mbyte |
| | Memory capacity | Refer to Table 1.4 Product Information for R8C/23 Group |
| Peripheral | Ports | I/O ports: 41 pins, Input port: 3 pins |
| Function | Timers | Timer RA: 8 bits x 1 channel, |
| | | Timer RB: 8 bits x 1 channel |
| | | (Each timer equipped with 8-bit prescaler) |
| | | Timer RD: 16 bits x 2 channel |
| | | (Circuits of input capture and output compare) Timer RE: With compare match function |
| | Serial interface | 1 channel (UARTO) |
| | Serial interface | Clock synchronous I/O, UART |
| | | 1 channel (UART1) |
| | | UART |
| - | Clock synchronous serial interface | 1 channel |
| | , | I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip |
| | | select |
| | LIN module | Hardware LIN: 1 channel |
| | | (Timer RA, UART0) |
| | CAN module | 1 channel with 2.0B specification: 16 slots |
| | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
| | Watchdog timer | 15 bits x 1 channel (with prescaler) |
| | | Reset start selectable |
| | Interrupts | Internal: 14 sources, External: 6 sources, Software: 4 sources, |
| | | Priority level: 7 levels |
| | Clock generation circuits | 2 circuits |
| | | XIN clock generation circuit (with on-chip feedback resistor) |
| | | On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment |
| | | function. |
| | Oscillation stop detection | Stop detection of XIN clock oscillation |
| | function | Stop detection of Any Glock oscillation |
| | Voltage detection circuit | On-chip |
| - | Power-on reset circuit include | On-chip |
| Electric | Supply voltage | VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version) |
| Characteristics | Supply Tollage | VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version) |
| | | VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) |
| | Current consumption | Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on- |
| | · | chip oscillator stopping) |
| | | Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip |
| | | oscillator stopping) |
| Flash Memory | Programming and erasure voltage | VCC = 2.7 to 5.5 V |
| | Programming and erasure | 10,000 times (data flash) |
| | endurance | 1,000 times (program ROM) |
| Operating Ambient Temperature | | -40 to 85°C |
| | | -40 to 125°C (option ⁽¹⁾) |
| operaning i minut | | -40 to 125°C (option ⁽¹⁾) 48-pin mold-plastic LQFP |

- 1. When using options, be sure to inquire about the specification.
- 2. I2C bus is a registered trademark of Koninklijke Philips Electronics N.V.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.3 lists Product Information for R8C/22 Group and Table 1.4 lists Product Information for R8C/23 Group.

Table 1.3 Product Information for R8C/22 Group

Current of Aug. 2008

| Type No. | ROM Capacity | RAM Capacity | Package Type | Rer | narks |
|-------------|---------------------------|--------------|--------------|-----------|--------------|
| R5F21226DFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | D version | Flash memory |
| R5F21227DFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A | | version |
| R5F21228DFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A | | |
| R5F21226JFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | J version | |
| R5F21227JFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21228JFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A | | |
| R5F2122AJFP | 96 Kbytes | 5 Kbytes | PLQP0048KB-A | | |
| R5F2122CJFP | 128 Kbytes ⁽¹⁾ | 6 Kbytes | PLQP0048KB-A | | |
| R5F21226KFP | 32 Kbytes | 2 Kbytes | PLQP0048KB-A | K version | |
| R5F21227KFP | 48 Kbytes | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21228KFP | 64 Kbytes | 3 Kbytes | PLQP0048KB-A | | |
| R5F2122AKFP | 96 Kbytes | 5 Kbytes | PLQP0048KB-A | | |
| R5F2122CKFP | 128 Kbytes ⁽¹⁾ | 6 Kbytes | PLQP0048KB-A | | |

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **24. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group

Table 1.4 **Product Information for R8C/23 Group**

Current of Aug. 2008

| Type No. | ROM C | apacity | RAM Capacity | Package Type | Rema | arke |
|-------------|---------------------------|-------------|---------------|--------------|-----------|---------|
| Type No. | Program ROM | Data Flash | INAM Capacity | rackage Type | IXEIII | aino |
| R5F21236DFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | D version | Flash |
| R5F21237DFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | memory |
| R5F21238DFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | version |
| R5F21236JFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | J version | |
| R5F21237JFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21238JFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | |
| R5F2123AJFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A | | |
| R5F2123CJFP | 128 Kbytes ⁽¹⁾ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A | | |
| R5F21236KFP | 32 Kbytes | 1 Kbyte X 2 | 2 Kbytes | PLQP0048KB-A | K version | |
| R5F21237KFP | 48 Kbytes | 1 Kbyte X 2 | 2.5 Kbytes | PLQP0048KB-A | | |
| R5F21238KFP | 64 Kbytes | 1 Kbyte X 2 | 3 Kbytes | PLQP0048KB-A | | |
| R5F2123AKFP | 96 Kbytes | 1 Kbyte X 2 | 5 Kbytes | PLQP0048KB-A | | |
| R5F2123CKFP | 128 Kbytes ⁽¹⁾ | 1 Kbyte X 2 | 6 Kbytes | PLQP0048KB-A |] | |

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger of Hardware Manual.




Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

Page 7 of 48

1.6 Pin Functions

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

Table 1.5 Pin Functions

| Туре | Symbol | I/O Type | Description |
|--------------------------------|--|----------|---|
| Power Supply Input | VCC VSS | I | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog Power Supply Input | AVCC, AVSS | I | Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset Input | RESET | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN Clock Input | XIN | I | These pins are provided for the XIN clock generation |
| XIN Clock Output | XOUT | 0 | circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. |
| INT Interrupt Input | INTO to INT3 | I | INT interrupt input pins. INT0 Timer RD input pins. INT1 Timer RA input pins. |
| Key Input Interrupt | KI0 to KI3 | I | Key input interrupt input pins. |
| Timer RA | TRAIO | I/O | Timer RA I/O pin. |
| | TRAO | 0 | Timer RA output pin. |
| Timer RB | TRBO | 0 | Timer RB output pin. |
| Timer RD | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 | I/O | Timer RD I/O ports. |
| | TRDCLK | I | External clock input pin. |
| Timer RE | TREO | 0 | Divided clock output pin. |
| Serial Interface | CLK0 | I/O | Transfer clock I/O pin. |
| | RXD0, RXD1 | I | Serial data input pins. |
| | TXD0, TXD1 | 0 | Serial data output pins. |
| I ² C Bus Interface | SCL | I/O | Clock I/O pin. |
| | SDA | I/O | Data I/O pin. |
| Clock Synchronous | SSI | I/O | Data I/O pin. |
| Serial I/O with Chip | SCS | I/O | Chip-select signal I/O pin. |
| Select | SSCK | I/O | Clock I/O pin. |
| | SSO | I/O | Data I/O pin. |
| CAN Module | CRX0 | I | CAN data input pin. |
| | CTX0 | 0 | CAN data output pin. |
| Reference Voltage Input | VREF | I | Reference voltage input pin to A/D converter. |
| A/D Converter | AN0 to AN11 | I | Analog input pins to A/D converter. |
| I/O Port | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7 | I/O | CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program. |
| Input Port | P4_2, P4_6, P4_7 | I | Input only ports. |

I: Input

O: Output

I/O: Input and output



Pin Name Information by Pin Number Table 1.6

| | | | | I/O Pin | Functions | for of Periphera | Modules | | |
|---------------|-------------|------|-----------------------|------------------------|---------------------|--|-----------------------------------|---------------|------------------|
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I ² C Bus Interface | CAN Module | A/D Converter |
| 1 | | P3_5 | | | | SSCK | SCL | | |
| 2 | | P3_3 | | | | SSI | | | |
| 3 | | P3_4 | | | | SCS | SDA | | |
| 4 | MODE | | | | | | | | |
| 5 | | P4_3 | | | | | | | |
| 6 | | P4_4 | | | | | | | |
| 7 | RESET | | | | | | | | |
| 8 | XOUT | P4_7 | | | | | | | |
| 9 | VSS/AVSS | | | | | | | | |
| 10 | XIN | P4_6 | | | | | | | |
| 11 | VCC/AVCC | | | | | | | | |
| 12 | | P2_7 | | TRDIOD1 | | | | | |
| 13 | | P2_6 | | TRDIOC1 | | | | | |
| 14 | | P2_5 | | TRDIOB1 | | | | | |
| 15 | | P2_4 | | TRDIOA1 | | | | | |
| 16 | | P2_3 | | TRDIOD0 | | | | | |
| 17 | | P2_2 | | TRDIOC0 | | | | | |
| 18 | | P2_1 | | TRDIOB0 | | | | | |
| 19 | | P2_0 | | TRDIOA0/TRDCLK | | | | | |
| 20 | | P1_7 | INT1 | TRAIO | | | | | |
| 21 | | P1_6 | | | CLK0 | | | | |
| 22 | | P1_5 | (INT1) ⁽¹⁾ | (TRAIO) ⁽¹⁾ | RXD0 | | | | |
| 23 | | P1_4 | () | , | TXD0 | | | | |
| 24 | | P1_3 | KI3 | | .,,,,,, | | | | AN11 |
| 25 | | P4_5 | INT0 | ĪNT0 | | | | | |
| 26 | | P6_6 | | INTO | TXD1 | | | | |
| | | | INT2 | | | | | | |
| 27 | | P6_7 | INT3 | | RXD1 | | | | |
| 28 | | P1_2 | KI2 | | | | | | AN10 |
| 29 | | P1_1 | KI1 | | | | | | AN9 |
| 30 | | P1_0 | KI0 | | | | | | AN8 |
| 31 | | P3_1 | | TRBO | | | | | |
| 32 | | P3_0 | | TRAO | | | | | |
| 33 | | P6_5 | | | | | | | |
| 34 | | P6_4 | | | | | | | |
| 35 | | P6_3 | | | | | | | |
| 36 | | P0_7 | | | | | | | AN0 |
| 37 | | P0_6 | | | | | | | AN1 |
| 38 | | P0_5 | | | | | | | AN2 |
| 39 | | P0_4 | | | | | | | AN3 |
| 40 | VREF | P4_2 | | | | | | | |
| 41 | | P6_0 | | TREO | | | | | |
| 42 | | P6_2 | | | | | | CRX0 | |
| 43 | | P6_1 | | | | | | CTX0 | |
| 44 | | P0_3 | | | | | | | AN4 |
| 45 | | P0_2 | | | | | | | AN5 |
| 46 | | P0_1 | | | | | | | AN6 |
| 47 | | P0_0 | | | | | | | AN7 |
| 48 | | P3_7 | | | | SSO | | | |

NOTE:

1. Can be assigned to the pin in parentheses by a program.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3.

R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0.

A1 can be combined with A0 to be used a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each.

The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/22 Group


Figure 3.1 shows a Memory Map of R8C/22 Group. The R8C/22 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.



- 2. The blank regions are reserved. Do not access locations in these regions.
- Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger.

| Deat North an | Internal ROM | | | Internal RAM | | |
|---------------------------------------|--------------|----------------|----------------|--------------|----------------|----------------|
| Part Number | Size | Address 0YYYYh | Address ZZZZZh | Size | Address 0XXXXh | Address 0SSSSh |
| R5F21226DFP, R5F21226JFP, R5F21226KFP | 32 Kbytes | 08000h | - | 2 Kbytes | 00BFFh | - |
| R5F21227DFP, R5F21227JFP, R5F21227KFP | 48 Kbytes | 04000h | - | 2.5 Kbytes | 00DFFh | - |
| R5F21228DFP, R5F21228JFP, R5F21228KFP | 64 Kbytes | 04000h | 13FFFh | 3 Kbytes | 00FFFh | |
| R5F2122AJFP, R5F2122AKFP | 96 Kbytes | 04000h | 1BFFFh | 5 Kbytes | 00FFFh | 037FFh |
| R5F2122CJFP, R5F2122CKFP | 128 Kbytes | 04000h | 23FFFh | 6 Kbytes | 00FFFh | 03BFFh |

Figure 3.1 Memory Map of R8C/22 Group

3.2 R8C/23 Group

Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/23 Group

Page 14 of 48

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Table 4.1 to Table 4.13 list the SFR Information.

Table 4.1 SFR Information (1)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|--|--------|-------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | | | |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | | | 00h |
| 0016h | | | 00h |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protect Mode Register | CSPR | 00h |
| | | | 1000000b ⁽⁸⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | | | |

| 0030h | | | |
|-------|---|------|--------------------------|
| 0031h | Voltage Detection Register 1 ⁽²⁾ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2 ⁽⁶⁾ | VCA2 | 00h ⁽³⁾ |
| | | | 01000000b ⁽⁴⁾ |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | Voltage Monitor 1 Circuit Control Register ⁽⁷⁾ | VW1C | 0000X000b ⁽³⁾ |
| | | | 0100X001b ⁽⁴⁾ |
| 0037h | Voltage Monitor 2 Circuit Control Register ⁽⁵⁾ | VW2C | 00h |
| 0038h | | | |
| 0039h | | | |

003Fh X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
- 3. The LVD0ON bit in the OFS register is set to 1.
- 4. Power-on reset, voltage monitor 1 reset or the LVD0ON bit in the OFS register is set to 0.
- 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.
- 6. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b7.
- 7. Software reset, the watchdog timer rest, and the voltage monitor 2 reset do not affect other than the b0 and b6.
- 8. The CSPROINI bit in the OFS register is 0.



SFR Information (2)⁽¹⁾ Table 4.2

| A ddraga | Docietos | Symbol | After reset |
|----------|--|-------------|------------------------|
| Address | Register | Symbol | Alter reset |
| 0040h | | | |
| 0041h | | | |
| 0042h | | | |
| 0043h | CAN0 Wake Up Interrupt Control Register | C01WKIC | XXXXX000b |
| 0044h | CAN0 Successful Reception Interrupt Control Register | CORECIC | XXXXX000b |
| 0045h | CANO Successful Transmission Interrupt Control Register | C0TRMIC | XXXXX000b |
| 0046h | CAN0 State/Error Interrupt Control Register | C01ERRIC | XXXXX000b |
| 0047h | | | |
| 0048h | Timer RD0 Interrupt Control Register | TRD0IC | XXXXX000b |
| 0049h | Timer RD1 Interrupt Control Register | TRD1IC | XXXXX000b |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | | | |
| 004Ch | | | |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004En | SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾ | SSUIC/IICIC | XXXXX000b XXXXX000b |
| | 550 Interrupt Control Register/IIC Bus Interrupt Control Register(2) | 33010/11010 | XXXXXXXXX |
| 0050h | LUADTO T. MARKANIA CONTRACTOR AND | 0.710 | 1444444 |
| 0051h | UARTO Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h | INT2 Interrupt Control Register | INT2IC | XX00X000b |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h | | | |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh | The interrupt control regions. | | 7.1.1007.10002 |
| 005Ch | | | |
| 005Dh | INTO Interrupt Control Register | INTOIC | XX00X000b |
| | in 10 interrupt Control Register | INTOIC | XX00X000D |
| 005Eh | | | |
| 005Fh | | | |
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | | | |
| 006Ah | | | |
| 006Bh | | | |
| 006Ch | | | |
| 006Dh | | | + |
| 006Eh | | | |
| 006En | | | |
| | | | |
| 0070h | | | |
| 0071h | | | |
| 0072h | | | |
| 0073h | | | |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | | | |
| 007Ch | | | |
| 007Dh | | | + |
| 007Eh | | | |
| | | | |
| 007Fh | | | |

- The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.

SFR Information (3)⁽¹⁾ Table 4.3

| Address | Register | Symbol | After reset |
|----------------|---|--------------|---------------|
| 0080h | 1113,000 | | 1 |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | <u> </u> |
| 0084h | | | <u> </u> |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | | | |
| 0089h | | | |
| 008Ah | | | |
| 008Bh | | | |
| 008Ch | | | |
| 008Dh | | | |
| 008Eh | | | |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh 009Fh | | | |
| 009Ffi | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A0H | UARTO Bit Rate Register | U0BRG | XXh |
| 00A111 | UARTO Transmit Buffer Register | U0TB | XXh |
| 00A2H | OAKTO Transmit buller Kegister | 0016 | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 0000000b |
| 00A6h | UARTO Receive Buffer Register | U0RB | XXh |
| 00A7h | | | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Register | U1BRG | XXh |
| 00AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 00ABh | , | | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh | | | XXh |
| 00B0h | | | |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | | | |
| 00B6h | | | |
| 00B7h | | 000011110000 | |
| 00B8h | SS Control Register H/IIC Bus Control Register 1(2) | SSCRH/ICCR1 | 00h |
| 00B9h | SS Control Register L/IIC Bus Control Register 2 ⁽²⁾ | SSCRL/ICCR2 | 01111101b |
| 00BAh | SS Mode Register/IIC Bus Mode Register 1 ⁽²⁾ | SSMR/ICMR | 00011000b |
| 00BBh | SS Enable Register/IIC Bus Interrupt Enable Register(2) | SSER/ICIER | 00h |
| 00BCh | SS Status Register/IIC Bus Status Register ⁽²⁾ | SSSR/ICSR | 00h/0000X000b |
| 00BDh | SS Mode Register 2/Slave Address Register ⁽²⁾ | SSMR2/SAR | 00h |
| 00BEh | SS Transmit Data Register/IIC Bus Transmit Data Register ⁽²⁾ | SSTDR/ICDRT | FFh |
| 00BFh | SS Receive Data Register/IIC Bus Receive Data Register ⁽²⁾ | SSRDR/ICDRR | FFh |
| | 1 | 1 | |

- The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.

SFR Information (4)⁽¹⁾ Table 4.4

| Address | Register | Symbol | After reset |
|----------------|----------------------------------|--------|-------------|
| 00C0h | A/D Register | AD | XXh |
| 00C1h | 7 V D Trogistor | 7.5 | XXh |
| 00C2h | | | 70 |
| 00C3h | | | |
| 00C4h | | | |
| 00C5h | | | |
| 00C6h | | | |
| 00C7h | | + | |
| 00C7H | | | |
| 00C9h | | | |
| 00C9h | | | |
| 00CAn | | | |
| 00CCh | | | |
| 00CDh | | | |
| 00CDh | | | |
| | | | |
| 00CFh | | | |
| 00D0h | | | |
| 00D1h | | | |
| 00D2h | | | |
| 00D3h | A/D Control Deviator C | 450010 | 001 |
| 00D4h | A/D Control Register 2 | ADCON2 | 00h |
| 00D5h | | 150012 | |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | | | |
| 00D9h | | | |
| 00DAh | | | |
| 00DBh | | | |
| 00DCh | | | |
| 00DDh | | | |
| 00DEh | | | |
| 00DFh | | | |
| 00E0h | Port P0 Register | P0 | XXh |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h | | | |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh | T Citt i Direction register | | 00 |
| 00ECh | Port P6 Register | P6 | XXh |
| 00EDh | | 1.0 | 7.0 |
| 00EEh | Port P6 Direction Register | PD6 | 00h |
| 00EFh | . s.c. s Shouldh region | 1 50 | 0011 |
| 00F0h | | | |
| 00F1h | | | |
| 00F1H | | + | |
| 00F2h | | | |
| 00F4h | | | |
| | LIAPT1 Function Soloct Pogister | U1SR | XXh |
| 00F5h 00F6h | UART1 Function Select Register | UISK | ^^!! |
| | <u> </u> | | |
| 00F7h | Dort Made Degister | DIAD | 006 |
| 00F8h | Port Mode Register | PMR | 00h |
| 00F9h | External Input Enable Register | INTEN | 00h |
| 00FAh | INT Input Filter Select Register | INTF | 00h |
| 00FBh | Key Input Enable Register | KIEN | 00h |
| 00FCh | Pull-Up Control Register 0 | PUR0 | 00h |
| 00FDh | Pull-Up Control Register 1 | PUR1 | XX00XX00b |
| | | | |
| 00FEh 00FFh | | | |

NOTE:

SFR Information (5)⁽¹⁾ Table 4.5

| A -1-1 | Devistor | Ol | A 64 |
|---|---|--|--------------------------------------|
| Address | Register | Symbol | After reset |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | - | | |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| | | TRBIOC | |
| 010Ah | Timer RB I/O Control Register | | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary | TRBPR | FFh |
| 010Fh | | | |
| 0110h | | | |
| 0111h | | | |
| 0112h | | | + |
| 0112h | | | + |
| | | | + |
| 0114h | | | |
| 0115h | | | <u> </u> |
| 0116h | | | |
| 0117h | | | |
| 0118h | Timer RE Counter Data Register | TRESEC | 00h |
| 0119h | Timer RE Compare Data Register | TREMIN | 00h |
| 011Ah | | | |
| 011Bh | | | |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| | | | |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh | | | |
| 0120h | | | |
| 0121h | | | |
| 0122h | | | |
| 0123h | | | |
| 0124h | | | 1 |
| 0125h | | | |
| 0126h | | | - |
| 0127h | | | |
| | | | |
| 0128h | | | |
| 0129h | | | |
| 012Ah | | | |
| 012Bh | | <u> </u> | |
| 012Ch | | | |
| 012Dh | | | |
| 012Eh | | İ | |
| 012Fh | | | † |
| 0130h | | | + |
| 0130h | | - | - |
| | | 1 | |
| 0132h | | | |
| 0133h | | | |
| 0134h | | | |
| 0135h | | 1 | |
| 0136h | | | |
| 0137h | Timer RD Start Register | TRDSTR | 11111100b |
| 0138h | Timer RD Mode Register | TRDMR | 00001110b |
| | ,o | | 10001000b |
| | Timer RD PWM Mode Register | LTRDPMR | |
| 0139h | Timer RD PWM Mode Register | TRDPMR | |
| 0139h 013Ah | Timer RD Function Control Register | TRDFCR | 10000000b |
| 0139h 013Ah 013Bh | Timer RD Function Control Register Timer RD Output Master Enable Register 1 | TRDFCR TRDOER1 | 10000000b FFh |
| 0139h 013Ah 013Bh 013Ch | Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 | TRDFCR TRDOER1 TRDOER2 | 10000000b FFh 01111111b |
| 0139h 013Ah 013Bh 013Ch 013Dh | Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register | TRDFCR TRDOER1 TRDOER2 TRDOCR | 10000000b FFh 01111111b 00h |
| 0139h 013Ah 013Bh 013Ch | Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 | TRDFCR TRDOER1 TRDOER2 | 10000000b FFh 01111111b |

NOTE:

SFR Information (6)⁽¹⁾ Table 4.6

| A ddraga | Dogister | Cymahal | After reset |
|-----------------|---|----------|-------------|
| Address | Register | Symbol | After reset |
| 0140h | Timer RD Control Register 0 | TRDCR0 | 00h |
| 0141h | Timer RD I/O Control Register A0 | TRDIORA0 | 10001000b |
| 0142h | Timer RD I/O Control Register C0 | TRDIORC0 | 10001000b |
| 0143h | Timer RD Status Register 0 | TRDSR0 | 11100000b |
| 0144h | Timer RD Interrupt Enable Register 0 | TRDIER0 | 11100000b |
| 0145h | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b |
| 0146h | Timer RD Counter 0 | TRD0 | 00h |
| 0147h | | | 00h |
| 0148h | Timer RD General Register A0 | TRDGRA0 | FFh |
| 0149h | | | FFh |
| 014Ah | Timer RD General Register B0 | TRDGRB0 | FFh |
| 014Bh | | | FFh |
| 014Ch | Timer RD General Register C0 | TRDGRC0 | FFh |
| 014Dh | | | FFh |
| 014Eh | Timer RD General Register D0 | TRDGRD0 | FFh |
| 014Fh | | | FFh |
| 0150h | Timer RD Control Register 1 | TRDCR1 | 00h |
| 0151h | Timer RD I/O Control Register A1 | TRDIORA1 | 10001000b |
| 0152h | Timer RD I/O Control Register C1 | TRDIORC1 | 10001000b |
| 0153h | Timer RD Status Register 1 | TRDSR1 | 11000000b |
| 0154h | Timer RD Interrupt Enable Register 1 | TRDIER1 | 11100000b |
| 0155h | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b |
| 0156h | Timer RD Counter 1 | TRD1 | 00h |
| 0157h | | | 00h |
| 0158h | Timer RD General Register A1 | TRDGRA1 | FFh |
| 0159h | , | | FFh |
| 015Ah | Timer RD General Register B1 | TRDGRB1 | FFh |
| 015Bh | Timor No Contra Nogista Di | | FFh |
| 015Ch | Timer RD General Register C1 | TRDGRC1 | FFh |
| 015Dh | Time ND General Register O1 | TREGROT | FFh |
| 015Eh | Timer RD General Register D1 | TRDGRD1 | FFh |
| 015Fh | Time ND General Negister D1 | TROORDT | FFh |
| 0160h | | | 1111 |
| 0161h | | | |
| 0161h | | | |
| 0162fi 0163h | | | |
| | | | |
| 0164h | | | |
| 0165h | | | |
| 0166h | | | |
| 0167h | | | |
| 0168h | | | |
| 0169h | | | |
| 016Ah | | | |
| 016Bh | | | |
| 016Ch | | | |
| 016Dh | | | |
| 016Eh | | | |
| 016Fh | | | |
| 0170h | | | |
| 0171h | | | |
| 0172h | | | |
| 0173h | | | |
| 0174h | | | |
| 0175h | | | |
| 0176h | | | |
| 0177h | | | |
| 0178h | | | |
| 0179h | | 1 | |
| 017Ah | | | |
| 017Bh | | | |
| 017Ch | | | |
| 017Dh | | | |
| 017Eh | | | |
| 017EH | | | |
| 017111 | | 1 | I |

NOTE:

SFR Information (7)⁽¹⁾ Table 4.7

| Address | Register | Symbol | After reset |
|----------------|---------------------------------|--------|-------------|
| 0180h | 7 | -, | |
| 0181h | | | |
| 0182h | | | |
| 0183h | | | |
| 0184h | | | |
| 0185h 0186h | | | |
| 0187h | | | |
| 0188h | | | |
| 0189h | | | |
| 018Ah | | | |
| 018Bh | | | |
| 018Ch | | | |
| 018Dh | | | |
| 018Eh | | | |
| 018Fh | | | |
| 0190h 0191h | | | |
| 0191h 0192h | | | |
| 0192h | | | |
| 0194h | | | |
| 0195h | | | |
| 0196h | | | |
| 0197h | | | |
| 0198h | | | |
| 0199h | | | |
| 019Ah | | | |
| 019Bh 019Ch | | | |
| 019Ch | | | |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h 01A7h | | | |
| 01A711 | | | |
| 01A9h | | | |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |
| 01B0h 01B1h | | | |
| 01B1h | | | |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h | | **** | |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h | <u>-</u> | | |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01FDh | | | |
| 01FEh | | | |
| 01FFh | | | |
| V. Hadafia ad | | | |

NOTE:

SFR Information (8)⁽¹⁾ Table 4.8

| | or it information (o). | | |
|----------------------------------|------------------------------------|----------|-------------|
| Address | Register | Symbol | After reset |
| 1300h | CANO Message Control Register 0 | COMCTLO | 00h |
| 1301h | CANO Message Control Register 1 | C0MCTL1 | 00h |
| 1302h | CANO Message Control Register 2 | C0MCTL2 | 00h |
| 1303h | CAN0 Message Control Register 3 | C0MCTL3 | 00h |
| 1304h | CAN0 Message Control Register 4 | C0MCTL4 | 00h |
| 1305h | CAN0 Message Control Register 5 | C0MCTL5 | 00h |
| 1306h | CAN0 Message Control Register 6 | C0MCTL6 | 00h |
| 1307h | CAN0 Message Control Register 7 | C0MCTL7 | 00h |
| 1308h | CAN0 Message Control Register 8 | C0MCTL8 | 00h |
| 1309h | CAN0 Message Control Register 9 | C0MCTL9 | 00h |
| 130Ah | CAN0 Message Control Register 10 | C0MCTL10 | 00h |
| 130Bh | CAN0 Message Control Register 11 | C0MCTL11 | 00h |
| 130Ch | CAN0 Message Control Register 12 | C0MCTL12 | 00h |
| 130Dh | CAN0 Message Control Register 13 | C0MCTL13 | 00h |
| 130Eh | CAN0 Message Control Register 14 | C0MCTL14 | 00h |
| 130Fh | CAN0 Message Control Register 15 | C0MCTL15 | 00h |
| 1310h | CANO Control Register | COCTLR | X0000001b |
| 1311h | Or the Control Magician | 0001211 | XX0X0000b |
| 1312h | CAN0 Status Register | COSTR | 00h |
| 1313h | Or in to dialus register | 00011 | X0000001b |
| 1314h | CAN0 Slot Status Register | COSSTR | 00h |
| 1314fi 1315h | OANO OIOL OLALUS INEGISIEI | CUSSIK | 00h |
| 1315h 1316h | CAN0 Interrupt Control Register | COICR | 00h |
| | CANO Interrupt Control Register | COICR | |
| 1317h | CANO Fixture duel ID Durrichter | 00/00 | 00h |
| 1318h | CAN0 Extended ID Register | COIDR | 00h |
| 1319h | | | 00h |
| 131Ah | CAN0 Configuration Register | C0CONR | XXh |
| 131Bh | | | XXh |
| 131Ch | CAN0 Receive Error Count Register | CORECR | 00h |
| 131Dh | CAN0 Transmit Error Count Register | C0TECR | 00h |
| 131Eh | | | |
| 131Fh | | | |
| 1320h | | | |
| 1321h | | | |
| 1322h | | | |
| 1323h | | | |
| 1324h | | | |
| 1325h | | | |
| 1326h | | | |
| 1327h | | | |
| 1328h | | | |
| 1329h | | | |
| 132Ah | | | |
| 132Bh | | | |
| 132Ch | | + | + |
| 132Dh | | | |
| 132Dn 132Eh | | | |
| | | | |
| 132Fh | | | |
| 1330h | | | |
| 1331h | | | |
| 1332h | | | |
| 1333h | | | |
| 1334h | | | |
| 1335h | | | |
| 1336h | | | |
| 1337h | | | |
| 1338h | | | |
| | | | |
| 1339h | | | |
| | | | |
| 1339h 133Ah | | | |
| 1339h 133Ah 133Bh | | | |
| 1339h 133Ah 133Bh 133Ch | | | |
| 1339h 133Ah 133Bh | | | |

NOTE:

SFR Information (9)⁽¹⁾ Table 4.9

| Address | Register | Symbol | After reset |
|---|--|---------|--|
| 1340h | register | Gymbol | Alter reset |
| 1341h | | | |
| 1342h | CAN0 Acceptance Filter Support Register | C0AFS | XXh |
| 1343h | Ontro neceptance i liter oupport negister | 00/11 0 | XXh |
| 1344h | | | AAII |
| 1345h | | | |
| 1346h | | | |
| 1347h | | | |
| 1348h | | | |
| 1349h | | | |
| 134Ah | | | |
| 134Bh | | | |
| 134Ch | | | |
| 134Dh | | | |
| 134Eh | | | |
| 134Fh | | | |
| 1350h | | | |
| 1351h | | | |
| 1351h | | | |
| 1353h | | | |
| 1354h | | | |
| 1355h | | | |
| 1356h | | | |
| 1357h | | | |
| 1358h | | | |
| 1359h | | | |
| 135Ah | | | |
| 135Bh | | | |
| 135Ch | | | |
| 135Dh | | | |
| 135Eh | | | |
| 135Fh | CAN0 Clock Select Register | CCLKR | 00h |
| 1360h | CANO Slot 0: Identifier/DLC | | XXh |
| 1361h | | | XXh |
| 1362h | | | XXh |
| 1363h | | | XXh |
| 1364h | | | XXh |
| 1365h | | | XXh |
| 1366h | CAN0 Slot 0: Data Field | | XXh |
| 1367h | | | XXh |
| 1368h | | | XXh |
| 1369h | | | XXh |
| 136Ah | | | XXh |
| 136Bh | | | XXh |
| 136Ch | | | XXh |
| 136Dh | | | XXh |
| 136Eh | CAN0 Slot 0: Time Stamp | | XXh |
| 136Fh | | | XXh |
| 1370h | CANO Slot 1: Identifier/DLC | | XXh |
| 1371h | | | XXh |
| 1372h | | | XXh |
| 1373h | | | XXh |
| 1374h | | | XXh |
| 1375h | | | |
| 4070 | | | XXh |
| 1376h | CAN0 Slot 1: Data Field | | XXh |
| 1377h | CAN0 Slot 1: Data Field | | XXh XXh |
| 1377h 1378h | CAN0 Slot 1: Data Field | | XXh XXh XXh |
| 1377h 1378h 1379h | CAN0 Slot 1: Data Field | | XXh XXh XXh XXh |
| 1377h 1378h 1379h 137Ah | CAN0 Slot 1: Data Field | | XXh XXh XXh XXh XXh |
| 1377h 1378h 1379h 137Ah 137Bh | CAN0 Slot 1: Data Field | | XXh XXh XXh XXh XXh XXh |
| 1377h 1378h 1379h 137Ah 137Bh 137Ch | CAN0 Slot 1: Data Field | | XXh XXh XXh XXh XXh XXh XXh |
| 1377h 1378h 1379h 137Ah 137Bh 137Ch 137Dh | | | XXh XXh XXh XXh XXh XXh XXh XXh |
| 1377h 1378h 1379h 137Ah 137Bh 137Ch | CAN0 Slot 1: Data Field CAN0 Slot 1: Time Stamp | | XXh XXh XXh XXh XXh XXh XXh |

NOTE:

SFR Information (10)⁽¹⁾ **Table 4.10**

| Address | Register | Symbol After reset |
|-----------------|---|--------------------|
| 1380h | CAN0 Slot 2: Identifier/DLC | XXh |
| 1381h | 1 | XXh |
| 1382h | | XXh |
| 1383h | | XXh |
| 1384h | | XXh |
| 1385h | | XXh |
| 1386h | CAN0 Slot 2: Data Field | XXh |
| 1387h | | XXh |
| 1388h | | XXh |
| 1389h | | XXh |
| 138Ah | | XXh |
| 138Bh | | XXh |
| 138Ch | - | XXh |
| 138Dh | CANO Slot 2: Timo Stomp | XXh XXh |
| 138Eh 138Fh | CAN0 Slot 2: Time Stamp | XXh |
| 1390h | CAN0 Slot 3: Identifier/DLC | XXh |
| 1391h | CANO Siot 3. Identifier/DEC | XXh |
| 1392h | - | XXh |
| 1393h | 1 | XXh |
| 1394h | | XXh |
| 1395h | 1 | XXh |
| 1396h | CAN0 Slot 3: Data Field | XXh |
| 1397h | | XXh |
| 1398h | | XXh |
| 1399h | | XXh |
| 139Ah | | XXh |
| 139Bh | | XXh |
| 139Ch | | XXh |
| 139Dh | | XXh |
| 139Eh | CAN0 Slot 3: Time Stamp | XXh |
| 139Fh | | XXh |
| 13A0h | CAN0 Slot 4: Identifier/DLC | XXh |
| 13A1h | | XXh |
| 13A2h | | XXh |
| 13A3h | - | XXh |
| 13A4h | - | XXh |
| 13A5h | CANO Slot 4: Data Field | XXh XXh |
| 13A6h | CAN0 Slot 4: Data Field | XXn XXh |
| 13A7h | - | XXn XXh |
| 13A8h 13A9h | 4 | XXn |
| 13A9fi 13AAh | 4 | XXh |
| 13ABh | 1 | XXh |
| 13ACh | 1 | XXh |
| 13ADh | | XXh |
| 13AEh | CAN0 Slot 4: Time Stamp | XXh |
| 13AFh | - · · · · · · · · · · · · · · · · · · · | XXh |
| 13B0h | CAN0 Slot 5: Identifier/DLC | XXh |
| 13B1h | 1 | XXh |
| 13B2h | | XXh |
| 13B3h | 1 | XXh |
| 13B4h | | XXh |
| 13B5h | | XXh |
| 13B6h | CAN0 Slot 5: Data Field | XXh |
| 13B7h | | XXh |
| 13B8h | | XXh |
| 13B9h | | XXh |
| 13BAh | | XXh |
| 13BBh | | XXh |
| 13BCh | | XXh |
| 13BDh | | XXh |
| 13BEh | CAN0 Slot 5: Time Stamp | XXh |
| 13BFh | | XXh |

NOTE:

SFR Information (11)⁽¹⁾ **Table 4.11**

| Table 4.1 | ` , | | |
|----------------|----------------------------------|--------|-------------|
| Address | Register | Symbol | After reset |
| 13C0h 13C1h | CAN0 Slot 6: Identifier/DLC | | XXh XXh |
| 13C1h | | | XXh |
| 13C3h | | | XXh |
| 13C4h | | | XXh |
| 13C5h | | | XXh |
| 13C6h | CAN0 Slot 6: Data Field | | XXh |
| 13C7h | - 07 ii 10 0 0 0 1 2 a ia 1 10 a | | XXh |
| 13C8h | | | XXh |
| 13C9h | | | XXh |
| 13CAh | | | XXh |
| 13CBh | | | XXh |
| 13CCh | | | XXh |
| 13CDh | | | XXh |
| 13CEh | CAN0 Slot 6: Time Stamp | | XXh |
| 13CFh | | | XXh |
| 13D0h | CAN0 Slot 7: Identifier/DLC | | XXh |
| 13D1h 13D2h | | | XXh XXh |
| | | | XXh |
| 13D3h 13D4h | | | XXh |
| 13D4II | | | XXh |
| 13D3h | CAN0 Slot 7: Data Field | | XXh |
| 13D0ff | Ortito Sist 1. Bata i loid | | XXh |
| 13D8h | | | XXh |
| 13D9h | | | XXh |
| 13DAh | | | XXh |
| 13DBh | | | XXh |
| 13DCh | | | XXh |
| 13DDh | | | XXh |
| 13DEh | CAN0 Slot 7: Time Stamp | | XXh |
| 13DFh | | | XXh |
| 13E0h | CAN0 Slot 8: Identifier/DLC | | XXh |
| 13E1h | | | XXh |
| 13E2h | | | XXh |
| 13E3h | | | XXh XXh |
| 13E4h 13E5h | | | XXh |
| 13E6h | CAN0 Slot 8: Data Field | + | XXh |
| 13E7h | Ontro Clot C. Balan Icia | | XXh |
| 13E8h | | | XXh |
| 13E9h | | | XXh |
| 13EAh | | | XXh |
| 13EBh | | | XXh |
| 13ECh | | | XXh |
| 13EDh | | | XXh |
| 13EEh | CAN0 Slot 8: Time Stamp | | XXh |
| 13EFh | | | XXh |
| 13F0h | CAN0 Slot 9: Identifier/DLC | | XXh |
| 13F1h | | | XXh |
| 13F2h | | | XXh |
| 13F3h | | | XXh |
| 13F4h | | | XXh |
| 13F5h 13F6h | CAN0 Slot 9: Data Field | | XXh XXh |
| 13F7h | CANO SIOL 9. Data Field | | XXh |
| 13F8h | 1 | | XXh |
| 13F9h | | | XXh |
| 13FAh | | | XXh |
| 13FBh | 1 | | XXh |
| 40FOI- | 1 | | XXh |
| 13FCn | 4 | | XXh |
| 13FCh 13FDh | | | AAII |
| | CAN0 Slot 9: Time Stamp | | XXh |

NOTE:

SFR Information (12)⁽¹⁾ **Table 4.12**

| Address | Register | Symbol | After reset |
|----------------|------------------------------|--------|-------------|
| 1400h | CANO Slot 10: Identifier/DLC | ., | XXh |
| 1401h | | | XXh |
| 1402h | | | XXh |
| 1403h | | | XXh |
| 1404h | | | XXh |
| 1405h | | | XXh |
| 1406h | CAN0 Slot 10: Data Field | | XXh |
| 1407h | | | XXh |
| 1408h | | | XXh |
| 1409h | | | XXh |
| 140Ah | | | XXh |
| 140Bh | | | XXh |
| 140Ch | | | XXh |
| 140Dh | | | XXh |
| 140Eh | CAN0 Slot 10: Time Stamp | | XXh |
| 140Fh | | | XXh |
| 1410h | CAN0 Slot 11: Identifier/DLC | | XXh |
| 1411h | | | XXh |
| 1412h | | | XXh |
| 1413h | | | XXh |
| 1414h | | | XXh |
| 1415h | | | XXh |
| 1416h | CAN0 Slot 11: Data Field | | XXh |
| 1417h | | | XXh |
| 1418h | | | XXh |
| 1419h | | | XXh |
| 141Ah | | | XXh |
| 141Bh | | | XXh |
| 141Ch | | | XXh |
| 141Dh | | | XXh |
| 141Eh | CAN0 Slot 11: Time Stamp | | XXh |
| 141Fh | | | XXh |
| 1420h | CAN0 Slot 12: Identifier/DLC | | XXh |
| 1421h | | | XXh |
| 1422h | | | XXh |
| 1423h | | | XXh |
| 1424h | | | XXh |
| 1425h | CANO Clat 42: Data Field | | XXh |
| 1426h | CAN0 Slot 12: Data Field | | XXh |
| 1427h | | | XXh |
| 1428h | | | XXh |
| 1429h | | | XXh |
| 142Ah | | | XXh |
| 142Bh | | | XXh |
| 142Ch | | | XXh |
| 142Dh | CANO Slot 12: Timo Stomp | | XXh |
| 142Eh | CAN0 Slot 12: Time Stamp | | XXh |
| 142Fh 1430h | CANO Slot 13: Identifier/DLC | | XXh XXh |
| | CANO SIOU 13. Identine/DEC | | |
| 1431h 1432h | | | XXh XXh |
| | | | |
| 1433h 1434h | | | XXh XXh |
| | | | XXn XXh |
| 1435h 1436h | CAN0 Slot 13: Data Field | | XXh |
| | CANU SIDE 13. Data Fleid | | XXh |
| 1437h 1438h | | | XXh |
| | | | XXn XXh |
| 1439h 143Ah | | | XXn XXh |
| 143An 143Bh | | | XXn XXh |
| | | | XXn XXh |
| 143Ch | | | XXn XXh |
| 143Dh | CANO Slot 12: Timo Stomp | | |
| 143Eh | CAN0 Slot 13: Time Stamp | | XXh |
| 143Fh | | | XXh |

NOTE:

SFR Information (13)⁽¹⁾ **Table 4.13**

| Address | Register | Symbol | After reset |
|----------------|---|-----------|-------------|
| | CANO Slot 14: Identifier/DLC | | XXh |
| 1441h | | | XXh |
| 1442h | | | XXh |
| 1443h | | | XXh |
| 1444h | | | XXh |
| 1445h | | | XXh |
| | AN0 Slot 14: Data Field | | XXh |
| 1447h | 7. 11. 10 O. 10 T. 11. D. 11. 10 T. | | XXh |
| 1448h | | | XXh |
| 1449h | | | XXh |
| 144Ah | | | XXh |
| 144Bh | | | XXh |
| 144Ch | | | XXh |
| 144Dh | | | XXh |
| | ANO Slot 14: Time Stamp | | XXh |
| 144Fh | ANO Slot 14. Time Stamp | | XXh |
| | CANO Slot 15: Identifier/DLC | | XXh |
| 1450h C | ANO SIOU 13. IDENUMEN/DEC | | XXh |
| 1451h 1452h | | | XXh |
| | | | |
| 1453h | | | XXh |
| 1454h | | | XXh |
| 1455h | 1110 OL 115 D 1 5 1 1 | | XXh |
| | CAN0 Slot 15: Data Field | | XXh |
| 1457h | | | XXh |
| 1458h | | | XXh |
| 1459h | | | XXh |
| 145Ah | | | XXh |
| 145Bh | | | XXh |
| 145Ch | | | XXh |
| 145Dh | | | XXh |
| | CANO Slot 15: Time Stamp | | XXh |
| 145Fh | | | XXh |
| | AN0 Global Mask Register | COGMR | XXh |
| 1461h | | | XXh |
| 1462h | | | XXh |
| 1463h | | | XXh |
| 1464h | | | XXh |
| 1465h | | | XXh |
| | CANO Local Mask A Register | COLMAR | XXh |
| 1467h | <u> </u> | | XXh |
| 1468h | | | XXh |
| 1469h | | | XXh |
| 146Ah | | | XXh |
| 146Bh | | | XXh |
| | AN0 Local Mask B Register | COLMBR | XXh |
| 146Dh | " 110 Local Masik D Negister | COLIVIDIA | XXh |
| 146Eh | | | XXh |
| 146Fh | | | XXh |
| 1470h | | | XXh |
| | | | |
| 1471h | | | XXh |
| 1472h | | | |
| 1473h | | | |
| 1474h | | | |
| 1475h | | | |
| | | | |
| FFFFh C | Option Function Select Register | OFS | (Note 2) |

- The blank regions are reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Electrical Characteristics 5.

Table 5.1 **Absolute Maximum Ratings**

| Symbol | Parameter | Condition | Rated value | Unit |
|----------|-------------------------------|---------------------|--|------|
| Vcc/AVcc | Supply voltage | | -0.3 to 6.5 | V |
| Vı | Input voltage | | -0.3 to Vcc+0.3 | V |
| Vo | Output voltage | | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | -40°C ≤ Topr ≤ 85°C | 300 | mW |
| | | 85°C < Topr ≤ 125°C | 125 | mW |
| Topr | Operating ambient temperature | | -40 to 85 (D, J version) / -40 to 125 (K version) | °C |
| Tstg | Storage temperature | | -65 to 150 | °C |

Recommended Operating Conditions Table 5.2

| 0 | Damanatan | | Conditions | | Standard | | L last |
|-----------|--------------------------------|--|---|--------|----------|--------|--------|
| Symbol | Parameter | | | Min. | Тур. | Max. | Unit |
| Vcc/AVcc | Supply voltage | | | 2.7 | - | 5.5 | V |
| Vss/AVcc | Supply voltage | | | - | 0 | _ | V |
| ViH | Input "H" voltage | | | 0.8Vcc | - | Vcc | V |
| VIL | Input "L" voltage | | | 0 | - | 0.2Vcc | V |
| IOH(sum) | Peak sum output "H" current | Sum of all Pins IOH (peak) | | = | = | -60 | mA |
| IOH(peak) | Peak output "H" current | | | = | = | -10 | mA |
| IOH(avg) | Average output "H" current | | | - | - | -5 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all Pins IOL (peak) | | = | = | 60 | mA |
| IOL(peak) | Peak output "L" currents | | | = | - | 10 | mA |
| IOL(avg) | Average output "L" current | | | = | - | 5 | mA |
| f(XIN) | XIN clock input oscillation fr | equency | 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C | 0 | = | 20 | MHz |
| | | | 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C | 0 | = | 16 | MHz |
| | | | 2.7 V ≤ Vcc < 3.0 V | 0 | = | 10 | MHz |
| _ | System clock | OCD2 = 0 When XIN | 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C | 0 | - | 20 | MHz |
| | | clock is selected. | 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C | 0 | - | 16 | MHz |
| | | | 2.7 V ≤ Vcc < 3.0 V | 0 | - | 10 | MHz |
| | | OCD2 = 1 When on-chip oscillator clock is selected. | FRA01 = 0 When low-speed on- chip oscillator clock is selected. | - | 125 | _ | kHz |
| | | | FRA01 = 1 When high-speed on- chip oscillator clock is selected. 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C | = | = | 20 | MHz |
| | | | FRA01 = 1 When high-speed on- chip oscillator clock is selected. | - | - | 10 | MHz |

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.

Table 5.3 A/D Converter Characteristics

| Symbol | D | aramatar | Conditions | Standard | | | Unit |
|---------|--------------------|-----------------------|--|----------|------|------|-------|
| Symbol | Parameter | | Conditions | Min. | Тур. | Max. | Offic |
| _ | Resolution | | Vref = AVCC | - | - | 10 | Bits |
| - | Absolute | 10-bit mode | φAD = 10 MHz, Vref = AVcc = 5.0 V | - | - | ±3 | LSB |
| | Accuracy | 8-bit mode | φAD = 10 MHz, Vref = AVcc = 5.0 V | - | - | ±2 | LSB |
| | | 10-bit mode | φAD = 10 MHz, Vref = AVcc = 3.3 V | - | - | ±5 | LSB |
| | | 8-bit mode | φAD = 10 MHz, Vref = AVcc = 3.3 V | - | - | ±2 | LSB |
| Rladder | Resistor ladder | | Vref = AVCC | 10 | - | 40 | kΩ |
| tconv | Conversion time | 10-bit mode | φAD = 10 MHz, Vref = AVcc = 5.0 V | 3.3 | - | = | μS |
| | | 8-bit mode | $\phi AD = 10 \text{ MHz}, \text{ Vref} = \text{AVcc} = 5.0 \text{ V}$ | 2.8 | _ | = | μS |
| Vref | Reference voltage | 9 | | 2.7 | _ | AVcc | V |
| VIA | Analog input volta | ge ⁽²⁾ | | 0 | - | AVcc | V |
| - | A/D operating | Without sample & hold | | 0.25 | - | 10 | MHz |
| | clock frequency | With sample & hold | | 1 | - | 10 | MHz |

- Vcc = AVcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
 When analog input voltage exceeds reference voltage, A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

| Cumbal | Parameter | Conditions | | I lait | | |
|------------|---|----------------------------|----------|--------|-----------------------------|-------|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
| = | Program/erase endurance ⁽²⁾ | R8C/22 Group | 100(3) | = | = | times |
| | | R8C/23 Group | 1,000(3) | - | - | times |
| - | Byte program time | | ī | 50 | 400 | μS |
| = | Block erase time | | = | 0.4 | 9 | S |
| td(SR-SUS) | Time delay from suspend request until erase suspend | | _ | _ | 97 + CPU clock × 6 cycle | μS |
| = | Interval from erase start/restart until following suspend request | | 650 | = | = | μS |
| = | Interval from program start/restart until following suspend request | | 0 | = | - | ns |
| _ | Time from suspend until program/erase restart | | _ | - | 3 + CPU clock × 4 cycle | μS |
| _ | Program, erase voltage | | 2.7 | - | 5.5 | V |
| _ | Read voltage | | 2.7 | - | 5.5 | V |
| _ | Program, erase temperature | | 0 | - | 60 | °C |
| = | Data hold time ⁽⁷⁾ | Ambient temperature = 55°C | 20 | = | = | year |

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times.
 - For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data Flash Block A, Block B) Electrical Characteristics⁽⁴⁾

| Cumbal | Parameter | Conditions | | Unit | | |
|------------|---|----------------------------|-----------|------|-----------------------------|-------|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
| = | Program/erase endurance ⁽²⁾ | | 10,000(3) | - | - | times |
| = | Byte program time (Program/erase endurance ≤ 1,000 times) | | = | 50 | 400 | μS |
| _ | Byte program time (Program/erase endurance > 1,000 times) | | _ | 65 | _ | μS |
| _ | Block erase time (Program/erase endurance ≤ 1,000 times) | | _ | 0.2 | 9 | S |
| _ | Block erase time (Program/erase endurance > 1,000 times) | | _ | 0.3 | _ | S |
| td(SR-SUS) | Time delay from suspend request until erase suspend | | - | - | 97 + CPU clock × 6 cycle | μS |
| _ | Interval from erase start/restart until following suspend request | | 650 | | _ | μS |
| = | Interval from program start/restart until following suspend request | | 0 | - | _ | ns |
| _ | Time from suspend until program/erase restart | | - | = | 3 + CPU clock × 4 cycle | μS |
| _ | Program, erase voltage | | 2.7 | _ | 5.5 | V |
| _ | Read voltage | | 2.7 | _ | 5.5 | V |
| _ | Program, erase temperature | | -40 | - | 85(8) | °C |
| _ | Data hold time ⁽⁹⁾ | Ambient temperature = 55°C | 20 | - | _ | year |

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times.
 - For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Minimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. 125°C for K version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 **Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol | Parameter | Condition | | Unit | | |
|-------------|--|------------------------|------|------|------|-------|
| | | Condition | Min. | Тур. | Max. | Offic |
| Vdet1 | Voltage detection level ^(3, 4) | | 2.70 | 2.85 | 3.00 | V |
| td(Vdet1-A) | Voltage monitor 1 reset generation time ⁽⁵⁾ | | _ | 40 | 200 | μS |
| = | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | = | 0.6 | = | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽²⁾ | | = | = | 100 | μS |
| Vccmin | MCU operating voltage minimum value | | 2.70 | = | = | V |

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Hold Vdet2 > Vdet1.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet1 when the power supply falls.

Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

| Symbol | Parameter | Condition | | Unit | | |
|-------------|--|-----------------------|------|------|------|-------|
| | | Condition | Min. | Тур. | Max. | Offic |
| Vdet2 | Voltage detection level ⁽⁴⁾ | | 3.3 | 3.6 | 3.9 | V |
| td(Vdet2-A) | Voltage monitor 2 reset/interrupt request generation time ^(2, 5) | | = | 40 | 200 | μS |
| = | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0V | _ | 0.6 | _ | μΑ |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | = | = | 100 | μS |


- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version).
- 2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- Hold Vdet2 > Vdet1.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics(3)

| Symbol | Parameter | Condition | Standard | | | Unit |
|--------|---|-------------|----------|------|-------|---------|
| | | | Min. | Тур. | Max. | |
| Vpor1 | Power-on reset valid voltage ⁽⁴⁾ | | - | _ | 0.1 | V |
| Vpor2 | Power-on reset or voltage monitor 1 valid voltage | | 0 | _ | Vdet1 | V |
| trth | External power Vcc rise gradient | Vcc ≤ 3.6 V | 20(2) | = | = | mV/msec |
| | | Vcc > 3.6 V | 20(2) | _ | 2,000 | mV/msec |

- 1. Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if V_{por2} ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le Topr \le 125^{\circ}C$, maintain tw(por1) for 30s or more if $-20^{\circ}C \le$ for 3,000s or more if -40° C \leq Topr $< -20^{\circ}$ C.



- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdet1 indicates the voltage detection level of the voltage detection 1 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 **Power-on Reset Circuit Electrical Characteristics**

Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Cymah al | Parameter | Condition | | Standard | | Unit |
|----------|---|---|------|----------|------|------|
| Symbol | i arameter | Condition | Min. | Тур. | Max. | Onit |
| fOCO40M | High-speed on-chip oscillator frequency temperature • supply voltage dependence | Vcc = 4.75 V to 5.25 V, | 39.2 | 40 | 40.8 | MHz |
| | Supply voltage dependence | 0°C ≤ Topr ≤ 60°C ⁽²⁾ | | | | |
| | | Vcc = 3.0 V to 5.25 V, -20°C \leq Topr \leq 85°C ⁽²⁾ | 38.8 | 40 | 41.2 | MHz |
| | | Vcc = 3.0 V to 5.5 V, -40°C ≤ Topr ≤ 85°C ⁽²⁾ | 38.4 | 40 | 41.6 | MHz |
| | | Vcc = 3.0 V to 5.5 V, -40°C \leq Topr \leq 125°C ⁽²⁾ | 38.0 | 40 | 42.0 | MHz |
| | | Vcc = 2.7 V to 5.5 V, -40°C \leq Topr \leq 125°C ⁽²⁾ | 37.6 | 40 | 42.4 | MHz |
| _ | The value of the FRA1 register when the reset is deasserted | | 08h | 40 | F7h | - |
| _ | High-speed on-chip oscillator adjustment range | Adjust the FRA1 register to -1 bit (the value when the reset is deasserted) | - | + 0.3 | - | MHz |
| = | Oscillation stability time | | _ | 10 | 100 | μS |
| = | Self power consumption when high-speed on-chip oscillator oscillating | Vcc = 5.0 V, Topr = 25°C | - | 600 | - | μА |

- 1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.
- 2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | , | Unit | | |
|--------|--|--------------------------|------|------|------|-------|
| Symbol | | Condition | Min. | Тур. | Max. | Offic |
| fOCO-S | Low-speed on-chip oscillator frequency | | 40 | 125 | 250 | kHz |
| _ | Oscillation stability time | | - | 10 | 100 | μS |
| _ | Self power consumption when low-speed on-chip oscillator oscillating | Vcc = 5.0 V, Topr = 25°C | II | 15 | | μА |

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (D, J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | ; | Unit | | |
|---------|---|-----------|------|------|------|-------|
| | | | Min. | Тур. | Max. | Offic |
| td(P-R) | Time for internal power supply stabilization during | | 1 | _ | 2000 | μS |
| | power-on ⁽²⁾ | | | | | |
| td(R-S) | STOP exit time ⁽³⁾ | | - | - | 150 | μS |

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.



Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

| Cumbal | Parameter | | Conditions | | Standard | b | Unit |
|--------|---------------------------------|--------------|------------|------------|----------|-------------|---------|
| Symbol | Parameter | i didilietei | | Min. | Тур. | Max. | Onit |
| tsucyc | SSCK clock cycle time | | | 4 | = | = | tcyc(2) |
| tHI | SSCK clock "H" width | | | 0.4 | - | 0.6 | tsucyc |
| tLO | SSCK clock "L" width | | | 0.4 | - | 0.6 | tsucyc |
| trise | SSCK clock rising time | Master | | = | _ | 1 | tcyc(2) |
| | | Slave | | - | - | 1 | μS |
| tfall | SSCK clock falling time | Master | | = | = | 1 | tcyc(2) |
| | | Slave | | - | - | 1 | μS |
| tsu | SSO, SSI data input setup time | | | 100 | - | - | ns |
| tH | SSO, SSI data input hold time | | | 1 | = | = | tcyc(2) |
| tlead | SCS setup time | Slave | | 1tcyc + 50 | - | - | ns |
| tlag | SCS hold time | Slave | | 1tcyc + 50 | = | = | ns |
| top | SSO, SSI data output delay time | 9 | | - | - | 1 | tcyc(2) |
| tsa | SSI slave access time | | | - | - | 1tcyc + 100 | ns |
| tor | SSI slave out open time | | | - | - | 1tcyc + 100 | ns |

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), unless otherwise specified.

 2. 1tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)





Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode) Figure 5.6

Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

| Cumbal | Dorometer | Conditions | | Standard | | | |
|--------|---|------------|--------------------------------|----------|----------|------|--|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit | |
| tscl | SCL input cycle time | | 12tcyc + 600 ⁽²⁾ | _ | - | ns | |
| tsclh | SCL input "H" width | | 3tcyc + 300 ⁽²⁾ | - | - | ns | |
| tscll | SCL input "L" width | | 5tcyc + 500 ⁽²⁾ | - | = | ns | |
| tsf | SCL, SDA input falling time | | - | _ | 300 | ns | |
| tsp | SCL, SDA input spike pulse rejection time | | = | - | 1tcyc(2) | ns | |
| tBUF | SDA input bus-free time | | 5tcyc(2) | - | = | ns | |
| tstah | Start condition input hole time | | 3tcyc(2) | - | - | ns | |
| tstas | Retransmit start condition input setup time | | 3tcyc(2) | - | - | ns | |
| tstop | Stop condition input setup time | | 3tcyc(2) | - | - | ns | |
| tsoas | Data input setup time | | 1tcyc + 20 ⁽²⁾ | _ | - | ns | |
| tsdah | Data input hold time | | 0 | - | - | ns | |

- 1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to $85^{\circ}C$ (D, J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified. 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C Bus Interface

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.14**

| Symbol | Doro | meter | Condit | ion | St | tandard | | Unit |
|---------|------------------------|---|------------------------|---------------|-----------|---------|------|------|
| Symbol | Pala | meter | Condit | ion | Min. | Тур. | Max. | Unit |
| Voн | Output "H" Voltage | Except XOUT | Iон = -5 mA | | Vcc - 2.0 | 1 | Vcc | V |
| | | | Іон = -200 μА | | Vcc - 0.3 | - | Vcc | V |
| | | XOUT | Drive capacity HIGH | Iон = -1 mA | Vcc - 2.0 | _ | Vcc | V |
| | | | Drive capacity LOW | ΙΟΗ = -500 μΑ | Vcc - 2.0 | = | Vcc | V |
| Vol | Output "L" Voltage | Except XOUT | IoL = 5 mA | | - | 1 | 2.0 | V |
| | | | Ιοι = 200 μΑ | | - | 1 | 0.45 | V |
| | | XOUT | Drive capacity HIGH | IOL = 1 mA | = | = | 2.0 | V |
| | | | Drive capacity LOW | IOL = 500 μA | = | = | 2.0 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO | | | 0.1 | 0.5 | - | V |
| | | RESET | | | 0.1 | 1.0 | _ | V |
| Iн | Input "H" current | 1 | VI = 5 V, Vcc = 5 V | | = | _ | 5.0 | μΑ |
| lı∟ | Input "L" current | | VI = 0 V, Vcc = 5 V | | - | _ | -5.0 | μА |
| RPULLUP | Pull-Up Resistance | | VI = 0 V, Vcc = 5 V | | 30 | 50 | 167 | kΩ |
| RfXIN | Feedback Resistance | XIN | | | - | 1.0 | - | MΩ |
| VRAM | RAM Hold Voltage | • | During stop mode | | 2.0 | _ | - | V |

^{1.} Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5 V] **Table 5.15** (Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

| Symbol | Parameter | | Condition | Standard May | | | Unit |
|--------|--|---|---|--------------|------|------|------|
| -, | | | | Min. | Тур. | Max. | |
| CC | Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are | High-clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | = | 12.5 | 25.0 | mA |
| | open and other pins are Vss | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | 1 | 10.0 | 20.0 | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | = | 6.5 | - | mA |
| | | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 6.5 | _ | mA |
| | | | XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 5.0 | - | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.5 | - | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | - | 6.5 | 13.0 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | = | 3.2 | - | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1 | = | 150 | 300 | μА |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0 | _ | 60 | 120 | μА |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0 | - | 38 | 76 | μА |
| | | Stop mode Topr = 25°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | - | 0.8 | 3.0 | μА |
| | | Stop mode Topr = 85°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | _ | 1.2 | - | μА |
| | | Stop mode Topr = 125°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | _ | 4.0 | - | μА |

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

| Symbol | Parameter | | Standard | | |
|----------|----------------------|----|----------|------|--|
| | | | Max. | Unit | |
| tc(XIN) | XIN input cycle time | 50 | = | ns | |
| twh(xin) | XIN input "H" width | 25 | = | ns | |
| twl(XIN) | XIN input "L" width | 25 | - | ns | |




Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input cycle time | 100 | = | ns | |
| tWH(TRAIO) | TRAIO input "H" width | 40 | = | ns | |
| tWL(TRAIO) | TRAIO input "L" width | 40 | = | ns | |




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.18 Serial Interface

| Symbol | Parameter | Stan | Unit | |
|----------|------------------------|------|------|-------|
| Symbol | Falanietei | Min. | Max. | Offic |
| tc(CK) | CLK0 input cycle time | 200 | = | ns |
| tW(CKH) | CLK0 input "H" width | 100 | = | ns |
| tW(CKL) | CLK0 input "L" width | 100 | = | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | = | ns |
| tsu(D-C) | RXDi input setup time | 50 | = | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0 to 3) Input

| Symbol | Parameter | | Standard | | |
|---------|----------------------|--------------------|----------|------|--|
| | | | Max. | Unit | |
| tw(INH) | INTi input "H" width | 250 ⁽¹⁾ | - | ns | |
| tw(INL) | INTi input "L" width | 250 ⁽²⁾ | - | ns | |

- 1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V (i = 0 to 3)

Electrical Characteristics (3) [Vcc = 3 V] **Table 5.20**

| Symbol | Paran | antor | Condit | ion | Standard | | | Unit |
|----------|---------------------|---|------------------------|---------------|-----------|------|------|-------|
| Syllibol | Falali | netei | Condi | IOH | Min. | Тур. | Max. | Offic |
| Vон | Output "H" voltage | Except XOUT | Iон = -1 mA | | Vcc - 0.5 | = | Vcc | V |
| | | XOUT | Drive capacity HIGH | Iон = -0.1 mA | Vcc - 0.5 | _ | Vcc | V |
| | | | Drive capacity LOW | IOH = -50 μA | Vcc - 0.5 | = | Vcc | V |
| Vol | Output "L" voltage | Except XOUT | IoL = 1 mA | | - | 1 | 0.5 | V |
| | | XOUT | Drive capacity HIGH | IoL = 0.1 mA | = | = | 0.5 | V |
| | | | Drive capacity LOW | IOL = 50 μA | = | _ | 0.5 | V |
| VT+-VT- | Hysteresis | INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO | | | 0.1 | 0.3 | = | V |
| | | RESET | | | 0.1 | 0.4 | _ | V |
| Іін | Input "H" current | • | VI = 3 V, Vcc = 3 V | | _ | - | 4.0 | μА |
| lıL | Input "L" current | | VI = 0 V, Vcc = 3 V | | _ | - | -4.0 | μА |
| RPULLUP | Pull-up resistance | | VI = 0 V, Vcc = 3 V | | 66 | 160 | 500 | kΩ |
| RfXIN | Feedback resistance | XIN | | | - | 3.0 | _ | MΩ |
| VRAM | RAM hold voltage | • | During stop mode | | 2.0 | - | _ | V |

^{1.} Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Electrical Characteristics (4) [Vcc = 3 V] **Table 5.21** (Topr = -40 to 85°C (D, J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

| Symbol | Parameter | | Condition | | Standard | | Unit |
|----------|--|--|---|------|----------|------|-------|
| Cyllibol | i arameter | | Solidition | Min. | Тур. | Max. | Offic |
| Icc | Power supply current (Vcc = 2.7 to 3.3 V) In single-chip mode, the output pins are | High-clock mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | _ | 11.5 | 23.0 | mA |
| | open and other pins are Vss | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | 1 | 9.5 | 19.0 | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | = | 6.0 | 12.0 | mA |
| | | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | = | 5.5 | - | mA | |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 4.5 | _ | mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | - | 3.0 | - | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division | = | 6.3 | 12.6 | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | = | 3.1 | = | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1 | = | 145 | 290 | μА |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0 | _ | 56 | 112 | μА |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0 | | 35 | 70 | μА |
| | | Stop mode Topr = 25°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | _ | 0.7 | 3.0 | μА |
| | | Stop mode Topr = 85°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | - | 1.1 | - | μА |
| | | Stop mode Topr = 125°C | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 | - | 3.8 | = | μА |

Timing Requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

| Symbol | Parameter | | Standard | | |
|----------|----------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(XIN) | XIN input cycle time | 100 | = | ns | |
| twh(xin) | XIN input "H" width | 40 | = | ns | |
| twl(XIN) | XIN input "L" width | 40 | - | ns | |




Figure 5.12 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

| Symbol | Parameter | | Standard | | |
|------------|------------------------|-----|----------|------|--|
| | | | Max. | Unit | |
| tc(TRAIO) | TRAIO input Cycle time | 300 | = | ns | |
| tWH(TRAIO) | TRAIO input "H" width | 120 | = | ns | |
| tWL(TRAIO) | TRAIO input "L" width | 120 | = | ns | |




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|----------|------------------------|----------|------|------|
| | Falanielei | | Max. | |
| tc(CK) | CLK0 input cycle time | 300 | = | ns |
| tW(CKH) | CLK0 input "H" width | 150 | = | ns |
| tW(CKL) | CLK0 input "L" width | 150 | = | ns |
| td(C-Q) | TXDi output delay time | = | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | = | ns |
| tsu(D-C) | RXDi input setup time | 70 | = | ns |
| th(C-D) | RXDi input hold time | 90 | = | ns |

i = 0 or 1




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0 to 3) Input

| Symbol | Parameter | Standard | | Unit |
|---------|----------------------|----------|------|-------|
| | | Min. | Max. | Offic |
| tW(INH) | INTi input "H" width | 380(1) | - | ns |
| tw(INL) | INTi input "L" width | 380(2) | - | ns |

- 1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.





Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V (i = 0 to 3)

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

| Poy Data | | | Description | |
|----------|--------------|------|---|--|
| Rev. | Date | Page | Summary | |
| 0.10 | Mar 08, 2005 | ı | First Edition issued | |
| 0.20 | Sep 29, 2005 | 1 | Words standardized - Clock synchronous serial interface → Clock synchronous serial I/O - Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select - I ² C bus interface(IIC) → I ² C bus interface | |
| | | 2, 3 | Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: - Clock Synchronous Serial Interface: 1 channel | |
| | | 5, 6 | Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised. | |
| | | 7 | Figure 1.4 Pin Assignment Pin name revised: $- P3_5/SSCK(/SCL) \rightarrow P3_5/SCL/SSCK$ $- P3_4/SCS(/SDA) \rightarrow P3_4/SDA/SCS$ $- VSS \rightarrow VSS/AVSS$ $- VCC \rightarrow VCC/AVCC$ $- P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1)$ $- P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1$ $- P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1$ $- NOTE2 added$ | |
| | | 8 | Table 1.5 Pin Description - Analog Power Supply Input: line added - I ² C Bus Interface (IIC) → I ² C Bus Interface - SSU → Clock Synchronous Serial I/O with Chip Select | |
| | | 9 | Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) → SCL - Pin Number 2: (SDA) → SDA - Pin Number 9: VSS → VSS/AVSS - Pin Number 11: VCC → VCC/AVCC - Pin Number 26: (TXD1) → TXD1 - Pin Number 27: (RXD1) → RXD1 | |
| | | 15 | Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b → 00h | |
| | | 17 | Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b → 00h/0000X000b | |
| | | 18 | Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added | |
| | | 19 | Table 4.5 SFR Information (5) revised - 0104h: TRATR → TRA | |

R8C/22 Group, R8C/23 Group Datasheet

| Day | Data | Description | |
|------|--------------|-------------|--|
| Rev. | Date | Page | Summary |
| 0.20 | Sep 29, 2005 | 20 | Table 4.6 SFR Information (6) revised - 0145h: POCR0 → TRDPOCR0 - 0146h, 0147h: TRDCNT0 → TRD0 - 0148h, 0149h: GRA0 → TRDGRA0 - 014Ah, 014Bh: GRB0 → TRDGRB0 - 014Ch, 014Dh: GRC0 → TRDGRC0 - 014Eh, 014Fh: GRD0 → TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 → TRD1 - 0158h, 0159h: GRA1 → TRDGRA1 - 015Ah, 015Bh: GRB1 → TRDGRB1 - 015Ch, 015Th: GRC1 → TRDGRC1 - 015Eh, 015Fh: GRD1 → TRDGRD1 |
| | | 28 | 5. Electrical Characteristics added |
| 1.00 | Oct 27, 2006 | All pages | "Preliminary" and "Under development" deleted |
| | | 2 | Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted. |
| | | 3 | Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted. |
| | | 5 | Table 1.3 Product Information for R8C/22 Group; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added. |
| | | 6 | Table 1.4 Product Information for R8C/23 Group; "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", "R5F2123CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added. |
| | | 13 | Figure 3.1 Memory Map of R8C/22 Group revised. |
| | | 14 | Figure 3.2 Memory Map of R8C/23 Group revised. |
| | | 15 | Table 4.1 SFR Information (1) ⁽¹⁾ ; NOTE8; "The CSPROINI bit in the OFS register is set to 0." \rightarrow "The CSPROINI bit in the OFS register is 0." revised. |
| | | 28 | Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised. |
| | | 33 | Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics → Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics ⁽¹⁾ replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised. |
| | | 34 | Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics → Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised. |

REVISION HISTORY

R8C/22 Group, R8C/23 Group Datasheet

| Day | Doto | | Description | |
|------|--------------|--------|---|--|
| Rev. | Date | Page | Summary | |
| 1.00 | Oct 27, 2006 | 40 | Table 5.15 Electrical Characteristics (1) [VCC = 5 V] → Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; "1.8" → "2.0" corrected. | |
| | | 41 | Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] → Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised. | |
| | | 44 | Table 5.21 Electrical Characteristics (3) [VCC = 3 V → Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; "1.8" → "2.0" corrected. | |
| | | 45 | Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] → Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised. | |
| 1.10 | Mar 16, 2007 | - | D version products added. Relevant descriptions revised because of expanding products - Table 1.1 to 1.4 revised Figure 1.2 and 1.3 revised Figure 3.1 and 3.2 revised Table 5.1 to 5.15 revised Table 5.20 and 5.21 revised. | |
| | | 15 | Table 4.1 revised; 000Ah: "00XXX000b" → "00h", 000Fh: "00011111b" → "00X11111b" | |
| | | 42 | Table 5.17 and Figure 5.9 revised; "INT1 input" deleted | |
| | | 43 | Table 5.19 and Figure 5.11 revised; " $i = 0, 2, 3$ " \rightarrow " $i = 0$ to 3" | |
| | | 46 | Table 5.23 and Figure 5.13 revised; "INT1 input" deleted | |
| | | 47 | Table 5.25 and Figure 5.15 revised; " $i = 0, 2, 3$ " \rightarrow " $i = 0$ to 3" | |
| 2.00 | Aug 20, 2008 | - | "RENESAS TECHNICAL UPDATE" reflected: TN-16C-A172A/E | |
| | | 5, 6 | Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number "XXX" added | |
| | | 13, 14 | Figure 3.1, Figure 3.2; "Expanding area" deleted | |
| | | 23 | Table 4.9 135Fh Address "XXXX0000b" → "00h" | |
| | | 28 | Table 5.2; NOTE2 revised | |
| | | 30 | Table 5.4; NOTE2 and NOTE4 revised | |
| | | 31 | Table 5.5; NOTE2 and NOTE5 revised | |
| | | 32 | Table 5.6; "td(Vdet1-A)" added, NOTE5 added Table 5.7; "td(Vdet2-A)" and NOTE2 revised, NOTE5 added | |
| | | 33 | Table 5.8; "trth" and NOTE2 revised, Figure 5.3 revised | |

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girls to any other rights of Renesas or any third party with respect to the information in this document nor grants any license to any intellectual property girls to any other rights of Renesas or any third party with respect to the information in this document nor grants any license to any intellectual property up the girls of the grant of grant of the grant of grant of the grant of the grant of the grant of


RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

M30302FCPFP#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB#30

R5F111PGGFB#30 R5F117BCGNA#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36024GFTV DF36034GFPV

R5F11B7EANA#U0 R5F21172DSP#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-GE1 MB96F395RSAPMC-GSE2 DF36024GFXV MB96F018RBPMC-GSE1 MB90F867ASPFR-GE1 DF2239FA20IV R5F117BCGFP#30

LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1 MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1

ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX HD64F3337SF16V MB90F428GCPF-GSE1

MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2 MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1

S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX ML62Q1579-NNNGAZ0AX ML62Q1559-NNNGAZ0AX ML62Q1729-NNNGAZ0AX