To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}$, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

R8C/26 Group, R8C/27 Group
SINGLE-CHIP 16-BIT CMOS MCU

## 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.
Furthermore, the R8C/27 Group has on-chip data flash ( $1 \mathrm{~KB} \times 2$ blocks).
The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash.
Their peripheral functions are the same.

### 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.

### 1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

Table 1.1 Functions and Specifications for R8C/26 Group

| Item |  | Specification |
| :---: | :---: | :---: |
| CPU | Number of fundamental instructions | 89 instructions |
|  | Minimum instruction execution time | $\begin{aligned} & 50 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}) \text { (other than } \mathrm{K} \text { version) } \\ & 62.5 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz}, \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}) \text { (K version) } \\ & 100 \mathrm{~ns}(f(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 200 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V})(\mathrm{N}, \mathrm{D} \text { version) } \end{aligned}$ |
|  | Operating mode | Single-chip |
|  | Address space | 1 Mbyte |
|  | Memory capacity | Refer to Table 1.3 Product Information for R8C/26 Group |
| Peripheral Functions | Ports | I/O ports: 25 pins, Input port: 3 pins |
|  | LED drive ports | I/O ports: 8 pins (N, D version) |
|  | Timers | Timer RA: 8 bits $\times 1$ channel <br> Timer RB: 8 bits $\times 1$ channel (Each timer equipped with 8 -bit prescaler) <br> Timer RC: 16 bits $\times 1$ channel (Input capture and output compare circuits) <br> Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.) |
|  | Serial interfaces | 2 channels (UARTO, UART1) Clock synchronous serial I/O, UART |
|  | Clock synchronous serial interface | 1 channel I $^{2} \mathrm{C}$ bus Interface ${ }^{(1)}$ Clock synchronous serial I/O with chip select |
|  | LIN module | Hardware LIN: 1 channel (timer RA, UARTO) |
|  | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
|  | Watchdog timer | 15 bits $\times 1$ channel (with prescaler) Start-on-reset selectable |
|  | Interrupts | Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels |
|  | Clock generation circuits | 3 circuits <br> - XIN clock generation circuit (with on-chip feedback resistor) <br> - On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function <br> - XCIN clock generation circuit ( 32 kHz ) (N, D version) <br> - Real-time clock (timer RE) (N, D version) |
|  | Oscillation-stopped detector | XIN clock oscillation stop detection function |
|  | Voltage detection circuit | On-chip |
|  | Power-on reset circuit | On-chip |
| ElectricalCharacteristics | Supply voltage | $\begin{aligned} & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}) \text { (other than } \mathrm{K} \text { version) } \\ & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz})(\mathrm{K} \text { version) } \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \\ & \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz})(\mathrm{N}, \mathrm{D} \text { version }) \end{aligned}$ |
|  | Current consumption (N, D version) | Typ. $10 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})$ <br> Typ. $6 \mathrm{~mA}(\mathrm{VCC}=3.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ <br> Typ. $2.0 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, wait mode $(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz})$ <br> Typ. $0.7 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, stop mode) |
| Flash Memory | Programming and erasure voltage | $\mathrm{VCC}=2.7$ to 5.5 V |
|  | Programming and erasure endurance | 100 times |
| Operating Ambient Temperature |  | -20 to $85^{\circ} \mathrm{C}$ ( N version) |
|  |  | -40 to $85^{\circ} \mathrm{C}$ (D, J version) ${ }^{(2), ~}-40$ to $125^{\circ} \mathrm{C}$ (K version) ${ }^{(2)}$ |
| Package |  | 32-pin molded-plastic LQFP |

## NOTES:

1. ${ }^{2} \mathrm{C}$ bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the $\mathrm{D}, \mathrm{K}$ version if $\mathrm{D}, \mathrm{K}$ version functions are to be used.

Table 1.2 Functions and Specifications for R8C/27 Group

| Item |  | Specification |
| :---: | :---: | :---: |
| CPU | Number of fundamental instructions | 89 instructions |
|  | Minimum instruction execution time | ```50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version) 62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)``` |
|  | Operating mode | Single-chip |
|  | Address space | 1 Mbyte |
|  | Memory capacity | Refer to Table 1.4 Product Information of R8C/27 Group |
| Peripheral Functions | Ports | I/O ports: 25 pins, Input port: 3 pins |
|  | LED drive ports | I/O ports: 8 pins (N, D version) |
|  | Timers | Timer RA: 8 bits $\times 1$ channel <br> Timer RB: 8 bits $\times 1$ channel (Each timer equipped with 8 -bit prescaler) <br> Timer RC: 16 bits $\times 1$ channel (Input capture and output compare circuits) <br> Timer RE: With real-time clock and compare match function (For J, K version, compare match function only.) |
|  | Serial interfaces | 2 channels (UART0, UART1) <br> Clock synchronous serial I/O, UART |
|  | Clock synchronous serial interface | 1 channel I $^{2} \mathrm{C}$ bus Interface ${ }^{(1)}$ Clock synchronous serial I/O with chip select |
|  | LIN module | Hardware LIN: 1 channel (timer RA, UART0) |
|  | A/D converter | 10-bit A/D converter: 1 circuit, 12 channels |
|  | Watchdog timer | 15 bits $\times 1$ channel (with prescaler) Start-on-reset selectable |
|  | Interrupts | Internal: 15 sources, External: 4 sources, Software: 4 sources, Priority levels: 7 levels |
|  | Clock generation circuits | 3 circuits <br> - XIN clock generation circuit (with on-chip feedback resistor) <br> - On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has a frequency adjustment function <br> - XCIN clock generation circuit ( 32 kHz ) ( $\mathrm{N}, \mathrm{D}$ version) <br> - Real-time clock (timer RE) (N, D version) |
|  | Oscillation-stopped detector | XIN clock oscillation stop detection function |
|  | Voltage detection circuit | On-chip |
|  | Power-on reset circuit | On-chip |
| Electrical Characteristics | Supply voltage | $\begin{aligned} & \text { VCC }=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}) \text { (other than } \mathrm{K} \text { version) } \\ & \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz})(\mathrm{K} \text { version) } \\ & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}) \\ & \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V}(\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz})(\mathrm{N}, \text { D version }) \end{aligned}$ |
|  | Current consumption (N, D version) | Typ. $10 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})$ <br> Typ. $6 \mathrm{~mA}(\mathrm{VCC}=3.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ <br> Typ. $2.0 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, wait mode $(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz})$ <br> Typ. $0.7 \mu \mathrm{~A}$ (VCC $=3.0 \mathrm{~V}$, stop mode) |
| Flash Memory | Programming and erasure voltage | $\mathrm{VCC}=2.7$ to 5.5 V |
|  | Programming and | 10,000 times (data flash) |
|  | erasure endurance | 1,000 times (program ROM) |
| Operating Ambient Temperature |  | -20 to $85^{\circ} \mathrm{C}$ ( N version) |
|  |  | -40 to $85^{\circ} \mathrm{C}\left(\mathrm{D}, \mathrm{J}\right.$ version)(2), -40 to $125^{\circ} \mathrm{C}$ (K version) ${ }^{(2)}$ |
| Package |  | 32-pin molded-plastic LQFP |

## NOTES:

1. ${ }^{2} \mathrm{C}$ bus is a trademark of Koninklijke Philips Electronics N. V.
2. Specify the $D, K$ version if $D, K$ version functions are to be used.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.


Figure 1.1 Block Diagram

### 1.4 Product Information

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Table 1.3 Product Information for R8C/26 Group
Current of Sep. 2008

| Part No. | ROM Capacity | RAM <br> Capacity | Package Type | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R5F21262SNFP | 8 Kbytes | 512 bytes | PLQP0032GB-A | N version |  |
| R5F21264SNFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21265SNFP | 24 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21266SNFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21262SDFP | 8 Kbytes | 512 bytes | PLQP0032GB-A | D version |  |
| R5F21264SDFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21265SDFP | 24 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21266SDFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21264JFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A | J version |  |
| R5F21266JFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21264KFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A | K version |  |
| R5F21266KFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21262SNXXXFP | 8 Kbytes | 512 bytes | PLQP0032GB-A | N version | Factory programming product ${ }^{(1)}$ |
| R5F21264SNXXXFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21265SNXXXFP | 24 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21266SNXXXFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21262SDXXXFP | 8 Kbytes | 512 bytes | PLQP0032GB-A | D version |  |
| R5F21264SDXXXFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21265SDXXXFP | 24 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21266SDXXXFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21264JXXXFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A | J version |  |
| R5F21266JXXXFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21264KXXXFP | 16 Kbytes | 1 Kbyte | PLQP0032GB-A | K version |  |
| R5F21266KXXXFP | 32 Kbytes | 1.5 Kbytes | PLQP0032GB-A |  |  |

NOTE:

1. The user ROM is programmed before shipment.

Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group

Table 1.4 Product Information for R8C/27 Group
Current of Sep. 2008

| Part No. | ROM Capacity |  | RAM <br> Capacity | Package Type | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program ROM | Data flash |  |  |  |  |
| R5F21272SNFP | 8 Kbytes | 1 Kbyte $\times 2$ | 512 bytes | PLQP0032GB-A | N version |  |
| R5F21274SNFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21275SNFP | 24 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21276SNFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21272SDFP | 8 Kbytes | 1 Kbyte $\times 2$ | 512 bytes | PLQP0032GB-A | D version |  |
| R5F21274SDFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21275SDFP | 24 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21276SDFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21274JFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | J version |  |
| R5F21276JFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21274KFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | K version |  |
| R5F21276KFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21272SNXXXFP | 8 Kbytes | 1 Kbyte $\times 2$ | 512 bytes | PLQP0032GB-A | N version | Factory programming product ${ }^{(1)}$ |
| R5F21274SNXXXFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21275SNXXXFP | 24 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21276SNXXXFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21272SDXXXFP | 8 Kbytes | 1 Kbyte $\times 2$ | 512 bytes | PLQP0032GB-A | D version |  |
| R5F21274SDXXXFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A |  |  |
| R5F21275SDXXXFP | 24 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21276SDXXXFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21274JXXXFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | J version |  |
| R5F21276JXXXFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |
| R5F21274KXXXFP | 16 Kbytes | 1 Kbyte $\times 2$ | 1 Kbyte | PLQP0032GB-A | K version |  |
| R5F21276KXXXFP | 32 Kbytes | 1 Kbyte $\times 2$ | 1.5 Kbytes | PLQP0032GB-A |  |  |

NOTE:

1. The user ROM is programmed before shipment.

Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group

### 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).


Figure 1.4 Pin Assignments (Top View)

### 1.6 Pin Functions

Table 1.5 lists Pin Functions.
Table 1.5 Pin Functions

| Type | Symbol | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| Power supply input | VCC, VSS | I | Apply 2.2 to $5.5 \mathrm{~V}(\mathrm{~J}, \mathrm{~K}$ version are 2.7 to 5.5 V ) to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | 1 | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset input | $\overline{\text { RESET }}$ | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | 1 | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open. |
| XIN clock output | XOUT | 0 |  |
| XCIN clock input (N, D version) | XCIN | 1 | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| XCIN clock output (N, D version) | XCOUT | 0 |  |
| $\overline{\text { INT }}$ interrupt input | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT3}}$ | 1 | $\overline{\text { INT }}$ interrupt input pins |
| Key input interrupt | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI} 3}$ | 1 | Key input interrupt input pins |
| Timer RA | TRAO | 0 | Timer RA output pin |
|  | TRAIO | I/O | Timer RA I/O pin |
| Timer RB | TRBO | 0 | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
|  | TRCTRG | I | External trigger input pin |
|  | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Sharing output-compare output / input-capture input / PWM / PWM2 output pins |
| Timer RE | TREO | 0 | Timer RE output pin |
| Serial interface | CLK0, CLK1 | I/O | Clock I/O pin |
|  | RXD0, RXD1 | 1 | Receive data input pin |
|  | TXD0, TXD1 | 0 | Transmit data output pin |
| ${ }^{2} \mathrm{C}$ bus interface | SCL | I/O | Clock I/O pin |
|  | SDA | I/O | Data I/O pin |
| Clock synchronous serial I/O with chip select | SSI | I/O | Data I/O pin |
|  | $\overline{\text { SCS }}$ | I/O | Chip-select signal I/O pin |
|  | SSCK | I/O | Clock I/O pin |
|  | SSO | I/O | Data I/O pin |
| Reference voltage input | VREF | 1 | Reference voltage input pin to A/D converter |
| A/D converter | AN0 to AN11 | I | Analog input pins to A/D converter |
| I/O port | $\begin{aligned} & \hline \text { P0_0 to P0_7, } \\ & \text { P1_0 to P1_7, } \\ & \text { P3_1, P3_3 to } \\ & \text { P3_7, } \\ & \text { P4_5, } \\ & \text { P5_3, P5_4 } \\ & \hline \end{aligned}$ | I/O | CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. <br> Any port set to input can be set to use a pull-up resistor or not by a program. <br> P1_0 to P1_7 also function as LED drive ports (N, D version). |
| Input port | P4_2, P4_6, P4_7 | I | Input-only ports |

I: Input
O: Output
I/O: Input and output

Table 1.6 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for of Peripheral Modules |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt | Timer | Serial Interface | Clock Synchronous Serial I/O with Chip Select | ${ }^{2}{ }^{2} \mathrm{C}$ bus Interface | A/D Converter |
| 1 |  | P3_5 |  | (TRCIOD) ${ }^{(1)}$ |  | SSCK | SCL |  |
| 2 |  | P3_7 |  | TRAO | $\begin{gathered} \text { RXD1/ } \\ (\text { TXD1)(1, }) \end{gathered}$ | SSO |  |  |
| 3 | RESET |  |  |  |  |  |  |  |
| 4 | XOUT/XCOUT ${ }^{(2)}$ | P4_7 |  |  |  |  |  |  |
| 5 | VSS/AVSS |  |  |  |  |  |  |  |
| 6 | XIN/XCIN ${ }^{(2)}$ | P4_6 |  |  |  |  |  |  |
| 7 | VCC/AVCC |  |  |  |  |  |  |  |
| 8 | MODE |  |  |  |  |  |  |  |
| 9 |  | P4_5 | $\overline{\text { INT0 }}$ |  | (RXD1) ${ }^{(1,3)}$ |  |  |  |
| 10 |  | P1_7 | $\overline{\text { INT1 }}$ | TRAIO |  |  |  |  |
| 11 |  | P3_6 | $(\overline{\text { INT1 }})^{(1)}$ |  | $\begin{gathered} \text { (TXD1)/ } \\ \text { (RXD1) }^{(1,3)} \end{gathered}$ |  |  |  |
| 12 |  | P3_1 |  | TRBO |  |  |  |  |
| 13 |  | P5_4 |  | TRCIOD |  |  |  |  |
| 14 |  | P5_3 |  | TRCIOC |  |  |  |  |
| 15 |  | P1_6 |  |  | CLK0 | (SSI) ${ }^{(1)}$ |  |  |
| 16 |  | P1_5 | $(\overline{\text { INT1 }})^{(1)}$ | (TRAIO) ${ }^{(1)}$ | RXD0 |  |  |  |
| 17 |  | P1_4 |  |  | TXD0 |  |  |  |
| 18 |  | P1_3 | $\overline{\mathrm{KI} 3}$ | (TRBO) |  |  |  | AN11 |
| 19 |  | P1_2 | $\overline{\mathrm{KI} 2}$ | TRCIOB |  |  |  | AN10 |
| 20 | VRFF | P4_2 |  |  |  |  |  |  |
| 21 |  | P1_1 | $\overline{\mathrm{KI} 1}$ | TRCIOA/ TRCTRG |  |  |  | AN9 |
| 22 |  | P1_0 | $\overline{\mathrm{KIO}}$ |  |  |  |  | AN8 |
| 23 |  | P3_3 | $\overline{\text { INT3 }}$ | TRCCLK |  | SSI |  |  |
| 24 |  | P3_4 |  | (TRCIOC) ${ }^{(1)}$ |  | $\overline{\text { SCS }}$ | SDA |  |
| 25 |  | P0_7 |  |  |  |  |  | AN0 |
| 26 |  | P0_6 |  |  |  |  |  | AN1 |
| 27 |  | P0_5 |  |  | CLK1 |  |  | AN2 |
| 28 |  | P0_4 |  | TREO |  |  |  | AN3 |
| 29 |  | P0_3 |  |  |  |  |  | AN4 |
| 30 |  | P0_2 |  |  |  |  |  | AN5 |
| 31 |  | P0_1 |  |  |  |  |  | AN6 |
| 32 |  | P0_0 |  |  | (TXD1) ${ }^{(1,3)}$ |  |  | AN7 |

NOTES:

1. This can be assigned to the pin in parentheses by a program.
2. XCIN, XCOUT can be used only for N or D version.
3. For the combination of using pins TXD1 and RXD1, refer to Figure 15.7 Registers PINSR1 and PMR of Hardware Manual (REJ09B0278).

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.


NOTE:

1. These registers comprise a register bank. There are two register banks.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits $(\mathrm{R} 0 \mathrm{H})$ and low-order bits (R0L) to be used separately as 8 -bit data registers. R 1 H and R 1 L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The $U$ flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0 ; otherwise to 0 .

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0 .

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the $B$ flag is 0 . Register bank 1 is selected when this flag is set to 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.
Interrupt are disabled when the I flag is set to 0 , and are enabled when the I flag is set to 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0 ; USP is selected when the U flag is set to 1 .
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0 . When read, the content is undefined.

## 3. Memory

### 3.1 R8C/26 Group

Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal RAM is allocated higher addresses beginning with address 00400 h . For example, a 1 -Kbyte internal RAM area is allocated addresses 00400 h to 007 FFh . The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh . The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.


NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

| Part Number | Internal ROM |  | Internal RAM |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Size | Address OYYYYh | Size | Address 0XXXXh |
| R5F21262SNFP, R5F21262SDFP, R5F21262SNXXXFP, R5F21262SDXXXFP | 8 Kbytes | 0E000h | 512 bytes | 005FFh |
| R5F21264SNFP, R5F21264SDFP, <br> R5F21264JFP, R5F21264KFP, <br> R5F21264SNXXXFP, R5F21264SDXXXFP, <br> R5F21264JXXXFP, R5F21264KXXXFP | 16 Kbytes | 0C000h | 1 Kbyte | 007FFh |
| R5F21265SNFP, R5F21265SDFP R5F21265SNXXXFP, R5F21265SDXXXFP | 24 Kbytes | 0A000h | 1.5 Kbytes | 009FFh |
| R5F21266SNFP, R5F21266SDFP, <br> R5F21266JFP, R5F21266KFP, <br> R5F21266SNXXXFP, R5F21266SDXXXFP, <br> R5F21266JXXXFP, R5F21266KXXXFP | 32 Kbytes | 08000h | 1.5 Kbytes | 009FFh |

Figure 3.1 Memory Map of R8C/26 Group

### 3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.
The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.
The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.
The internal RAM area is allocated higher addresses, beginning with address 00400 h . For example, a $1-\mathrm{Kbyte}$ internal RAM is allocated addresses 00400 h to 007 FFh . The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh . The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.


Figure 3.2 Memory Map of R8C/27 Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h |  |  |  |
| 0009h |  |  |  |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh |  |  |  |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMADO | 00h |
| 0011h |  |  | 00h |
| 0012h |  |  | 00h |
| 0013h | Address Match Interrupt Enable Register | AIER | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h |  |  | 00h |
| 0016h |  |  | 00h |
| 0017h |  |  |  |
| 0018h |  |  |  |
| 0019h |  |  |  |
| 001Ah |  |  |  |
| 001Bh |  |  |  |
| 001Ch | Count Source Protection Mode Register | CSPR | $\begin{aligned} & \hline 00 \mathrm{~h} \\ & 10000000 \mathrm{~b} \text { (2) } \end{aligned}$ |
| 001Dh |  |  |  |
| 001Eh |  |  |  |
| 001Fh |  |  |  |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h |  |  |  |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRAO | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h |  |  |  |
| 0027h |  |  |  |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 ${ }^{(3)}$ | FRA4 | When shipping |
| 002Ah |  |  |  |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6(3) | FRA6 | When shipping |
| 002Ch | High-Speed On-Chip Oscillator Control Register 7 ${ }^{(3)}$ | FRA7 | When shipping |
| 002Dh |  |  |  |
| 002Eh |  |  |  |
| 002Fh |  |  |  |

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The CSPROINI bit in the OFS register is set to 0 .
3. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.2 SFR Information (2)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0030h |  |  |  |
| 0031h | Voltage Detection Register $1{ }^{(2)}$ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2 (2) | VCA2 | - N, D version $00 h^{(3)}$ <br>  $00100000 b^{(4)}$ <br> - J, K version $00 h^{(7)}$ <br>  $01000000 \mathrm{~b}(8)$ |
| 0033h |  |  |  |
| 0034h |  |  |  |
| 0035h |  |  |  |
| 0036h | Voltage Monitor 1 Circuit Control Register (5) | VW1C | - N, D version 00001000 b <br> - J, K version $0000 \times 000 \mathrm{~b}(7)$ <br>  $0100 \mathrm{X} 001 \mathrm{~b}(8)$ |
| 0037h | Voltage Monitor 2 Circuit Control Register (5) | VW2C | 00h |
| 0038h | Voltage Monitor 0 Circuit Control Register (6) | VWOC | $\begin{aligned} & \hline 0000 \times 000 \mathrm{~b}(3) \\ & 0100 \times 001 \mathrm{~b}(4) \end{aligned}$ |
| 0039h |  |  |  |


| 003Fh |  |  |  |
| :---: | :---: | :---: | :---: |
| 0040h |  |  |  |
| 0041h |  |  |  |
| 0042h |  |  |  |
| 0043h |  |  |  |
| 0044h |  |  |  |
| 0045h |  |  |  |
| 0046h |  |  |  |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h |  |  |  |
| 0049h |  |  |  |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh |  |  |  |
| 004Ch |  |  |  |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU/IIC bus Interrupt Control Register(9) | SSUIC/IICIC | XXXXX000b |
| 0050h |  |  |  |
| 0051h | UART0 Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | SITIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h |  |  |  |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h |  |  |  |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh |  |  |  |
| 005Ch |  |  |  |
| 005Dh | INTO Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh |  |  |  |
| 005Fh |  |  |  |
| 0060h |  |  |  |



NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. ( $\mathrm{N}, \mathrm{D}$ version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.
3. The LVDOON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset or the LVDOON bit in the OFS register is set to 0 , and hardware reset.
5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
(J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.
6. ( $\mathrm{N}, \mathrm{D}$ version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. ( $\mathrm{J}, \mathrm{K}$ version) These regions are reserved. Do not access locations in these regions.
7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.
8. Power-on reset, voltage monitor 1 reset, or the LVD1ON bit in the OFS register is set to 0 and hardware reset.
9. Selected by the IICSEL bit in the PMR register.

Table 4.3 SFR Information (3)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0080h |  |  |  |
| 0081h |  |  |  |
| 0082h |  |  |  |
| 0083h |  |  |  |
| 0084h |  |  |  |
| 0085h |  |  |  |
| 0086h |  |  |  |
| 0087h |  |  |  |
| 0088h |  |  |  |
| 0089h |  |  |  |
| 008Ah |  |  |  |
| 008Bh |  |  |  |
| 008Ch |  |  |  |
| 008Dh |  |  |  |
| 008Eh |  |  |  |
| 008Fh |  |  |  |
| 0090h |  |  |  |
| 0091h |  |  |  |
| 0092h |  |  |  |
| 0093h |  |  |  |
| 0094h |  |  |  |
| 0095h |  |  |  |
| 0096h |  |  |  |
| 0097h |  |  |  |
| 0098h |  |  |  |
| 0099h |  |  |  |
| 009Ah |  |  |  |
| 009Bh |  |  |  |
| 009Ch |  |  |  |
| 009Dh |  |  |  |
| 009Eh |  |  |  |
| 009Fh |  |  |  |
| 00AOh | UARTO Transmit/Receive Mode Register | UOMR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h |  |  | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h |  |  | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Register | U1BRG | XXh |
| 00AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 00ABh |  |  | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh |  |  | XXh |
| 00B0h |  |  |  |
| 00B1h |  |  |  |
| 00B2h |  |  |  |
| 00B3h |  |  |  |
| 00B4h |  |  |  |
| 00B5h |  |  |  |
| 00B6h |  |  |  |
| 00B7h |  |  |  |
| 00B8h | SS Control Register H / IIC bus Control Register $1^{(2)}$ | SSCRH / ICCR1 | 00h |
| 00B9h | SS Control Register L / IIC bus Control Register 2 ${ }^{(2)}$ | SSCRL / ICCR2 | 01111101b |
| 00BAh | SS Mode Register / IIC bus Mode Register ${ }^{(2)}$ | SSMR / ICMR | 00011000b |
| 00BBh | SS Enable Register / IIC bus Interrupt Enable Register(2) | SSER / ICIER | 00h |
| 00BCh | SS Status Register / IIC bus Status Register ${ }^{(2)}$ | SSSR / ICSR | 00h / 0000X000b |
| 00BDh | SS Mode Register 2 / Slave Address Register(2) | SSMR2 / SAR | 00h |
| 00BEh | SS Transmit Data Register / IIC bus Transmit Data Register(2) | SSTDR / ICDRT | FFh |
| 00BFh | SS Receive Data Register / IIC bus Receive Data Register(2) | SSRDR / ICDRR | FFh |
| X: Undefined |  |  |  |
| NOTES: |  |  |  |
| 1. The blank regions are reserved. Do not access locations in these regions. <br> 2. Selected by the IICSEL bit in the PMR register. |  |  |  |

Table 4.4 SFR Information (4)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 00C0h | A/D Register | AD | XXh |
| 00C1h |  |  | XXh |
| 00C2h |  |  |  |
| 00C3h |  |  |  |
| 00C4h |  |  |  |
| 00C5h |  |  |  |
| 00C6h |  |  |  |
| 00C7h |  |  |  |
| 00C8h |  |  |  |
| 00C9h |  |  |  |
| 00CAh |  |  |  |
| 00CBh |  |  |  |
| 00CCh |  |  |  |
| 00CDh |  |  |  |
| 00CEh |  |  |  |
| 00CFh |  |  |  |
| 00D0h |  |  |  |
| 00D1h |  |  |  |
| 00D2h |  |  |  |
| 00D3h |  |  |  |
| 00D4h | A/D Control Register 2 | ADCON2 | 00h |
| 00D5h |  |  |  |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h |  |  |  |
| 00D9h |  |  |  |
| 00DAh |  |  |  |
| 00DBh |  |  |  |
| 00DCh |  |  |  |
| 00DDh |  |  |  |
| 00DEh |  |  |  |
| 00DFh |  |  |  |
| 00EOh | Port P0 Register | P0 | 00h |
| 00E1h | Port P1 Register | P1 | 00h |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h |  |  |  |
| 00E5h | Port P3 Register | P3 | 00h |
| 00E6h |  |  |  |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | 00h |
| 00E9h | Port P5 Register | P5 | 00h |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh | Port P5 Direction Register | PD5 | 00h |
| 00ECh |  |  |  |
| 00EDh |  |  |  |
| 00EEh |  |  |  |
| 00EFh |  |  |  |
| 00FOh |  |  |  |
| 00F1h |  |  |  |
| 00F2h |  |  |  |
| 00F3h |  |  |  |
| 00F4h |  |  |  |
| 00F5h | Pin Select Register 1 | PINSR1 | 00h |
| 00F6h | Pin Select Register 2 | PINSR2 | 00h |
| 00F7h | Pin Select Register 3 | PINSR3 | 00h |
| 00F8h | Port Mode Register | PMR | 00h |
| 00F9h | External Input Enable Register | INTEN | 00h |
| 00FAh | INT Input Filter Select Register | INTF | 00h |
| 00FBh | Key Input Enable Register | KIEN | 00h |
| 00FCh | Pull-Up Control Register 0 | PUR0 | 00h |
| 00FDh | Pull-Up Control Register 1 | PUR1 | 00h |
| 00FEh | Port P1 Drive Capacity Control Register(2) | P1DRR | 00h |
| 00FFh |  |  |  |

X : Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h |  |  |  |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh |  |  |  |
| 0110h |  |  |  |
| 0111h |  |  |  |
| 0112h |  |  |  |
| 0113h |  |  |  |
| 0114h |  |  |  |
| 0115h |  |  |  |
| 0116h |  |  |  |
| 0117h |  |  |  |
| 0118h | Timer RE Second Data Register / Counter Data Register | TRESEC | 00h |
| 0119h | Timer RE Minute Data Register / Compare Data Register | TREMIN | 00h |
| 011Ah | Timer RE Hour Data Register(2) | TREHR | 00h |
| 011Bh | Timer RE Day of Week Data Register ${ }^{(2)}$ | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh |  |  |  |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h |  |  | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h |  |  | FFh |
| 012Ah | Timer RC General Register B | TRCGRB | FFh |
| 012Bh |  |  | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh |  |  | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh |  |  | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011111b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h |  |  |  |
| 0134h |  |  |  |
| 0135h |  |  |  |
| 0136h |  |  |  |
| 0137h |  |  |  |
| 0138h |  |  |  |
| 0139h |  |  |  |
| 013Ah |  |  |  |
| 013Bh |  |  |  |
| 013Ch |  |  |  |
| 013Dh |  |  |  |
| 013Eh |  |  |  |
| 013Fh |  |  |  |

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.6 SFR Information (6) ${ }^{(1)}$

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0140h |  |  |  |
| 0141h |  |  |  |
| 0142h |  |  |  |
| 0143h |  |  |  |
| 0144h |  |  |  |
| 0145h |  |  |  |
| 0146h |  |  |  |
| 0147h |  |  |  |
| 0148h |  |  |  |
| 0149h |  |  |  |
| 014Ah |  |  |  |
| 014Bh |  |  |  |
| 014Ch |  |  |  |
| 014Dh |  |  |  |
| 014Eh |  |  |  |
| 014Fh |  |  |  |
| 0150h |  |  |  |
| 0151h |  |  |  |
| 0152h |  |  |  |
| 0153h |  |  |  |
| 0154h |  |  |  |
| 0155h |  |  |  |
| 0156h |  |  |  |
| 0157h |  |  |  |
| 0158h |  |  |  |
| 0159h |  |  |  |
| 015Ah |  |  |  |
| 015Bh |  |  |  |
| 015Ch |  |  |  |
| 015Dh |  |  |  |
| 015Eh |  |  |  |
| 015Fh |  |  |  |
| 0160h |  |  |  |
| 0161h |  |  |  |
| 0162h |  |  |  |
| 0163h |  |  |  |
| 0164h |  |  |  |
| 0165h |  |  |  |
| 0166h |  |  |  |
| 0167h |  |  |  |
| 0168h |  |  |  |
| 0169h |  |  |  |
| 016Ah |  |  |  |
| 016Bh |  |  |  |
| 016Ch |  |  |  |
| 016Dh |  |  |  |
| 016Eh |  |  |  |
| 016Fh |  |  |  |
| 0170h |  |  |  |
| 0171h |  |  |  |
| 0172h |  |  |  |
| 0173h |  |  |  |
| 0174h |  |  |  |
| 0175h |  |  |  |
| 0176h |  |  |  |
| 0177h |  |  |  |
| 0178h |  |  |  |
| 0179h |  |  |  |
| 017Ah |  |  |  |
| 017Bh |  |  |  |
| 017Ch |  |  |  |
| 017Dh |  |  |  |
| 017Eh |  |  |  |
| 017Fh |  |  |  |

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)(1)

| Address | Register | Symbol | After reset |
| :---: | :---: | :---: | :---: |
| 0180h |  |  |  |
| 0181h |  |  |  |
| 0182h |  |  |  |
| 0183h |  |  |  |
| 0184h |  |  |  |
| 0185h |  |  |  |
| 0186h |  |  |  |
| 0187h |  |  |  |
| 0188h |  |  |  |
| 0189h |  |  |  |
| 018Ah |  |  |  |
| 018Bh |  |  |  |
| 018Ch |  |  |  |
| 018Dh |  |  |  |
| 018Eh |  |  |  |
| 018Fh |  |  |  |
| 0190h |  |  |  |
| 0191h |  |  |  |
| 0192h |  |  |  |
| 0193h |  |  |  |
| 0194h |  |  |  |
| 0195h |  |  |  |
| 0196h |  |  |  |
| 0197h |  |  |  |
| 0198h |  |  |  |
| 0199h |  |  |  |
| 019Ah |  |  |  |
| 019Bh |  |  |  |
| 019Ch |  |  |  |
| 019Dh |  |  |  |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h |  |  |  |
| 01A1h |  |  |  |
| 01A2h |  |  |  |
| 01A3h |  |  |  |
| 01A4h |  |  |  |
| 01A5h |  |  |  |
| 01A6h |  |  |  |
| 01A7h |  |  |  |
| 01A8h |  |  |  |
| 01A9h |  |  |  |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh |  |  |  |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |
| 01B0h |  |  |  |
| 01B1h |  |  |  |
| 01B2h |  |  |  |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h |  |  |  |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h |  |  |  |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h |  |  |  |
| 01B9h |  |  |  |
| 01BAh |  |  |  |
| 01BBh |  |  |  |
| 01BCh |  |  |  |
| 01BDh |  |  |  |
| 01BEh |  |  |  |
| 01BFh |  |  |  |


| FFFFh | Option Function Select Register | OFS | (Note 2) |
| :--- | :--- | :--- | :--- |

[^0]
## 5. Electrical Characteristics

### 5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | Topr $=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating ambient temperature |  | -20 to $85(\mathrm{~N}$ version) $/$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | -40 to $85(\mathrm{D}$ version) |  |
| Tstg | Storage temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

Table 5.2 Recommended Operating Conditions

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  | 2.2 | - | 5.5 | V |
| Vss/AVss | Supply voltage |  |  | - | 0 | - | V |
| VIH | Input "H" voltage |  |  | 0.8 Vcc | - | Vcc | V |
| VIL | Input "L" voltage |  |  | 0 | - | 0.2 Vcc | V |
| IOH (sum) | Peak sum output "H" current | Sum of all pins IOH(peak) |  | - | - | -160 | mA |
| IOH (sum) | Average sum output "H" current | Sum of all pins loh(avg) |  | - | - | -80 | mA |
| IOH (peak) | Peak output "H" current | Except P1_0 to P1_7 |  | - | - | -10 | mA |
|  |  | P1_0 to P1_7 |  | - | - | -40 | mA |
| IOH(avg) | Average output "H" current | Except P1_0 to P1_7 |  | - | - | -5 | mA |
|  |  | P1_0 to P1_7 |  | - | - | -20 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all pins loL(peak) |  | - | - | 160 | mA |
| IOL(sum) | Average sum output "L" currents | Sum of all pins loL(avg) |  | - | - | 80 | mA |
| IOL(peak) | Peak output "L" currents | Except P1_0 to P1_7 |  | - | - | 10 | mA |
|  |  | P1_0 to P1_7 |  | - | - | 40 | mA |
| IOL(avg) | Average output "L" current | Except P1_0 to P1_7 |  | - | - | 5 | mA |
|  |  | P1_0 to P1_7 |  | - | - | 20 | mA |
| f (XIN) | XIN clock input oscillation frequency |  | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 20 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 5 | MHz |
| f (XCIN) | XCIN clock input oscillation frequency |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 70 | kHz |
| - | System clock | $\text { OCD2 = } 0$ <br> XIN clock selected | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 20 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 5 | MHz |
|  |  | $\text { OCD2 = } 1$ <br> On-chip oscillator clock selected | $\begin{array}{\|l\|} \hline \text { FRA01 = } 0 \\ \text { Low-speed on-chip } \\ \text { oscillator clock selected } \\ \hline \end{array}$ | - | 125 | - | kHz |
|  |  |  | $\text { FRA01 }=1$ <br> High-speed on-chip oscillator clock selected $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  | $\text { FRA01 = } 1$ <br> High-speed on-chip oscillator clock selected $2.7 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}$ | - | - | 10 | MHz |
|  |  |  | $\text { FRA01 = } 1$ <br> High-speed on-chip oscillator clock selected $2.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 5 | MHz |

NOTES:

1. $\mathrm{Vcc}=2.2$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  | Vref $=$ AVcc | - | - | 10 | Bits |
| - | Absolute accuracy | 10-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$ | - | - | $\pm 3$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=A V C C=5.0 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
|  |  | 10-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=$ AVcc $=3.3 \mathrm{~V}$ | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=A V C C=3.3 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
|  |  | 10-bit mode | $\phi A D=5 \mathrm{MHz}, \mathrm{V}$ ref $=A V C C=2.2 \mathrm{~V}$ | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | $\phi A D=5 \mathrm{MHz}, \mathrm{V}$ ref $=\mathrm{AVCC}=2.2 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
| Rladder | Resistor ladder |  | Vref $=$ AVcc | 10 | - | 40 | $\mathrm{k} \Omega$ |
| tconv | Conversion time | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=$ AVcc $=5.0 \mathrm{~V}$ | 3.3 | - | - | $\mu \mathrm{S}$ |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=$ AVcc $=5.0 \mathrm{~V}$ | 2.8 | - | - | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  |  | 2.2 | - | AVcc | V |
| VIA | Analog input voltage(2) |  |  | 0 | - | AVcc | V |
| - | A/D operating clock frequency | Without sample and hold | $\mathrm{V}_{\text {ref }}=\mathrm{AVcc}=2.7$ to 5.5 V | 0.25 | - | 10 | MHz |
|  |  | With sample and hold | $\mathrm{V}_{\text {ref }}=\mathrm{AVcc}=2.7$ to 5.5 V | 1 | - | 10 | MHz |
|  |  | Without sample and hold | $\mathrm{V}_{\text {ref }}=\mathrm{AVcc}=2.2$ to 5.5 V | 0.25 | - | 5 | MHz |
|  |  | With sample and hold | Vref $=\mathrm{AVcc}=2.2$ to 5.5 V | 1 | - | 5 | MHz |

NOTES:

1. $\mathrm{AVCC}=2.2$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8 -bit mode.


Figure $5.1 \quad$ Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ | R8C/26 Group | 100 ${ }^{(3)}$ | - | - | times |
|  |  | R8C/27 Group | 1,000(3) | - | - | times |
| - | Byte program time |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.4 | 9 | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} 97+\text { CPU clock } \\ \times 6 \text { cycles } \\ \hline \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{S}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} \hline 3+\text { CPU clock } \\ \times 4 \text { cycles } \\ \hline \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.2 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(7)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{VCC}=2.7$ to 5.5 V at $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$, unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 1,000$)$, each block can be erased $n$ times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics ${ }^{(4)}$

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ |  | 10,000(3) | - | - | times |
| - | Byte program time (program/erase endurance $\leq 1,000$ times) |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Byte program time (program/erase endurance > 1,000 times) |  | - | 65 | - | $\mu \mathrm{s}$ |
| - | Block erase time (program/erase endurance $\leq 1,000$ times) |  | - | 0.2 | 9 | S |
| - | Block erase time (program/erase endurance > 1,000 times) |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{aligned} & 97+ \text { CPU clock } \\ & \times 6 \text { cycles } \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} 3+\text { CPU clock } \\ \times 4 \text { cycles } \\ \hline \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.2 | - | 5.5 | V |
| - | Program, erase temperature |  | -20(8) | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(9)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=10,000)$, each block can be erased $n$ times. For example, if 1,0241 -byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. Standard of block $A$ and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative
8. $-40^{\circ} \mathrm{C}$ for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.


Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet0 | Voltage detection level |  | 2.2 | 2.3 | 2.4 | V |
| - | Voltage detection circuit self power consumption | VCA25 = 1, Vcc = 5.0 V | - | 0.9 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(2) |  | - | - | 300 | $\mu \mathrm{S}$ |
| Vccmin | MCU operating voltage minimum value |  | 2.2 | - | - | V |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0 .

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level(4) |  | 2.70 | 2.85 | 3.00 | V |
| - | Voltage monitor 1 interrupt request generation time ${ }^{(2)}$ |  | - | 40 | - | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts( ${ }^{(3)}$ |  | - | - | 100 | $\mu \mathrm{s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes $V$ det1.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.

The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V .

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det2 | Voltage detection level |  | 3.3 | 3.6 | 3.9 | V |
| - | Voltage monitor 2 interrupt request generation time ${ }^{(2)}$ |  | - | 40 | - | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | $\mathrm{VCA} 27=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(3) |  | - | - | 100 | $\mu \mathrm{S}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V$ det2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .

Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics ${ }^{(3)}$

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vpor1 | Power-on reset valid voltage ${ }^{(4)}$ |  | - | - | 0.1 | V |
| Vpor2 | Power-on reset or voltage monitor 0 reset valid voltage |  | 0 | - | Vdet0 | V |
| trth | External power Vcc rise gradient(2) |  | 20 | - | - | $\mathrm{mV} / \mathrm{msec}$ |

NOTES:

1. The measurement condition is $\operatorname{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. This condition (external power Vcc rise gradient) does not apply if $\mathrm{Vcc} \geq 1.0 \mathrm{~V}$.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDOON bit in the OFS register to 0 , the VW0C0 and VWOC6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if $-20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$, maintain tw(por1) for 3,000 s or more if $-40^{\circ} \mathrm{C} \leq$ Topr $<-20^{\circ} \mathrm{C}$.


NOTES:

1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range ( 2.2 V or above) during the sampling time.
2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6 . Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 Reset Circuit Electrical Characteristics

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO40M | High-speed on-chip oscillator frequency temperature • supply voltage dependence | $\begin{aligned} & \mathrm{Vcc}=4.75 \text { to } 5.25 \mathrm{~V} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 60^{\circ} \mathrm{C}^{(2)} \end{aligned}$ | 39.2 | 40 | 40.8 | MHz |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{VcC}=3.0 \text { to } 5.5 \mathrm{~V} \\ -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{array}$ | 38.8 | 40 | 41.2 | MHz |
|  |  | $\begin{aligned} & \hline \text { Vcc }=3.0 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38.4 | 40 | 41.6 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=2.7 \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38 | 40 | 42 | MHz |
|  |  | $\begin{aligned} & \text { VCC }=2.7 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 37.6 | 40 | 42.4 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=2.2 \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(3) \end{aligned}$ | 35.2 | 40 | 44.8 | MHz |
|  |  | $\begin{aligned} & \mathrm{VCC}=2.2 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(3) \end{aligned}$ | 34 | 40 | 46 | MHz |
|  |  | $\begin{aligned} & \hline \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \% \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C}(2) \\ & \hline \end{aligned}$ | 38.8 | 40 | 40.8 | MHz |
|  |  | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \% \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38.4 | 40 | 40.8 | MHz |
|  | High-speed on-chip oscillator frequency when correction value in FRA7 register is written to FRA1 register(4) | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 36.864 | - | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=3.0 \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | -3\% | - | 3\% | \% |
| - | Value in FRA1 register after reset |  | 08h(3) | - | F7h(3) | - |
| - | Oscillation frequency adjustment unit of highspeed on-chip oscillator | Adjust FRA1 register (value after reset) to -1 | - | +0.3 | - | MHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{S}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 400 | - | $\mu \mathrm{A}$ |

NOTES:

1. Vcc $=2.2$ to 5.5 V , Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.
3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be $0 \%$ when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 30 | 125 | 250 | kHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{s}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 15 | - | $\mu \mathrm{A}$ |

NOTE:

1. $\mathrm{Vcc}=2.2$ to 5.5 V , $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  | Unit |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| td(P-R) | Time for internal power supply stabilization during <br> power-on(2) |  | 1 | - | 2000 | $\mu \mathrm{~s}$ |
| $\operatorname{td}(\mathrm{R}-\mathrm{S})$ | STOP exit time $^{(3)}$ |  | - | - | 150 | $\mu \mathrm{~s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.2$ to 5.5 V and $\mathrm{Topr}=25^{\circ} \mathrm{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select ${ }^{(1)}$

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tsucyc | SSCK clock cycle time |  |  |  | 4 | - | - | tcyc ${ }^{(2)}$ |
| tHI | SSCK clock "H" width |  |  | 0.4 | - | 0.6 | tSUCYc |
| tLO | SSCK clock "L" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tRISE | SSCK clock rising time | Master |  | - | - | 1 | tcyc ${ }^{(2)}$ |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{S}$ |
| tFALL | SSCK clock falling time | Master |  | - | - | 1 | tcyc ${ }^{(2)}$ |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{S}$ |
| tsu | SSO, SSI data input setup time |  |  | 100 | - | - | ns |
| th | SSO, SSI data input hold time |  |  | 1 | - | - | tcyc ${ }^{(2)}$ |
| tLEAD | $\overline{\text { SCS }}$ setup time | Slave |  | 1tcyc +50 | - | - | ns |
| tLAG | $\overline{\text { SCS }}$ hold time | Slave |  | 1tCYC +50 | - | - | ns |
| tod | SSO, SSI data output delay time |  |  | - | - | 1 | tcyc ${ }^{(2)}$ |
| tSA | SSI slave access time |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tcyc + 100 | ns |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | $1.5 \mathrm{tcYc}+200$ | ns |
| tor | SSI slave out open time |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tcyc + 100 | ns |
|  |  |  | $2.2 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 1.5tcyc + 200 | ns |

NOTES:

1. $\mathrm{Vcc}=2.2$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. $1 \mathrm{tcYC}=1 / \mathrm{f} 1(\mathrm{~s})$


4-Wire Bus Communication Mode, Master, CPHS $=0$


CPHS, CPOS: Bits in SSMR register
Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

4-Wire Bus Communication Mode, Slave, CPHS = 1


4-Wire Bus Communication Mode, Slave, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)


Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.14 Timing Requirements of $I^{2} \mathrm{C}$ bus Interface ${ }^{(1)}$

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSCL | SCL input cycle time |  | 12tcyc + 600 ${ }^{(2)}$ | - | - | ns |
| tSCLH | SCL input "H" width |  | $3 \mathrm{tcyc}+300^{(2)}$ | - | - | ns |
| tSCLL | SCL input "L" width |  | $5 \mathrm{tcYc}+500^{(2)}$ | - | - | ns |
| tsf | SCL, SDA input fall time |  | - | - | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time |  | - | - | 1tcyc(2) | ns |
| tBUF | SDA input bus-free time |  | 5tcyc(2) | - | - | ns |
| tSTAH | Start condition input hold time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSTAS | Retransmit start condition input setup time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tStop | Stop condition input setup time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSDAS | Data input setup time |  | 1tcyc + 20(2) | - | - | ns |
| tsDaH | Data input hold time |  | 0 | - | - | ns |

NOTES:

1. $\mathrm{VCC}=2.2$ to $5.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. $1 \mathrm{tc} \mathrm{CC}=1 / \mathrm{f} 1(\mathrm{~s})$


NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition

Figure 5.7 I/O Timing of ${ }^{2} \mathrm{C}$ bus Interface

Table 5.15 Electrical Characteristics (1) [Vcc = 5 V$]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | $\begin{aligned} & \text { Except P1_0 to P1_7, } \\ & \text { XOUT } \end{aligned}$ |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ |  | Vcc-2.0 | - | Vcc | V |
|  |  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | Vcc-0.5 | - | Vcc | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOH}=-20 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-500 \mu \mathrm{~A}$ | Vcc-2.0 | - | Vcc | V |
| VoL | Output "L" voltage | $\begin{aligned} & \text { Except P1_0 to P1_7, } \\ & \text { XOUT } \end{aligned}$ | $\mathrm{loL}=5 \mathrm{~mA}$ |  | - | - | 2.0 | V |
|  |  |  | IoL $=200 \mu \mathrm{~A}$ |  | - | - | 0.45 | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOL}=20 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | IOL $=500 \mu \mathrm{~A}$ | - | - | 2.0 | V |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO |  |  | 0.1 | 0.5 | - | V |
|  |  | RESET |  |  | 0.1 | 1.0 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | 30 | 50 | 167 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 1.0 | - | $\mathrm{M} \Omega$ |
| RfXCIN | Feedback resistance | XCIN |  |  | - | 18 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $\mathrm{Vcc}=4.2$ to 5.5 V at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.16 Electrical Characteristics (2) [Vcc = 5 V$]$
(Topr = -20 to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current (Vcc $=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> No division | - | 10 | 17 | mA |
|  |  |  | XIN $=16 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 9 | 15 | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6 | - | mA |
|  |  |  | $\mathrm{XIN}=20 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 5 | - | mA |
|  |  |  | $\begin{aligned} & \hline \text { XIN }=16 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { Divide-by-8 } \\ & \hline \end{aligned}$ | - | 4 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on fOCO $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 10 | 15 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO $=20 \mathrm{MHz}$ <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-8 | - | 4 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5.5 | 10 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO $=10 \mathrm{MHz}$ <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-8 | - | 2.5 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ Program operation on RAM Flash memory off, FMSTP = 1 | - | 30 | - | $\mu \mathrm{A}$ |

Table 5.17 Electrical Characteristics (3) [Vcc = 5 V]
(Topr =-20 to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current (Vcc $=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | Wait mode | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 $=1$ | - | 25 | 75 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock off $\begin{aligned} & \text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0 \\ & \text { VCA20 }=1 \end{aligned}$ | - | 23 | 60 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator off <br> XCIN clock oscillator on $=32 \mathrm{kHz}$ (high drive) <br> While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 $=1$ | - | 4.0 | - | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator off <br> XCIN clock oscillator on $=32 \mathrm{kHz}$ (low drive) <br> While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 $=1$ | - | 2.2 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 0.8 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 1.2 | - | $\mu \mathrm{A}$ |

## Timing Requirements

(Unless Otherwise Specified: Vcc $=5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ ) [Vcc =5 V]

Table 5.18 XIN Input, XCIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 50 | - | ns |
| twh(XIN) | XIN input "H" width | 25 | - | ns |
| tWL(XIN) | XIN input "L" width | 25 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{S}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns |
| twh(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure 5.9 TRAIO Input Timing Diagram when VCC $=5 \mathrm{~V}$

Table 5.20 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | 100 | - | ns |
| tw(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure $5.10 \quad$ Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, 3)$ Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\mathrm{INTi}}$ input "H" width | $250(1)$ | - | ns |
| tw(INL) | $\overline{\mathrm{NNTi}}$ input "L" width | $250(2)$ | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.11 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc $=5 \mathrm{~V}$

Table 5.22 Electrical Characteristics (3) [Vcc = 3 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | $\begin{aligned} & \text { Except P1_0 to P1_7, } \\ & \text { XOUT } \end{aligned}$ |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc-0.5 | - | Vcc | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc-0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except P1_0 to P1_7, XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{lOL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{T}+-\mathrm{V}} \mathrm{V}^{-}$ | Hysteresis | INTO, $\overline{\text { INT1, }} \overline{\text { INT3 }}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO |  |  | 0.1 | 0.3 | - | V |
|  |  | $\overline{\text { RESET }}$ |  |  | 0.1 | 0.4 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=3 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=$ |  | 66 | 160 | 500 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 3.0 | - | $\mathrm{M} \Omega$ |
| RfxCln | Feedback resistance | XCIN |  |  | - | 18 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $V c c=2.7$ to 3.3 V at $\mathrm{T}_{\mathrm{opr}}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| IcC | Power supply current ( $\mathrm{Vcc}=2.7$ to 3.3 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6 | - | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5 | 9 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ Program operation on RAM Flash memory off, FMSTP = 1 | - | 30 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 $=1$ | - | 25 | 70 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 23 | 55 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (high drive) While a WAIT instruction is executed VCA27 = VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 3.8 | - | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (low drive) While a WAIT instruction is executed VCA27 = VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 2.0 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 = VCA26 = VCA25 }=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=3 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc =3V]
Table 5.24 XIN Input, XCIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 100 | - | ns |
| twh(XIN) | XIN input "H" width | 40 | - | ns |
| tWL(XIN) | XIN input "L" width | 40 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{S}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.25 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 300 | - | ns |
| twh(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure 5.13 TRAIO Input Timing Diagram when VCC $=3 \mathrm{~V}$

Table 5.26 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | 150 | - | ns |
| tw(CKL) | CLKi Input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure $5.14 \quad$ Serial Interface Timing Diagram when Vcc = 3 V

Table 5.27 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width }}$ | 380(1) | - | ns |
| tW(INL) | $\overline{\text { INTi input "L" width }}$ | 380(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{NTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.15 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc $=3 \mathrm{~V}$

Table 5.28 Electrical Characteristics (5) [Vcc = 2.2 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | $\begin{aligned} & \text { Except P1_0 to P1_7, } \\ & \text { XOUT } \end{aligned}$ |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc-0.5 | - | Vcc | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc-0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except P1_0 to P1_7, XOUT XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | P1_0 to P1_7 | Drive capacity HIGH | $\mathrm{IOL}=2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\text {T+ }} \mathrm{V} \mathrm{V}^{-}$ | Hysteresis | $\overline{\mathrm{INT0}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO |  |  | 0.05 | 0.3 | - | V |
|  |  | RESET |  |  | 0.05 | 0.15 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=2.2 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}$ |  | 100 | 200 | 600 | k $\Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 5 | - | $\mathrm{M} \Omega$ |
| RfxCIn | Feedback resistance | XCIN |  |  | - | 35 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

NOTE:

1. $V c c=2.2 \mathrm{~V}$ at $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$, unless otherwise specified.

Table 5.29 Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| IcC | Power supply current ( $\mathrm{Vcc}=2.2$ to 2.7 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\begin{aligned} & \text { XIN }=5 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 3.5 | - | mA |
|  |  |  | XIN $=5 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on $\mathrm{fOCO}=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 3.5 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO $=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 100 | 230 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ FMR47 = 1 | - | 100 | 230 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ Program operation on RAM Flash memory off, FMSTP = 1 | - | 25 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 22 | 60 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off $\begin{aligned} & \text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0 \\ & \text { VCA20 }=1 \end{aligned}$ | - | 20 | 55 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (high drive) While a WAIT instruction is executed VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 3.0 | - | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (low drive) While a WAIT instruction is executed VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 1.8 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 $=$ VCA25 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 = VCA26 = VCA25 }=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=2.2 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc = 2.2 V]
Table 5.30 XIN Input, XCIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 200 | - | ns |
| twh(XIN) | XIN input "H" width | 90 | - | ns |
| tWL(XIN) | XIN input "L" width | 90 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{S}$ |
| twL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

## Table 5.31 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 500 | - | ns |
| twh(TRAIO) | TRAIO input "H" width | 200 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 200 | - | ns |



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.32 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 800 | - | ns |
| tw(CKH) | CLKi input "H" width | 400 | - | ns |
| tw(CKL) | CLKi input "L" width | 400 | - | ns |
| td(C-Q) | TXDi output delay time | - | 200 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 150 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.33 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tW(INH) | INTi input "H" width | 1000(1) | - | ns |
| tW(INL) | $\overline{\text { INTi input " } ~ \text { " width }}$ | 1000(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.19 External Interrupt INTi Input Timing Diagram when Vcc $=2.2 \mathrm{~V}$

## $5.2 \mathrm{~J}, \mathrm{~K}$ Version

Table 5.34 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage |  | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage |  | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | $-40^{\circ} \mathrm{C} \leq$ Topr $\leq 85^{\circ} \mathrm{C}$ | 300 | mW |
|  |  | $85^{\circ} \mathrm{C} \leq$ Topr $\leq 125^{\circ} \mathrm{C}$ | 125 | mW |
| Topr | Operating ambient temperature |  | -40 to 85 (J version) / <br> -40 to 125 (K version) | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## Table 5.35 Recommended Operating Conditions

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  | 2.7 | - | 5.5 | V |
| Vss/AVss | Supply voltage |  |  | - | 0 | - | V |
| VIH | Input "H" voltage |  |  | 0.8 Vcc | - | Vcc | V |
| VIL | Input "L" voltage |  |  | 0 | - | 0.2 Vcc | V |
| IOH (sum) | Peak sum output "H" current | Sum of all pins loH(peak) |  | - | - | -60 | mA |
| IOH (peak) | Peak output "H" current |  |  | - | - | -10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | Average output "H" current |  |  | - | - | -5 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all pins IOL(peak) |  | - | - | 60 | mA |
| IOL(peak) | Peak output "L" currents |  |  | - | - | 10 | mA |
| IOL(avg) | Average output "L" current |  |  | - | - | 5 | mA |
| f (XIN) | XIN clock input oscillation frequency |  | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ (other than K version) | 0 | - | 20 | MHz |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ (K version) | 0 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
| - | System clock | $\text { OCD2 }=0$ <br> XIN clock selected | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ (other than K version) | 0 | - | 20 | MHz |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ (K version) | 0 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<3.0 \mathrm{~V}$ | 0 | - | 10 | MHz |
|  |  | $O C D 2=1$ <br> On-chip oscillator clock selected | FRA01 = 0 <br> Low-speed on-chip oscillator clock selected | - | 125 | - | kHz |
|  |  |  | $\text { FRA01 }=1$ <br> High-speed on-chip oscillator clock selected (other than K version) | - | - | 20 | MHz |
|  |  |  | $\text { FRA01 = } 1$ <br> High-speed on-chip oscillator clock selected | - | - | 10 | MHz |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at Topr $=-40$ to $85^{\circ} \mathrm{C}$ (J version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .

Table 5.36 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  | Vref $=$ AVcc | - | - | 10 | Bits |
| - | Absolute accuracy | 10-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=$ AVcc $=5.0 \mathrm{~V}$ | - | - | $\pm 3$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=$ AVcc $=5.0 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
|  |  | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=A V C C=3.3 \mathrm{~V}$ | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=\mathrm{AVCc}=3.3 \mathrm{~V}$ | - | - | $\pm 2$ | LSB |
| Rladder | Resistor ladder |  | Vref $=$ AVcc | 10 | - | 40 | $\mathrm{k} \Omega$ |
| tconv | Conversion time | 10-bit mode | $\phi A D=10 \mathrm{MHz}, \mathrm{V}$ ref $=A V C C=5.0 \mathrm{~V}$ | 3.3 | - | - | $\mu \mathrm{s}$ |
|  |  | 8-bit mode | $\phi A D=10 \mathrm{MHz}$, Vref $=A V c c=5.0 \mathrm{~V}$ | 2.8 | - | - | $\mu \mathrm{S}$ |
| Vref | Reference voltage |  |  | 2.7 | - | AVcc | V |
| VIA | Analog input voltage(2) |  |  | 0 | - | AVcc | V |
| - | A/D operating clock frequency | Without sample and hold |  | 0.25 | - | 10 | MHz |
|  |  | With sample and hold |  | 1 | - | 10 | MHz |

NOTES:

1. $\mathrm{AVcc}=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ (J version) / -40 to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8 -bit mode.


Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.37 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ | R8C/26 Group | 100(3) | - | - | times |
|  |  | R8C/27 Group | 1,000(3) | - | - | times |
| - | Byte program time |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.4 | 9 | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{aligned} & 97+ \text { CPU clock } \\ & \times 6 \text { cycles } \end{aligned}$ | $\mu \mathrm{S}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} 3+\text { CPU clock } \\ \times 4 \text { cycles } \\ \hline \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(7)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{V} c \mathrm{c}=2.7$ to 5.5 V at $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$, unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 1,000$)$, each block can be erased $n$ times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics ${ }^{(4)}$

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(2)}$ |  | 10,000 ${ }^{(3)}$ | - | - | times |
| - | Byte program time (program/erase endurance $\leq 1,000$ times) |  | - | 50 | 400 | $\mu \mathrm{s}$ |
| - | Byte program time (program/erase endurance > 1,000 times) |  | - | 65 | - | $\mu \mathrm{s}$ |
| - | Block erase time (program/erase endurance $\leq 1,000$ times) |  | - | 0.2 | 9 | s |
| - | Block erase time (program/erase endurance > 1,000 times) |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{aligned} 97 & + \text { CPU clock } \\ & \times 6 \text { cycles } \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Interval from erase start/restart until following suspend request |  | 650 | - | - | $\mu \mathrm{s}$ |
| - | Interval from program start/restart until following suspend request |  | 0 | - | - | ns |
| - | Time from suspend until program/erase restart |  | - | - | $\begin{gathered} 3+\text { CPU clock } \\ \times 4 \text { cycles } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | -40 | - | 85(8) | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time ${ }^{(9)}$ | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ (J version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=10,000)$, each block can be erased $n$ times. For example, if 1,0241 -byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. Standard of block $A$ and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks $A$ and $B$ can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative
8. $125^{\circ} \mathrm{C}$ for K version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.


Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level ${ }^{(2,4)}$ |  | 2.70 | 2.85 | 3.0 | V |
| td(Vdet1-A) | Voltage monitor 1 reset generation time ${ }^{(5)}$ |  | - | 40 | 200 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | $\mathrm{VCA} 26=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(3) |  | - | - | 100 | $\mu \mathrm{s}$ |
| Vccmin | MCU operating voltage minimum value |  | 2.70 | - | - | V |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7$ to 5.5 V and $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version).
2. Hold Vdet2 $>$ Vdet1.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
4. This parameter shows the voltage detection level when the power supply drops.

The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V .
5. Time until the voltage monitor 1 reset is generated after the voltage passes Vdet1 when Vcc falls. When using the digital filter, its sampling time is added to td(Vdet1-A). When using the voltage monitor 1 reset, maintain this time until $\mathrm{Vcc}=2.0 \mathrm{~V}$ after the voltage passes $V_{\text {det1 }}$ when the power supply falls.

## Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det2 | Voltage detection level(2) |  | 3.3 | 3.6 | 3.9 | V |
| td(Vdet2-A) | Voltage monitor 2 reset/interrupt request generation time ${ }^{(3,5)}$ |  | - | 40 | 200 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | $\mathrm{VCA} 27=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 0.6 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts(4) |  | - | - | 100 | $\mu \mathrm{s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7$ to 5.5 V and $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ ( J version) / -40 to $125^{\circ} \mathrm{C}$ (K version).
2. Hold Vdet2 $>$ Vdet1.
3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.
4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .
5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until $\mathrm{Vcc}=2.0 \mathrm{~V}$ after the voltage passes V det2 when the power supply falls.

Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics ${ }^{(3)}$

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vpor1 | Power-on reset valid voltage ${ }^{(4)}$ |  | - | - | 0.1 | V |
| Vpor2 | Power-on reset or voltage monitor 1 reset valid voltage |  | 0 | - | Vdet1 | V |
| trth | External power Vcc rise gradient | $\mathrm{Vcc} \leq 3.6 \mathrm{~V}$ | 20(2) | - | - | $\mathrm{mV} / \mathrm{msec}$ |
|  |  | $\mathrm{Vcc}>3.6 \mathrm{~V}$ | 20(2) | - | 2,000 | $\mathrm{mV} / \mathrm{msec}$ |

NOTES:

1. The measurement condition is $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. This condition (the minimum value of external power Vcc rise gradient) does not apply if V por2 $\geq 1.0 \mathrm{~V}$.
3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0 , the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
4. $\mathrm{t}_{\mathrm{w}(\mathrm{por1})}$ indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain $t_{w(p o r 1) ~ f o r ~} 30 \mathrm{~s}$ or more if $-20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}$, maintain $\mathrm{tw}_{\mathrm{w}}(\mathrm{por} 1)$ for 3,000 s or more if $-40^{\circ} \mathrm{C} \leq$ Topr $<-20^{\circ} \mathrm{C}$.


Figure 5.22 Reset Circuit Electrical Characteristics

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO40M | High-speed on-chip oscillator frequency temperature • supply voltage dependence | $\begin{array}{\|l\|} \hline \mathrm{VcC}=4.75 \text { to } 5.25 \mathrm{~V} \\ 0^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 60^{\circ} \mathrm{C}^{(2)} \end{array}$ | 39.2 | 40 | 40.8 | MHz |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{VCC}=3.0 \text { to } 5.5 \mathrm{~V} \\ -20^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C}(2) \end{array}$ | 38.8 | 40 | 41.2 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=3.0 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}(2) \end{aligned}$ | 38.4 | 40 | 41.6 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=3.0 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}(2) \end{aligned}$ | 38 | 40 | 42 | MHz |
|  |  | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C}(2) \end{aligned}$ | 37.6 | 40 | 42.4 | MHz |
| - | Value in FRA1 register after reset |  | 08h | - | F7h | - |
| - | Oscillation frequency adjustment unit of highspeed on-chip oscillator | Adjust FRA1 register (value after reset) to -1 | - | +0.3 | - | MHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{s}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 400 | - | $\mu \mathrm{A}$ |

NOTES:

1. VCC $=2.7$ to 5.5 V , Topr $=-40$ to $85^{\circ} \mathrm{C}$ (J version) / -40 to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. These standard values show when the FRA1 register value after reset is assumed.

## Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 40 | 125 | 250 | kHz |
| - | Oscillation stability time |  | - | 10 | 100 | $\mu \mathrm{s}$ |
| - | Self power consumption at oscillation | Vcc $=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 15 | - | $\mu \mathrm{A}$ |

NOTE:

1. $\mathrm{VCC}=2.7$ to 5.5 V , Topr $=-40$ to $85^{\circ} \mathrm{C}\left(\mathrm{J}\right.$ version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.

Table 5.44 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  | Unit |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| td(P-R) | Time for internal power supply stabilization during <br> power-on(2) |  | 1 | - | 2000 | $\mu \mathrm{~S}$ |
| td(R-S) | STOP exit time ${ }^{(3)}$ |  | - | - | 150 | $\mu \mathrm{~s}$ |

NOTES:

1. The measurement condition is $\mathrm{Vcc}=2.7$ to 5.5 V and $\mathrm{Topr}=25^{\circ} \mathrm{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select ${ }^{(1)}$

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSUCYC | SSCK clock cycle time |  |  |  | 4 | - | - | tCYC ${ }^{(2)}$ |
| thi | SSCK clock "H" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tıo | SSCK clock "L" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tRISE | SSCK clock rising time | Master |  | - | - | 1 | tcyc ${ }^{(2)}$ |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{s}$ |
| tFALL | SSCK clock falling time | Master |  | - | - | 1 | tcyc ${ }^{(2)}$ |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{s}$ |
| tsu | SSO, SSI data input setup time |  |  | 100 | - | - | ns |
| th | SSO, SSI data input hold time |  |  | 1 | - | - | tcyc ${ }^{(2)}$ |
| tLEAD | $\overline{\text { SCS }}$ setup time | Slave |  | 1tcyc + 50 | - | - | ns |
| tLAG | $\overline{\text { SCS }}$ hold time | Slave |  | 1tcyc + 50 | - | - | ns |
| tod | SSO, SSI data output delay time |  |  | - | - | 1 | tcyc ${ }^{(2)}$ |
| tSA | SSI slave access time |  |  | - | - | 1.5tcyc +100 | ns |
| tor | SSI slave out open time |  |  | - | - | $1.5 \mathrm{tCYC}+100$ | ns |

NOTES:

1. $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ (J version) $/-40$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. $1 \mathrm{tcYc}=1 / \mathrm{f} 1(\mathrm{~s})$


4-Wire Bus Communication Mode, Master, CPHS $=0$


CPHS, CPOS: Bits in SSMR register
Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)

4-Wire Bus Communication Mode, Slave, CPHS = 1


4-Wire Bus Communication Mode, Slave, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)


Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)

Table 5.46 Timing Requirements of $\mathrm{I}^{2} \mathrm{C}$ bus Interface ${ }^{(1)}$

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tscl | SCL input cycle time |  | 12tcyc + 600(2) | - | - | ns |
| tSCLH | SCL input "H" width |  | $3 \mathrm{tcYc}+300{ }^{(2)}$ | - | - | ns |
| tSCLL | SCL input "L" width |  | $5 \mathrm{tcyc}+500^{(2)}$ | - | - | ns |
| tsf | SCL, SDA input fall time |  | - | - | 300 | ns |
| tSP | SCL, SDA input spike pulse rejection time |  | - | - | $1 \mathrm{tcYc}(2)$ | ns |
| tBuF | SDA input bus-free time |  | $5 \mathrm{tcYC}{ }^{(2)}$ | - | - | ns |
| tStah | Start condition input hold time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tstas | Retransmit start condition input setup time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSTOP | Stop condition input setup time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tSDAS | Data input setup time |  | $1 \mathrm{tcyc}+20^{(2)}$ | - | - | ns |
| tSDAH | Data input hold time |  | 0 | - | - | ns |

NOTES:

1. $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}$ at $\mathrm{Topr}=-40$ to $85^{\circ} \mathrm{C}$ (J version) / -40 to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.
2. $1 \mathrm{tc} \mathrm{YC}=1 / \mathrm{f} 1$ (s)


NOTES:

1. Start condition
2. Stop condition
3. Retransmit start condition

Figure 5.26 I/O Timing of ${ }^{2} \mathrm{C}$ bus Interface

Table 5.47 Electrical Characteristics (1) [Vcc = 5 V$]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Except XOUT |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ |  | Vcc-2.0 | - | Vcc | V |
|  |  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ |  | Vcc-0.3 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-500 \mu \mathrm{~A}$ | Vcc-2.0 | - | Vcc | V |
| VoL | Output "L" voltage | Except XOUT | $\mathrm{IOL}=5 \mathrm{~mA}$ |  | - | - | 2.0 | V |
|  |  |  | IOL $=200 \mu \mathrm{~A}$ |  | - | - | 0.45 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity LOW | IOL $=500 \mu \mathrm{~A}$ | - | - | 2.0 | V |
| $\mathrm{V}_{\mathrm{T}+-} \mathrm{V}_{\mathrm{T}}$ | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$, <br> $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, <br> TRAIO, RXD0, RXD1, <br> CLK0, CLK1, <br> SSI, SCL, SDA, SSO |  |  | 0.1 | 0.5 | - | V |
|  |  | RESET |  |  | 0.1 | 1.0 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5 \mathrm{~V}$ |  | 30 | 50 | 167 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 1.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 2.0 | - | - | V |

NOTE:

1. Vcc $=4.2$ to 5.5 V at $\operatorname{Topr}=-40$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40$ to $125^{\circ} \mathrm{C}$ ( K version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.48 Electrical Characteristics (2) [Vcc = 5 V]
(Topr $=\mathbf{- 4 0}$ to $85^{\circ} \mathrm{C}$ (J version) / -40 to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Icc | Power supply current (Vcc $=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\begin{aligned} & \text { XIN }=20 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 10 | 17 | mA |
|  |  |  | $\begin{aligned} & \text { XIN }=16 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 9 | 15 | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 6 | - | mA |
|  |  |  | XIN $=20 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 5 | - | mA |
|  |  |  | $\mathrm{XIN}=16 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 4 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=20 \mathrm{MHz}$ (J version) <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> No division | - | 10 | 15 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on $\mathrm{fOCO}=20 \mathrm{MHz}$ (J version) Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 4 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5.5 | 10 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2.5 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation $\text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0$ <br> VCA20 = 1 | - | 25 | 75 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 = 1 | - | 23 | 60 | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | - | 0.8 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 = VCA26 = VCA25 }=0$ | - | 1.2 | - | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=125^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 4.0 | - | $\mu \mathrm{A}$ |

## Timing Requirements

(Unless Otherwise Specified: Vcc $=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ ) [Vcc $=5 \mathrm{~V}$ ]
Table 5.49 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 50 | - | ns |
| tWH(XIN) | XIN input "H" width | 25 | - | ns |
| tWL(XIN) | XIN input "L" width | 25 | - | ns |



Figure 5.27 XIN Input Timing Diagram when Vcc = 5 V

Table 5.50 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns |
| twH(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.51 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | 100 | - | ns |
| tw(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.52 External Interrupt $\overline{\operatorname{NTi}}(\mathbf{i}=0,1,3)$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width }}$ | 250(1) | - | ns |
| tw(INL) | INTi input "L" width | 250(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.30 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc $=5 \mathrm{~V}$

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Except XOUT |  |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | Vcc -0.5 | - | Vcc | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | Vcc - 0.5 | - | Vcc | V |
| VoL | Output "L" voltage | Except XOUT | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
|  |  | XOUT | Drive capacity HIGH | $\mathrm{IOL}=0.1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity LOW | $\mathrm{IOL}=50 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{T}+-\mathrm{V}} \mathrm{V}_{-}$ | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, TRAIO, RXD0, RXD1, CLK0,CLK1, SSI, SCL, SDA, SSO |  |  | 0.1 | 0.3 | - | V |
|  |  | $\overline{\text { RESET }}$ |  |  | 0.1 | 0.4 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=3 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3 \mathrm{~V}$ |  | 66 | 160 | 500 | k $\Omega$ |
| RfxIn | Feedback resistance | XIN |  |  | - | 3.0 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 2.0 | - | - | V |

NOTE:

1. Vcc $=2.7$ to 3.3 V at $\operatorname{Topr}=-40$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40$ to $125^{\circ} \mathrm{C}$ ( K version), $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.54 Electrical Characteristics (4) [Vcc = 3 V]
(Topr $=-40$ to $85^{\circ} \mathrm{C}$ (J version) / -40 to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current ( $\mathrm{Vcc}=2.7$ to 3.3 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> No division | - | 6 | - | mA |
|  |  |  | $\mathrm{XIN}=10 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 2 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 5 | 9 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on $\mathrm{fOCO}=10 \mathrm{MHz}$ <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-8 | - | 2 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR47 = 1 | - | 130 | 300 | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock operation $\begin{aligned} & \text { VCA27 }=\text { VCA26 }=\text { VCA25 }=0 \\ & \text { VCA20 }=1 \end{aligned}$ | - | 25 | 70 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ VCA20 $=1$ | - | 23 | 55 | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 0.7 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 1.1 | - | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=125^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 3.8 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=3 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Topr}=25^{\circ} \mathrm{C}$ ) [Vcc =3V]
Table 5.55 XIN Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XIN) | XIN input cycle time | 100 | - | ns |
| twh(XIN) | XIN input "H" width | 40 | - | ns |
| tWL(XIN) | XIN input "L" width | 40 | - | ns |



Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

Table 5.56 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 300 | - | ns |
| twH(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.57 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | 150 | - | ns |
| tw(CKL) | CLKi Input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 5.33 Serial Interface Timing Diagram when Vcc = 3 V

Table $5.58 \quad$ External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, 3)$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | INTi input "H" width | 380(1) | - | ns |
| tW(INL) | INTi input "L" width | 380(2) | - | ns |

NOTES:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{NTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.34 External Interrupt $\overline{\mathrm{INTi}}$ Input Timing Diagram when Vcc $=3 \mathrm{~V}$

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

| EITA Package Code |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P-LQFP32-7x7-0.80 | QP0032GB | 32P6U- | 0.2g |  |  |  |  |  |  |
| Terminal cross section <br> NOTE) <br> 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. <br> 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

## REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.10 | Nov 14, 2005 |  | First edition issued |
| 0.20 | Feb 06, 2006 | 2, 3 <br> 9 <br> 18 <br> 19 <br> 22 to 45 | Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group; <br> Minimum instruction execution time and Supply voltage revised <br> Table 1.6 Pin Name Information by Pin Number; <br> "XOUT" $\rightarrow$ "XOUT/XCOUT" and "XIN" $\rightarrow$ "XIN/XCIN" revised <br> Table 4.4 SFR Information (4); <br> 00FEh: "DRR" $\rightarrow$ "P1DRR" revised <br> Table 4.5 SFR Information (5); <br> -0119h: "Timer RE Minute Data Register / Compare Register" $\rightarrow$ <br> "Timer RE Minute Data Register / Compare Data Register" <br> -011Ah: "Timer RE Time Data Register" $\rightarrow$ <br> "Timer RE Hour Data Register" <br> -011Bh: "Timer RE Day Data Register" $\rightarrow$ <br> "Timer RE Day of Week Data Register" revised <br> 5. Electrical Characteristics added |
| 1.00 | Nov 08, 2006 | All pages <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 <br> 9 <br> 15 <br> 18 <br> 22 <br> 23 <br> 24 <br> 25 <br> 26 | "Preliminary" deleted <br> Table 1.1 revised <br> Table 1.2 revised <br> Figure 1.1 revised <br> Table 1.3 revised <br> Table 1.4 revised <br> Figure 1.4 revised <br> Table 1.6 revised <br> Table 4.1; <br> -001Ch: "00h" $\rightarrow$ "00h, 10000000b" revised <br> - 000Fh: "000XXXXXb" $\rightarrow$ "00X11111b" revised <br> - 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added <br> - 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added <br> - 0032h: "00h, 01000000b" $\rightarrow$ "00h, 00100000b" revised <br> - 0038h: "00001000b, 01001001b" $\rightarrow$ "0000X000b, 0100X001b" revised <br> - NOTE3 and 4 revised; NOTE6 added <br> Table 4.4; <br> - 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" $\rightarrow$ "00h" revised <br> - 00FDh: "XX00000000b" $\rightarrow$ "00h" revised <br> Table 5.2 revised <br> Figure 5.1 title revised <br> Table 5.4 revised <br> Table 5.5 revised <br> Figure 5.2 title revised and Table 5.7 NOTE4 added |


| REVISION HISTORY | R8C/26 Group, R8C/27 Group Datasheet |
| :--- | :--- |

\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Rev.} \& \multirow[b]{2}{*}{Date} \& \multicolumn{2}{|r|}{Description} \\
\hline \& \& Page \& Summary \\
\hline 1.00 \& Nov 08, 2006 \& \[
\begin{aligned}
\& 27 \\
\& 28 \\
\& 34 \\
\& 35 \\
\& 36 \\
\& 39 \\
\& 40 \\
\& 44 \\
\& 47
\end{aligned}
\] \& \begin{tabular}{l}
Table 5.9, Figure 5.3 revised and Table 5.10 deleted \\
Table 5.10, Table 5.11 revised \\
Table 5.15 revised \\
Table 5.16 revised \\
Table 5.17 revised \\
Table 5.22 revised \\
Table 5.23 revised \\
Table 5.29 revised \\
Package Dimensions; "Diagrams showing the latest...website." added
\end{tabular} \\
\hline 1.10 \& Nov 29, 2006 \& All pages
1
2
3
4
5
6
7
8
9
13
14
15
16

19
28

48 to 66 \& | "J, K version" added |
| :--- |
| 1 " $J$ and K versions are under development...notice." added 1.1 revised |
| Table 1.1 revised |
| Table 1.2 revised |
| Figure 1.1 NOTE3 added |
| Table 1.3, Figure 1.2 revised |
| Table 1.4, Figure 1.3 revised |
| Figure 1.4 NOTE3 added |
| Table 1.5 revised |
| Table 1.6 NOTE2 added |
| Figure 3.1 revised |
| Figure 3.2 revised |
| Table 4.1; "0000h to 003Fh" $\rightarrow$ "0000h to 002Fh" revised |
| - NOTE3 added |
| Table 4.2; "0040h to 007Fh" $\rightarrow$ "0030h to 007Fh" revised |
| - 0032h, 0036h: "After reset" is revised |
| - 0038h: NOTE revised |
| - NOTES 2, 5, 6 revised and NOTE 7, 8 added |
| Table 4.5 NOTE2 added |
| Table 5.10 revised |
| 5.2 J, K Version added | <br>

\hline 1.20 \& Jan 17, 2007 \& 18 \& Table 4.4 NOTE2 added <br>

\hline 1.30 \& May 25, 2007 \& \[
$$
\begin{gathered}
\hline 2 \\
3 \\
5 \\
6 \\
7 \\
7 \\
8 \\
9 \\
\hline
\end{gathered}
$$

\] \& | Table 1.1 revised |
| :--- |
| Table 1.2 revised |
| Table 1.3 revised |
| Figure 1.2 revised |
| Table 1.4 revised |
| Figure 1.3 revised |
| Figure 1.4 NOTE4 added |
| Figure 3.1 part number revised | <br>

\hline
\end{tabular}

| REVISION HISTORY | R8C/26 Group, R8C/27 Group Datasheet |
| :--- | :--- |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 1.30 | May 25, 2007 | $\begin{aligned} & 16 \\ & 30 \\ & 53 \\ & 55 \end{aligned}$ | Figure 3.2 part number revised <br> Table 5.10 revised <br> Table 5.39 NOTE4 added <br> Table 5.42 revised |
| 1.40a | Jun 14, 2007 | 5, 7 | Table 1.3 and Table 1.4 revised |
| 2.00 | Mar 01, 2008 | $\begin{gathered} 1,49 \\ 5,7 \\ 11 \\ 15,16 \\ 17 \\ 18 \\ 24,49 \\ 30 \end{gathered}$ | 1.1, 5.2 "J and K versions are ..." deleted <br> Table 1.3, Table 1.4 revised <br> Table 1.6 NOTE3 added <br> Figure 3.1, Figure 3.2; "Expanded area" deleted <br> Table 4.1 "002Ch" added <br> Table 4.2 "0036h"; J, K version "0100X000b" $\rightarrow$ "0100X001b" <br> Table 5.2, Table 5.35; NOTE2 revised <br> Table 5.10 revised, NOTE4 added |
| 2.10 | Sep 26, 2008 | 26, 51 <br> 27, 52 <br> 53 <br> 54 | "RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E <br> Table 5.4, Table 5.37 NOTE2, NOTE4 revised <br> Table 5.5, Table 5.38 NOTE2, NOTE5 revised <br> Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added <br> Table 5.40 revised <br> Table 5.41 revised <br> Figure 5.22 revised |
|  |  |  |  |

All trademarks and registered trademarks are the property of their respective owners.

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2--6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property warranties or representations with respect to the accuracy or completeness of the information contained
rights or any other rights of Renesas or any third party with respect to the information in this document.
Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples
You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this俍 disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
2. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
3. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particula application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
4. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shal have no liability for damages arising out of the uses set forth above.
5. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life

解 damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage luation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas

Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

## Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 16-bit Microcontrollers - MCU category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
MB90F036APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1
MB90F462APFM-GE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1
MB96F346RSBPMC-GS-N2E2 MB96F683RBPMC-GSAE1 R5F11BGEAFB\#30 DF3026XBL25V S912ZVFP64F1VLL
R4F24268NVRFQV R5F107DEGSP\#X0 R5F11B7EANA\#U0 R5F21172DSP\#U0 M30622F8PGP\#U3C MB90092PF-G-BNDE1
MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F346RSAPQCR-GS-N2E2 MB96F387RSBPMC-GSE2

MB96F387RSBPMC-GS-N2E2 MB96F395RSAPMC-GSE2 MB96F623RBPMC1-GSE1 MB96F646RBPMC-GSE1
XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1
MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP\#U3A DF2239FA20IV HD64F3672FPV R5F104AEASP\#V0
R5F100BCANA\#U0 R5F100BFANA\#U0 S9S12H256J2VFVER R5F100ACASP\#V0


[^0]:    X: Undefined
    NOTES:

    1. The blank regions are reserved. Do not access locations in these regions.
    2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.
