## 1. Overview

### 1.1 Features

The R8C/33C Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.
Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.
Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.
The R8C/33C Group has data flash ( $1 \mathrm{~KB} \times 4$ blocks) with the background operation (BGO) function.

### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

### 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33C Group.
Table 1.1 Specifications for R8C/33C Group (1)

| Item | Function | Specification |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: $\begin{aligned} & 50 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}, \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 200 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}, \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, Data flash | Refer to Table 1.3 Product List for R8C/33C Group. |
| Power Supply Voltage Detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) |
| 1/O Ports | Programmable I/O ports | - Input-only: 1 pin <br> - CMOS I/O ports: 27, selectable pull-up resistor <br> - High current drive ports: 27 |
| Clock | Clock generation circuits | 4 circuits: XIN clock oscillation circuit, <br> XCIN clock oscillation circuit ( 32 kHz ), <br> High-speed on-chip oscillator (with frequency adjustment function), <br> Low-speed on-chip oscillator <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 <br> - Low power consumption modes: <br> Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
|  |  | Real-time clock (timer RE) |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External Interrupt: 7 (INT $\times 3$, Key input $\times 4$ ) <br> - Priority levels: 7 levels |
| Watchdog Timer |  | - 14 bits $\times 1$ (with prescaler) <br> - Reset start selectable <br> - Low-speed on-chip oscillator for watchdog timer selectable |
| DTC (Data Transfer Controller) |  | - 1 channel <br> - Activation sources: 23 <br> - Transfer modes: 2 (normal mode, repeat mode) |
| Timer | Timer RA | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timer RB | 8 bits $\times 1$ (with 8 -bit prescaler) <br> Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode |
|  | Timer RC | 16 bits $\times 1$ (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |
|  | Timer RE | 8 bits $\times 1$ <br> Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode |

Table 1.2 Specifications for R8C/33C Group (2)

| Item | Function | Specification |
| :---: | :---: | :---: |
| Serial Interface | UART0, UART1 | Clock synchronous serial I/O/UART $\times 2$ channel |
|  | UART2 | Clock synchronous serial I/O/UART, I²C mode (I2C-bus), multiprocessor communication function |
| Synchronous Serial Communication Unit (SSU) |  | 1 (shared with $\mathrm{I}^{2} \mathrm{C}$-bus) |
| $\mathrm{I}^{2} \mathrm{C}$ bus |  | 1 (shared with SSU) |
| LIN Module |  | Hardware LIN: 1 (timer RA, UART0) |
| A/D Converter |  | 10-bit resolution $\times 12$ channels, includes sample and hold function, with sweep mode |
| D/A Converter |  | 8-bit resolution $\times 2$ circuits |
| Comparator B |  | 2 circuits |
| Flash Memory |  | - Programming and erasure voltage: VCC $=2.7$ to 5.5 V <br> - Programming and erasure endurance: 10,000 times (data flash) <br> 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function <br> - Background operation (BGO) function |
| Operating Frequency/Supply Voltage |  | $\begin{aligned} & f(\mathrm{XIN})=20 \mathrm{MHz}(\mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & \mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}(\mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ |
| Current Consumption |  | Typ. $6.5 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz})$ Typ. $3.5 \mathrm{~mA}(\mathrm{VCC}=3.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ <br> Typ. $3.5 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, wait mode $(\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}))$ <br> Typ. $2.0 \mu \mathrm{~A}(\mathrm{VCC}=3.0 \mathrm{~V}$, stop mode) |
| Operating Ambient Temperature |  | $\begin{array}{\|l\|} \hline-20 \text { to } 85^{\circ} \mathrm{C} \text { (N version) } \\ -40 \text { to } 85^{\circ} \mathrm{C} \text { (D version) } \\ \hline \end{array}$ |
| Package |  | 32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A) |

Note:

1. Specify the $D$ version if $D$ version functions are to be used.

### 1.2 Product List

Table 1.3 lists Product List for R8C/33C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33C Group.

Table 1.3 Product List for R8C/33C Group
Current of Aug 2010

| Part No. | ROM Capacity |  | RAM <br> Capacity | Package Type | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Program ROM | Data flash |  |  |  |
| R5F21331CNFP | 4 Kbytes | 1 Kbyte $\times 4$ | 512 bytes | PLQP0032GB-A | N version |
| R5F21332CNFP | 8 Kbytes | 1 Kbyte $\times 4$ | 1 Kbyte | PLQP0032GB-A |  |
| R5F21334CNFP | 16 Kbytes | 1 Kbyte $\times 4$ | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F21335CNFP | 24 Kbytes | 1 Kbyte $\times 4$ | 2 Kbytes | PLQP0032GB-A |  |
| R5F21336CNFP | 32 Kbytes | 1 Kbyte $\times 4$ | 2.5 Kbytes | PLQP0032GB-A |  |
| R5F21331CDFP | 4 Kbytes | 1 Kbyte $\times 4$ | 512 bytes | PLQP0032GB-A | D version |
| R5F21332CDFP | 8 Kbytes | 1 Kbyte $\times 4$ | 1 Kbyte | PLQP0032GB-A |  |
| R5F21334CDFP | 16 Kbytes | 1 Kbyte $\times 4$ | 1.5 Kbytes | PLQP0032GB-A |  |
| R5F21335CDFP | 24 Kbytes | 1 Kbyte $\times 4$ | 2 Kbytes | PLQP0032GB-A |  |
| R5F21336CDFP | 32 Kbytes | 1 Kbyte $\times 4$ | 2.5 Kbytes | PLQP0032GB-A |  |

Part No.

```
R5 F 21 336 CN FP
    Package type:
        FP: PLQP0032GB-A (0.8 mm pin-pitch, }7\textrm{mm}\mathrm{ square body)
                        Classification
                            N: Operating ambient temperature - 20 % ' to }8\mp@subsup{5}{}{\circ}\textrm{C
                            D: Operating ambient temperature }-4\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to }8\mp@subsup{5}{}{\circ}\textrm{C
                        ROM capacity
                            1:4 KB
                                2:8 KB
                                4:16 KB
                                5: 24 KB
                                6:32 KB
R8C/3x Series
Memory type
F: Flash memory
Renesas MCU
Renesas semiconductor
```

Figure 1.1 Part Number, Memory Size, and Package of R8C/33C Group

### 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.


Figure 1.2 Block Diagram

### 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outline the Pin Name Information by Pin Number.


Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

|  | Control Pin | Port | I/O Pin Functions for Peripheral Modules |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number |  |  | Interrupt | Timer | Serial Interface | SSU | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C} \\ & \text { bus } \end{aligned}$ | A/D Converter, D/A Converter, Comparator B |
| 1 |  | P4_2 |  |  |  |  |  | VREF |
| 2 | MODE |  |  |  |  |  |  |  |
| 3 | RESET |  |  |  |  |  |  |  |
| 4 | XOUT(/XCOUT) | P4_7 |  |  |  |  |  |  |
| 5 | VSS/AVSS |  |  |  |  |  |  |  |
| 6 | XIN(/XCIN) | P4_6 |  |  |  |  |  |  |
| 7 | VCC/AVCC |  |  |  |  |  |  |  |
| 8 |  | P3_7 |  | TRAO | $\begin{aligned} & \hline \text { (RXD2/SCL2/ } \\ & \text { TXD2/SDA2) } \end{aligned}$ | SSO | SDA |  |
| 9 |  | P3_5 |  | (TRCIOD) | (CLK2) | SSCK | SCL |  |
| 10 |  | P3_4 |  | (TRCIOC) | $\begin{aligned} & \hline \text { (RXD2/SCL2/ } \\ & \text { TXD2/SDA2) } \end{aligned}$ | SSI |  | IVREF3 |
| 11 |  | P3_3 | $\overline{\text { INT3 }}$ | (TRCCLK) | ( $\overline{\mathrm{CTS} 2} / \overline{\mathrm{RTS} 2})$ | $\overline{\text { SCS }}$ |  | IVCMP3 |
| 12 |  | P2_2 |  | (TRCIOD) |  |  |  |  |
| 13 |  | P2_1 |  | (TRCIOC) |  |  |  |  |
| 14 |  | P2_0 | (INT1) | (TRCIOB) |  |  |  |  |
| 15 |  | P3_1 |  | (TRBO) |  |  |  |  |
| 16 |  | P4_5 | $\overline{\text { INTO }}$ |  | (RXD2/SCL2) |  |  | $\overline{\text { ADTRG }}$ |
| 17 |  | P1_7 | $\overline{\text { INT1 }}$ | (TRAIO) |  |  |  | IVCMP1 |
| 18 |  | P1_6 |  |  | (CLK0) |  |  | IVREF1 |
| 19 |  | P1_5 | (İNT1) | (TRAIO) | (RXD0) |  |  |  |
| 20 |  | P1_4 |  | (TRCCLK) | (TXD0) |  |  |  |
| 21 |  | P1_3 | $\overline{\mathrm{KI} 3}$ | TRBO (/TRCIOC) |  |  |  | AN11 |
| 22 |  | P1_2 | $\overline{\mathrm{KI} 2}$ | (TRCIOB) |  |  |  | AN10 |
| 23 |  | P1_1 | $\overline{\mathrm{KI} 1}$ | $\begin{aligned} & \text { (TRCIOA/ } \\ & \text { TRCTRG) } \end{aligned}$ |  |  |  | AN9 |
| 24 |  | P1_0 | $\overline{\mathrm{KIO}}$ | (TRCIOD) |  |  |  | AN8 |
| 25 |  | P0_7 |  | (TRCIOC) |  |  |  | ANO/DA1 |
| 26 |  | P0_6 |  | (TRCIOD) |  |  |  | AN1/DA0 |
| 27 |  | P0_5 |  | (TRCIOB) |  |  |  | AN2 |
| 28 |  | P0_4 |  | TREO (/TRCIOB) |  |  |  | AN3 |
| 29 |  | P0_3 |  | (TRCIOB) | (CLK1) |  |  | AN4 |
| 30 |  | P0_2 |  | $\begin{aligned} & \text { (TRCIOA/ } \\ & \text { TRCTRG) } \end{aligned}$ | (RXD1) |  |  | AN5 |
| 31 |  | P0_1 |  | $\begin{aligned} & \hline \text { (TRCIOA/ } \\ & \text { TRCTRG) } \end{aligned}$ | (TXD1) |  |  | AN6 |
| 32 |  | P0_0 |  | $\begin{aligned} & \text { (TRCIOA/ } \\ & \text { TRCTRG) } \end{aligned}$ |  |  |  | AN7 |

Note:

1. Can be assigned to the pin in parentheses by a program.

### 1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.
Table 1.5 Pin Functions (1)

| Item | Pin Name | I/O Type | Description |
| :---: | :---: | :---: | :---: |
| Power supply input | VCC, VSS | - | Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | - | Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. |
| Reset input | $\overline{\text { RESET }}$ | I | Input "L" on this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to VCC via a resistor. |
| XIN clock input | XIN | 1 | These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open. |
| XIN clock output | XOUT | I/O |  |
| XCIN clock input | XCIN | 1 | These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins (1). To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. |
| XCIN clock output | XCOUT | 0 |  |
| $\overline{\mathrm{INT}}$ interrupt input | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$ | I | $\overline{\mathrm{INT}}$ interrupt input pins. $\overline{\mathrm{NTO}}$ is timer RB, and RC input pin. |
| Key input interrupt | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI} 3}$ | I | Key input interrupt input pins |
| Timer RA | TRAIO | I/O | Timer RA I/O pin |
|  | TRAO | 0 | Timer RA output pin |
| Timer RB | TRBO | 0 | Timer RB output pin |
| Timer RC | TRCCLK | I | External clock input pin |
|  | TRCTRG | I | External trigger input pin |
|  | TRCIOA, TRCIOB, TRCIOC, TRCIOD | I/O | Timer RC I/O pins |
| Timer RE | TREO | 0 | Divided clock output pin |
| Serial interface | CLK0, CLK1, CLK2 | 1/O | Transfer clock I/O pins |
|  | RXD0, RXD1, RXD2 | I | Serial data input pins |
|  | TXD0, TXD1, TXD2 | 0 | Serial data output pins |
|  | $\overline{\text { CTS2 }}$ | 1 | Transmission control input pin |
|  | $\overline{\text { RTS2 }}$ | 0 | Reception control output pin |
|  | SCL2 | 1/O | $1^{2} \mathrm{C}$ mode clock I/O pin |
|  | SDA2 | I/O | ${ }^{2} \mathrm{C}$ mode data I/O pin |
| ${ }^{2} \mathrm{C}$ bus | SCL | I/O | Clock I/O pin |
|  | SDA | I/O | Data I/O pin |
| SSU | SSI | I/O | Data I/O pin |
|  | $\overline{\text { SCS }}$ | I/O | Chip-select signal I/O pin |
|  | SSCK | I/O | Clock I/O pin |
|  | SSO | I/O | Data I/O pin |

I: Input O: Output I/O: Input and output
Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.6 Pin Functions (2)

| Item | Pin Name | I/O Type | Description |
| :--- | :--- | :---: | :--- |
| Reference voltage <br> input | VREF | I | Reference voltage input pin to A/D converter and D/A <br> converter |
|  | AN0 to AN11 | I | Analog input pins to A/D converter |
|  | $\overline{\text { ADTRG }}$ | I | A/D external trigger input pin |
| D/A converter | DA0, DA1 | O | D/A converter output pins |
| Comparator B | IVCMP1, IVCMP3 | I | Comparator B analog voltage input pins |
|  | IVREF1, IVREF3 | I | Comparator B reference voltage input pins |
| I/O port | P0_0 to P0_7, <br> P1_0 to P1_7, <br> P2_0 to P2_2, <br> P3_1, <br> P3_3 to P3_5, <br> P3_7, <br> P4_5 to P4_7 | I/O | CMOS I/O ports. Each port has an I/O select direction <br> register, allowing each pin in the port to be directed for input <br> or output individually. <br> Any port set to input can be set to use a pull-up resistor or not <br> by a program. <br> All ports can be used as LED drive ports. |
| Input port | P4_2 |  | I |

I: Input O: Output I/O: Input and output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



The 4 high order bits of INTB are INTBH and the 16 low order bits of INTB are INTBL.


| USP | User stack pointer <br> ISP <br> Interrupt stack pointer |
| :---: | :--- |
| SB | Static base register |



Note:

1. These registers comprise a register bank. There are two register banks.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits $(\mathrm{R} 0 \mathrm{H})$ and low-order bits $(\mathrm{R} 0 \mathrm{~L})$ to be used separately as 8 -bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0 ; otherwise to 0 .

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0 .

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the $B$ flag is 0 . Register bank 1 is selected when this flag is set to 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.
Interrupts are disabled when the I flag is set to 0 , and are enabled when the I flag is set to 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0 ; USP is selected when the U flag is set to 1 .
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0 . When read, the content is undefined.

## 3. Memory

### 3.1 R8C/33C Group

Figure 3.1 is a Memory Map of R8C/33C Group. The R8C/33C Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0 FFFFh. For example, a 32 -Kbyte internal ROM area is allocated addresses 08000 h to 0 FFFFh.
The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.
The internal ROM (data flash) is allocated addresses 03000 h to 03 FFFh .
The internal RAM is allocated higher addresses, beginning with address 00400 h . For example, a 2.5 -Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated addresses 00000 h to 002 FFh and 02 C 00 h to 02 FFFh . Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.


Figure 3.1 Memory Map of R8C/33C Group

## 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 00101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | Module Standby Control Register | MSTCR | 00h |
| 0009h | System Clock Control Register 3 | CM3 | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Reset Source Determination Register | RSTFR | $0 \mathrm{XXXXXXXb}{ }^{(2)}$ |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | XXh |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDTC | 00111111b |
| 0010h |  |  |  |
| 0011h |  |  |  |
| 0012h |  |  |  |
| 0013h |  |  |  |
| 0014h |  |  |  |
| 0015h | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When shipping |
| 0016h |  |  |  |
| 0017h |  |  |  |
| 0018h |  |  |  |
| 0019h |  |  |  |
| 001Ah |  |  |  |
| 001Bh |  |  |  |
| 001Ch | Count Source Protection Mode Register | CSPR | $\begin{aligned} & \hline 00 \mathrm{~h} \\ & 10000000 \mathrm{~b} \text { (3) } \end{aligned}$ |
| 001Dh |  |  |  |
| 001Eh |  |  |  |
| 001Fh |  |  |  |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h |  |  |  |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | On-Chip Reference Voltage Control Register | OCVREFCR | 00h |
| 0027h |  |  |  |
| 0028h | Clock Prescaler Reset Flag | CPSRF | 00h |
| 0029h | High-Speed On-Chip Oscillator Control Register 4 | FRA4 | When Shipping |
| 002Ah | High-Speed On-Chip Oscillator Control Register 5 | FRA5 | When Shipping |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch |  |  |  |
| 002Dh |  |  |  |
| 002Eh |  |  |  |
| 002Fh | High-Speed On-Chip Oscillator Control Register 3 | FRA3 | When shipping |
| 0030h | Voltage Monitor Circuit Control Register | CMPA | 00h |
| 0031h | Voltage Monitor Circuit Edge Select Register | VCAC | 00h |
| 0032h |  |  |  |
| 0033h | Voltage Detect Register 1 | VCA1 | 00001000b |
| 0034h | Voltage Detect Register 2 | VCA2 | $\begin{aligned} & \text { 00h (4) } \\ & 00100000 \mathrm{~b} \end{aligned}$ |
| 0035h |  |  |  |
| 0036h | Voltage Detection 1 Level Select Register | VD1LS | 00000111b |
| 0037h |  |  |  |
| 0038h | Voltage Monitor 0 Circuit Control Register | VWOC | $\begin{aligned} & \hline 1100 \times 010 b^{(4)} \\ & 1100 \times 011 \mathrm{~b} \text { (5) } \end{aligned}$ |
| 0039h | Voltage Monitor 1 Circuit Control Register | VW1C | 10001010b |

X: Undefined
Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
3. The CSPROINI bit in the OFS register is set to 0 .
4. The LVDAS bit in the OFS register is set to 1 .
5. The LVDAS bit in the OFS register is set to 0 .

Table 4.2 SFR Information (2) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 003Ah | Voltage Monitor 2 Circuit Control Register | VW2C | 10000010b |
| 003Bh |  |  |  |
| 003Ch |  |  |  |
| 003Dh |  |  |  |
| 003Eh |  |  |  |
| 003Fh |  |  |  |
| 0040h |  |  |  |
| 0041h | Flash Memory Ready Interrupt Control Register | FMRDYIC | XXXXX000b |
| 0042h |  |  |  |
| 0043h |  |  |  |
| 0044h |  |  |  |
| 0045h |  |  |  |
| 0046h |  |  |  |
| 0047h | Timer RC Interrupt Control Register | TRCIC | XXXXX000b |
| 0048h |  |  |  |
| 0049h |  |  |  |
| 004Ah | Timer RE Interrupt Control Register | TREIC | XXXXX000b |
| 004Bh | UART2 Transmit Interrupt Control Register | S2TIC | XXXXX000b |
| 004Ch | UART2 Receive Interrupt Control Register | S2RIC | XXXXX000b |
| 004Dh | Key Input Interrupt Control Register | KUPIC | XXXXX000b |
| 004Eh | A/D Conversion Interrupt Control Register | ADIC | XXXXX000b |
| 004Fh | SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) | SSUIC / IICIC | XXXXX000b |
| 0050h |  |  |  |
| 0051h | UART0 Transmit Interrupt Control Register | SOTIC | XXXXX000b |
| 0052h | UART0 Receive Interrupt Control Register | SORIC | XXXXX000b |
| 0053h | UART1 Transmit Interrupt Control Register | S1TIC | XXXXX000b |
| 0054h | UART1 Receive Interrupt Control Register | S1RIC | XXXXX000b |
| 0055h |  |  |  |
| 0056h | Timer RA Interrupt Control Register | TRAIC | XXXXX000b |
| 0057h |  |  |  |
| 0058h | Timer RB Interrupt Control Register | TRBIC | XXXXX000b |
| 0059h | INT1 Interrupt Control Register | INT1IC | XX00X000b |
| 005Ah | INT3 Interrupt Control Register | INT3IC | XX00X000b |
| 005Bh |  |  |  |
| 005Ch |  |  |  |
| 005Dh | INT0 Interrupt Control Register | INTOIC | XX00X000b |
| 005Eh | UART2 Bus Collision Detection Interrupt Control Register | U2BCNIC | XXXXX000b |
| 005Fh |  |  |  |
| 0060h |  |  |  |
| 0061h |  |  |  |
| 0062h |  |  |  |
| 0063h |  |  |  |
| 0064h |  |  |  |
| 0065h |  |  |  |
| 0066h |  |  |  |
| 0067h |  |  |  |
| 0068h |  |  |  |
| 0069h |  |  |  |
| 006Ah |  |  |  |
| 006Bh |  |  |  |
| 006Ch |  |  |  |
| 006Dh |  |  |  |
| 006Eh |  |  |  |
| 006Fh |  |  |  |
| 0070h |  |  |  |
| 0071h |  |  |  |
| 0072h | Voltage Monitor 1 Interrupt Control Register | VCMP1IC | XXXXX000b |
| 0073h | Voltage Monitor 2 Interrupt Control Register | VCMP2IC | XXXXX000b |
| 0074h |  |  |  |
| 0075h |  |  |  |
| 0076h |  |  |  |
| 0077h |  |  |  |
| 0078h |  |  |  |
| 0079h |  |  |  |
| 007Ah |  |  |  |
| 007Bh |  |  |  |
| 007Ch |  |  |  |
| 007Dh |  |  |  |
| 007Eh |  |  |  |
| 007Fh |  |  |  |

X: Undefined
Notes:
The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.3 SFR Information (3) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0080h | DTC Activation Control Register | DTCTL | 00h |
| 0081h |  |  |  |
| 0082h |  |  |  |
| 0083h |  |  |  |
| 0084h |  |  |  |
| 0085h |  |  |  |
| 0086h |  |  |  |
| 0087h |  |  |  |
| 0088h | DTC Activation Enable Register 0 | DTCEN0 | 00h |
| 0089h | DTC Activation Enable Register 1 | DTCEN1 | 00h |
| 008Ah | DTC Activation Enable Register 2 | DTCEN2 | 00h |
| 008Bh | DTC Activation Enable Register 3 | DTCEN3 | 00h |
| 008Ch |  |  |  |
| 008Dh | DTC Activation Enable Register 5 | DTCEN5 | 00h |
| 008Eh | DTC Activation Enable Register 6 | DTCEN6 | 00h |
| 008Fh |  |  |  |
| 0090h |  |  |  |
| 0091h |  |  |  |
| 0092h |  |  |  |
| 0093h |  |  |  |
| 0094h |  |  |  |
| 0095h |  |  |  |
| 0096h |  |  |  |
| 0097h |  |  |  |
| 0098h |  |  |  |
| 0099h |  |  |  |
| 009Ah |  |  |  |
| 009Bh |  |  |  |
| 009Ch |  |  |  |
| 009Dh |  |  |  |
| 009Eh |  |  |  |
| 009Fh |  |  |  |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UARTO Transmit Buffer Register | UOTB | XXh |
| 00A3h |  |  | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h |  |  | XXh |
| 00A8h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 00A9h | UART2 Bit Rate Register | U2BRG | XXh |
| 00AAh | UART2 Transmit Buffer Register | U2TB | XXh |
| 00ABh |  |  | XXh |
| 00ACh | UART2 Transmit/Receive Control Register 0 | U2C0 | 00001000b |
| 00ADh | UART2 Transmit/Receive Control Register 1 | U2C1 | 00000010b |
| 00AEh | UART2 Receive Buffer Register | U2RB | XXh |
| 00AFh |  |  | XXh |
| 00B0h | UART2 Digital Filter Function Select Register | URXDF | 00h |
| 00B1h |  |  |  |
| 00B2h |  |  |  |
| 00B3h |  |  |  |
| 00B4h |  |  |  |
| 00B5h |  |  |  |
| 00B6h |  |  |  |
| 00B7h |  |  |  |
| 00B8h |  |  |  |
| 00B9h |  |  |  |
| 00BAh |  |  |  |
| 00BBh | UART2 Special Mode Register 5 | U2SMR5 | 00h |
| 00BCh | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 00BDh | UART2 Special Mode Register 3 | U2SMR3 | 000X0X0Xb |
| 00BEh | UART2 Special Mode Register 2 | U2SMR2 | X0000000b |
| 00BFh | UART2 Special Mode Register | U2SMR | X0000000b |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.4 SFR Information (4) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 00C0h | A/D Register 0 | AD0 | XXXh |
| 00C1h |  |  | 000000XXb |
| 00C2h | A/D Register 1 | AD1 | XXh |
| 00C3h |  |  | 000000XXb |
| 00C4h | A/D Register 2 | AD2 | XXh |
| 00C5h |  |  | 000000XXb |
| 00C6h | A/D Register 3 | AD3 | XXh |
| 00C7h |  |  | 000000XXb |
| 00C8h | A/D Register 4 | AD4 | XXh |
| 00C9h |  |  | 000000XXb |
| 00CAh | A/D Register 5 | AD5 | XXh |
| 00CBh |  |  | 000000XXb |
| 00CCh | A/D Register 6 | AD6 | XXh |
| 00CDh |  |  | 000000XXb |
| 00CEh | A/D Register 7 | AD7 | XXh |
| 00CFh |  |  | 000000XXb |
| 00DOh |  |  |  |
| 00D1h |  |  |  |
| 00D2h |  |  |  |
| 00D3h |  |  |  |
| 00D4h | A/D Mode Register | ADMOD | 00h |
| 00D5h | A/D Input Select Register | ADINSEL | 11000000b |
| 00D6h | A/D Control Register 0 | ADCON0 | 00h |
| 00D7h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | D/A0 Register | DA0 | 00h |
| 00D9h | D/A1 Register | DA1 | 00h |
| 00DAh |  |  |  |
| 00DBh |  |  |  |
| 00DCh | D/A Control Register | DACON | 00h |
| 00DDh |  |  |  |
| 00DEh |  |  |  |
| 00DFh |  |  |  |
| 00E0h | Port P0 Register | P0 | XXh |
| 00E1h | Port P1 Register | P1 | XXh |
| 00E2h | Port P0 Direction Register | PD0 | 00h |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | Port P2 Register | P2 | XXh |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | Port P2 Direction Register | PD2 | 00h |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h | Port P4 Register | P4 | XXh |
| 00E9h |  |  |  |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh |  |  |  |
| 00ECh |  |  |  |
| 00EDh |  |  |  |
| 00EEh |  |  |  |
| 00EFh |  |  |  |
| 00FOh |  |  |  |
| 00F1h |  |  |  |
| 00F2h |  |  |  |
| 00F3h |  |  |  |
| 00F4h |  |  |  |
| 00F5h |  |  |  |
| 00F6h |  |  |  |
| 00F7h |  |  |  |
| 00F8h |  |  |  |
| 00F9h |  |  |  |
| 00FAh |  |  |  |
| 00FBh |  |  |  |
| 00FCh |  |  |  |
| 00FDh |  |  |  |
| 00FEh |  |  |  |
| 00FFh |  |  |  |

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.5 SFR Information (5) ${ }^{(1)}$

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh |  |  |  |
| 0110h |  |  |  |
| 0111h |  |  |  |
| 0112h |  |  |  |
| 0113h |  |  |  |
| 0114h |  |  |  |
| 0115h |  |  |  |
| 0116h |  |  |  |
| 0117h |  |  |  |
| 0118h | Timer RE Second Data Register / Counter Data Register | TRESEC | 00h |
| 0119h | Timer RE Minute Data Register / Compare Data Register | TREMIN | 00h |
| 011Ah | Timer RE Hour Data Register | TREHR | 00h |
| 011Bh | Timer RE Day of Week Data Register | TREWK | 00h |
| 011Ch | Timer RE Control Register 1 | TRECR1 | 00h |
| 011Dh | Timer RE Control Register 2 | TRECR2 | 00h |
| 011Eh | Timer RE Count Source Select Register | TRECSR | 00001000b |
| 011Fh |  |  |  |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC 1/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h |
| 0127h |  |  | 00h |
| 0128h | Timer RC General Register A | TRCGRA | FFh |
| 0129h |  |  | FFh |
| 012Ah | Timer RC General Register B | TRCGRB | FFh |
| 012Bh |  |  | FFh |
| 012Ch | Timer RC General Register C | TRCGRC | FFh |
| 012Dh |  |  | FFh |
| 012Eh | Timer RC General Register D | TRCGRD | FFh |
| 012Fh |  |  | FFh |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011000b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h | Timer RC Trigger Control Register | TRCADCR | 00h |
| 0134h |  |  |  |
| 0135h |  |  |  |
| 0136h |  |  |  |
| 0137h |  |  |  |
| 0138h |  |  |  |
| 0139h |  |  |  |
| 013Ah |  |  |  |
| 013Bh |  |  |  |
| 013Ch |  |  |  |
| 013Dh |  |  |  |
| 013Eh |  |  |  |
| 013Fh |  |  |  |

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0140h |  |  |  |
| 0141h |  |  |  |
| 0142h |  |  |  |
| 0143h |  |  |  |
| 0144h |  |  |  |
| 0145h |  |  |  |
| 0146h |  |  |  |
| 0147h |  |  |  |
| 0148h |  |  |  |
| 0149h |  |  |  |
| 014Ah |  |  |  |
| 014Bh |  |  |  |
| 014Ch |  |  |  |
| 014Dh |  |  |  |
| 014Eh |  |  |  |
| 014Fh |  |  |  |
| 0150h |  |  |  |
| 0151h |  |  |  |
| 0152h |  |  |  |
| 0153h |  |  |  |
| 0154h |  |  |  |
| 0155h |  |  |  |
| 0156h |  |  |  |
| 0157h |  |  |  |
| 0158h |  |  |  |
| 0159h |  |  |  |
| 015Ah |  |  |  |
| 015Bh |  |  |  |
| 015Ch |  |  |  |
| 015Dh |  |  |  |
| 015Eh |  |  |  |
| 015Fh |  |  |  |
| 0160h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0161h | UART1 Bit Rate Register | U1BRG | XXh |
| 0162h | UART1 Transmit Buffer Register | U1TB | XXh |
| 0163h |  |  | XXh |
| 0164h | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 0165h | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 0166h | UART1 Receive Buffer Register | U1RB | XXh |
| 0167h |  |  | XXh |
| 0168h |  |  |  |
| 0169h |  |  |  |
| 016Ah |  |  |  |
| 016Bh |  |  |  |
| 016Ch |  |  |  |
| 016Dh |  |  |  |
| 016Eh |  |  |  |
| 016Fh |  |  |  |
| 0170h |  |  |  |
| 0171h |  |  |  |
| 0172h |  |  |  |
| 0173h |  |  |  |
| 0174h |  |  |  |
| 0175h |  |  |  |
| 0176h |  |  |  |
| 0177h |  |  |  |
| 0178h |  |  |  |
| 0179h |  |  |  |
| 017Ah |  |  |  |
| 017Bh |  |  |  |
| 017Ch |  |  |  |
| 017Dh |  |  |  |
| 017Eh |  |  |  |
| 017Fh |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users

Table 4.7 SFR Information (7) ${ }^{(1)}$

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 0180h | Timer RA Pin Select Register | TRASR | 00h |
| 0181h | Timer RB/RC Pin Select Register | TRBRCSR | 00h |
| 0182h | Timer RC Pin Select Register 0 | TRCPSR0 | 00h |
| 0183h | Timer RC Pin Select Register 1 | TRCPSR1 | 00h |
| 0184h |  |  |  |
| 0185h |  |  |  |
| 0186h |  |  |  |
| 0187h |  |  |  |
| 0188h | UART0 Pin Select Register | U0SR | 00h |
| 0189h | UART1 Pin Select Register | U1SR | 00h |
| 018Ah | UART2 Pin Select Register 0 | U2SR0 | 00h |
| 018Bh | UART2 Pin Select Register 1 | U2SR1 | 00h |
| 018Ch | SSU/IIC Pin Select Register | SSUIICSR | 00h |
| 018Dh |  |  |  |
| 018Eh | INT Interrupt Input Pin Select Register | INTSR | 00h |
| 018Fh | I/O Function Pin Select Register | PINSR | 00h |
| 0190h |  |  |  |
| 0191h |  |  |  |
| 0192h |  |  |  |
| 0193h | SS Bit Counter Register | SSBR | 11111000b |
| 0194h | SS Transmit Data Register L / IIC bus Transmit Data Register (2) | SSTDR / ICDRT | FFh |
| 0195h | SS Transmit Data Register H ${ }^{(2)}$ | SSTDRH | FFh |
| 0196h | SS Receive Data Register L / IIC bus Receive Data Register (2) | SSRDR / ICDRR | FFh |
| 0197h | SS Receive Data Register H ${ }^{(2)}$ | SSRDRH | FFh |
| 0198h | SS Control Register H / IIC bus Control Register 1 (2) | SSCRH / ICCR1 | 00h |
| 0199h | SS Control Register L / IIC bus Control Register 2 (2) | SSCRL / ICCR2 | 01111101b |
| 019Ah | SS Mode Register / IIC bus Mode Register (2) | SSMR / ICMR | 00010000b / 00011000b |
| 019Bh | SS Enable Register / IIC bus Interrupt Enable Register (2) | SSER / ICIER | 00h |
| 019Ch | SS Status Register / IIC bus Status Register (2) | SSSR / ICSR | 00h / 0000X000b |
| 019Dh | SS Mode Register 2 / Slave Address Register (2) | SSMR2 / SAR | 00h |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h |  |  |  |
| 01A1h |  |  |  |
| 01A2h |  |  |  |
| 01A3h |  |  |  |
| 01A4h |  |  |  |
| 01A5h |  |  |  |
| 01A6h |  |  |  |
| 01A7h |  |  |  |
| 01A8h |  |  |  |
| 01A9h |  |  |  |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh |  |  |  |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |
| 01B0h |  |  |  |
| 01B1h |  |  |  |
| 01B2h | Flash Memory Status Register | FST | 10000X00b |
| 01B3h |  |  |  |
| 01B4h | Flash Memory Control Register 0 | FMR0 | 00h |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 00h |
| 01B6h | Flash Memory Control Register 2 | FMR2 | 00h |
| 01B7h |  |  |  |
| 01B8h |  |  |  |
| 01B9h |  |  |  |
| 01BAh |  |  |  |
| 01BBh |  |  |  |
| 01BCh |  |  |  |
| 01BDh |  |  |  |
| 01BEh |  |  |  |
| 01BFh |  |  |  |

X : Undefined
Notes:

1. The blank areas are reserved and cannot be accessed by users
2. Selectable by the IICSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)


X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9 SFR Information (9) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 2C00h | DTC Transfer Vector Area |  | XXh |
| 2C01h | DTC Transfer Vector Area |  | XXh |
| 2C02h | DTC Transfer Vector Area |  | XXh |
| 2C03h | DTC Transfer Vector Area |  | XXh |
| 2C04h | DTC Transfer Vector Area |  | XXh |
| 2C05h | DTC Transfer Vector Area |  | XXh |
| 2C06h | DTC Transfer Vector Area |  | XXh |
| 2C07h | DTC Transfer Vector Area |  | XXh |
| 2C08h | DTC Transfer Vector Area |  | XXh |
| 2C09h | DTC Transfer Vector Area |  | XXh |
| 2C0Ah | DTC Transfer Vector Area |  | XXh |
| : | DTC Transfer Vector Area |  | XXh |
| : | DTC Transfer Vector Area |  | XXh |
| 2C3Ah | DTC Transfer Vector Area |  | XXh |
| 2C3Bh | DTC Transfer Vector Area |  | XXh |
| 2C3Ch | DTC Transfer Vector Area |  | XXh |
| 2C3Dh | DTC Transfer Vector Area |  | XXh |
| 2C3Eh | DTC Transfer Vector Area |  | XXh |
| 2C3Fh | DTC Transfer Vector Area |  | XXh |
| 2C40h | DTC Control Data 0 | DTCD0 | XXh |
| 2C41h |  |  | XXh |
| 2C42h |  |  | XXh |
| 2C43h |  |  | XXh |
| 2C44h |  |  | XXh |
| 2C45h |  |  | XXh |
| 2C46h |  |  | XXh |
| 2C47h |  |  | XXh |
| 2C48h | DTC Control Data 1 | DTCD1 | XXh |
| 2C49h |  |  | XXh |
| 2C4Ah |  |  | XXh |
| 2C4Bh |  |  | XXh |
| 2C4Ch |  |  | XXh |
| 2C4Dh |  |  | XXh |
| 2C4Eh |  |  | XXh |
| 2C4Fh |  |  | XXh |
| 2C50h | DTC Control Data 2 | DTCD2 | XXh |
| 2C51h |  |  | XXh |
| 2C52h |  |  | XXh |
| 2C53h |  |  | XXh |
| 2C54h |  |  | XXh |
| 2C55h |  |  | XXh |
| 2C56h |  |  | XXh |
| 2C57h |  |  | XXh |
| 2C58h | DTC Control Data 3 | DTCD3 | XXh |
| 2C59h |  |  | XXh |
| 2C5Ah |  |  | XXh |
| 2C5Bh |  |  | XXh |
| 2C5Ch |  |  | XXh |
| 2C5Dh |  |  | XXh |
| 2C5Eh |  |  | XXh |
| 2C5Fh |  |  | XXh |
| 2C60h | DTC Control Data 4 | DTCD4 | XXh |
| 2C61h |  |  | XXh |
| 2C62h |  |  | XXh |
| 2C63h |  |  | XXh |
| 2C64h |  |  | XXh |
| 2C65h |  |  | XXh |
| 2C66h |  |  | XXh |
| 2C67h |  |  | XXh |
| 2C68h | DTC Control Data 5 | DTCD5 | XXh |
| 2C69h |  |  | XXh |
| 2C6Ah |  |  | XXh |
| 2C6Bh |  |  | XXh |
| 2C6Ch |  |  | XXh |
| 2C6Dh |  |  | XXh |
| 2C6Eh |  |  | XXh |
| 2C6Fh |  |  | XXh |

X : Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 2C70h | DTC Control Data 6 | DTCD6 | XXh |
| 2C71h |  |  | XXh |
| 2C72h |  |  | XXh |
| 2C73h |  |  | XXh |
| 2C74h |  |  | XXh |
| 2C75h |  |  | XXh |
| 2C76h |  |  | XXh |
| 2C77h |  |  | XXh |
| 2C78h | DTC Control Data 7 | DTCD7 | XXh |
| 2C79h |  |  | XXh |
| 2C7Ah |  |  | XXh |
| 2C7Bh |  |  | XXh |
| 2C7Ch |  |  | XXh |
| 2C7Dh |  |  | XXh |
| 2C7Eh |  |  | XXh |
| 2C7Fh |  |  | XXh |
| 2C80h | DTC Control Data 8 | DTCD8 | XXh |
| 2C81h |  |  | XXh |
| 2C82h |  |  | XXh |
| 2C83h |  |  | XXh |
| 2C84h |  |  | XXh |
| 2C85h |  |  | XXh |
| 2C86h |  |  | XXh |
| 2C87h |  |  | XXh |
| 2C88h | DTC Control Data 9 | DTCD9 | XXh |
| 2C89h |  |  | XXh |
| 2C8Ah |  |  | XXh |
| 2C8Bh |  |  | XXh |
| 2C8Ch |  |  | XXh |
| 2C8Dh |  |  | XXh |
| 2C8Eh |  |  | XXh |
| 2C8Fh |  |  | XXh |
| 2C90h | DTC Control Data 10 | DTCD10 | XXh |
| 2C91h |  |  | XXh |
| 2C92h |  |  | XXh |
| 2C93h |  |  | XXh |
| 2C94h |  |  | XXh |
| 2C95h |  |  | XXh |
| 2C96h |  |  | XXh |
| 2C97h |  |  | XXh |
| 2C98h | DTC Control Data 11 | DTCD11 | XXh |
| 2C99h |  |  | XXh |
| 2C9Ah |  |  | XXh |
| 2C9Bh |  |  | XXh |
| 2C9Ch |  |  | XXh |
| 2C9Dh |  |  | XXh |
| 2C9Eh |  |  | XXh |
| 2C9Fh |  |  | XXh |
| 2CA0h | DTC Control Data 12 | DTCD12 | XXh |
| 2CA1h |  |  | XXh |
| 2CA2h |  |  | XXh |
| 2CA3h |  |  | XXh |
| 2CA4h |  |  | XXh |
| 2CA5h |  |  | XXh |
| 2CA6h |  |  | XXh |
| 2CA7h |  |  | XXh |
| 2CA8h | DTC Control Data 13 | DTCD13 | XXh |
| 2CA9h |  |  | XXh |
| 2CAAh |  |  | XXh |
| 2CABh |  |  | XXh |
| 2CACh |  |  | XXh |
| 2CADh |  |  | XXh |
| 2CAEh |  |  | XXh |
| 2CAFh |  |  | XXh |

X: Undefined
Note

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

| Address |  | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 2CB0h | DTC Control Data 14 | DTCD14 | XXh |
| 2CB1h |  |  | XXh |
| 2CB2h |  |  | XXh |
| 2CB3h |  |  | XXh |
| 2CB4h |  |  | XXh |
| 2CB5h |  |  | XXh |
| 2CB6h |  |  | XXh |
| 2CB7h |  |  | XXh |
| 2CB8h | DTC Control Data 15 | DTCD15 | XXh |
| 2CB9h |  |  | XXh |
| 2CBAh |  |  | XXh |
| 2CBBh |  |  | XXh |
| 2CBCh |  |  | XXh |
| 2CBDh |  |  | XXh |
| 2CBEh |  |  | XXh |
| 2CBFh |  |  | XXh |
| 2CCOh | DTC Control Data 16 | DTCD16 | XXh |
| 2CC1h |  |  | XXh |
| 2CC2h |  |  | XXh |
| 2CC3h |  |  | XXh |
| 2CC4h |  |  | XXh |
| 2CC5h |  |  | XXh |
| 2CC6h |  |  | XXh |
| 2CC7h |  |  | XXh |
| 2CC8h | DTC Control Data 17 | DTCD17 | XXh |
| 2CC9h |  |  | XXh |
| 2CCAh |  |  | XXh |
| 2CCBh |  |  | XXh |
| 2CCCh |  |  | XXh |
| 2CCDh |  |  | XXh |
| 2CCEh |  |  | XXh |
| 2CCFh |  |  | XXh |
| 2CDOh | DTC Control Data 18 | DTCD18 | XXh |
| 2CD1h |  |  | XXh |
| 2CD2h |  |  | XXh |
| 2CD3h |  |  | XXh |
| 2CD4h |  |  | XXh |
| 2CD5h |  |  | XXh |
| 2CD6h |  |  | XXh |
| 2CD7h |  |  | XXh |
| 2CD8h | DTC Control Data 19 | DTCD19 | XXh |
| 2CD9h |  |  | XXh |
| 2CDAh |  |  | XXh |
| 2CDBh |  |  | XXh |
| 2CDCh |  |  | XXh |
| 2CDDh |  |  | XXh |
| 2CDEh |  |  | XXh |
| 2CDFh |  |  | XXh |
| 2CE0h | DTC Control Data 20 | DTCD20 | XXh |
| 2CE1h |  |  | XXh |
| 2CE2h |  |  | XXh |
| 2CE3h |  |  | XXh |
| 2CE4h |  |  | XXh |
| 2CE5h |  |  | XXh |
| 2CE6h |  |  | XXh |
| 2CE7h |  |  | XXh |
| 2CE8h | DTC Control Data 21 | DTCD21 | XXh |
| 2CE9h |  |  | XXh |
| 2CEAh |  |  | XXh |
| 2CEBh |  |  | XXh |
| 2CECh |  |  | XXh |
| 2CEDh |  |  | XXh |
| 2CEEh |  |  | XXh |
| 2CEFh |  |  | XXh |

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

| Address | Register | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
| 2CFOh | DTC Control Data 22 | DTCD22 | XXh |
| 2CF1h |  |  | XXh |
| 2CF2h |  |  | XXh |
| 2CF3h |  |  | XXh |
| 2CF4h |  |  | XXh |
| 2CF5h |  |  | XXh |
| 2CF6h |  |  | XXh |
| 2CF7h |  |  | XXh |
| 2CF8h | DTC Control Data 23 | DTCD23 | XXh |
| 2CF9h |  |  | XXh |
| 2CFAh |  |  | XXh |
| 2CFBh |  |  | XXh |
| 2CFCh |  |  | XXh |
| 2CFDh |  |  | XXh |
| 2CFEh |  |  | XXh |
| 2CFFh |  |  | XXh |
| 2D00h |  |  |  |
| , |  |  |  |
| 2FFFh |  |  |  |
| X: Undefined |  |  |  |
|  |  |  |  |
| 1. The blank areas are reserved and cannot be accessed by users. |  |  |  |

Table 4.13 ID Code Areas and Option Function Select Area

| Address | Area Name | Symbol | After Reset |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| FFDBh | Option Function Select Register 2 | OFS2 | (Note 1) |
| $:$ l |  |  |  |
| FFDFh | ID1 |  | (Note 2) |
| : ${ }^{\text {a }}$ |  |  |  |
| FFE3h | ID2 |  | (Note 2) |
| : |  |  |  |
| FFEBh | ID3 |  | (Note 2) |
|  |  |  |  |
| FFEFh | ID4 |  | (Note 2) |
| : |  |  |  |
| FFF3h | ID5 |  | (Note 2) |
| : |  |  |  |
| FFF7h | ID6 |  | (Note 2) |
| : |  |  |  |
| FFFBh | ID7 |  | (Note 2) |
| : ${ }^{\text {a }}$ |  |  |  |
| FFFFh | Option Function Select Register | OFS | (Note 1) |

## Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user.
When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.
When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user.
When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

## 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| V | Input voltage |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $-40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating ambient temperature |  | -20 to $85(\mathrm{~N}$ version) $/$ | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | -40 to $85(\mathrm{D} \mathrm{version)}$ |  |

Table 5.2 Recommended Operating Conditions

| Symbol | Parameter |  |  |  |  |  | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Conditions | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  |  | 1.8 | - | 5.5 | V |
| Vss/AVss | Supply voltage |  |  |  |  | - | 0 | - | V |
| VIH | Input "H" voltage | Other than CMOS input |  |  |  | 0.8 Vcc | - | Vcc | V |
|  |  | CMOS input | Input level switching function (I/O port) | Input level selection : 0.35 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.5 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.55 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.65 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection : 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.65 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.7 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.8 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection : 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 1.2 | - | Vcc | V |
| VIL | Input "L" voltage | Other than CMOS input |  |  |  | 0 | - | 0.2 Vcc | V |
|  |  | CMOS input | Input level switching function (I/O port) | Input level selection : 0.35 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  | Input level selection : 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.4 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.3 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  | Input level selection : 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.55 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.45 Vcc | V |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | 0 | - | 0.35 Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 0 | - | 0.4 | V |
| IOH(sum) | Peak sum output "H" current | Sum of all pins loh(peak) |  |  |  | - | - | -160 | mA |
| IOH(sum) | Average sum output "H" current | Sum of all pins IOH(avg) |  |  |  | - | - | -80 | mA |
| IOH (peak) | Peak output "H" current | Drive capacity Low |  |  |  | - | - | -10 | mA |
|  |  | Drive capacity High |  |  |  | - | - | -40 | mA |
| loh(avg) | Average output "H" current | Drive capacity Low |  |  |  | - | - | -5 | mA |
|  |  | Drive capacity High |  |  |  | - | - | -20 | mA |
| IOL(sum) | Peak sum output "L" current | Sum of all pins loL(peak) |  |  |  | - | - | 160 | mA |
| IOL(sum) | Average sum output "L" current | Sum of all pins loL(avg) |  |  |  | - | - | 80 | mA |
| IOL(peak) | Peak output "L" current | Drive capacity Low |  |  |  | - | - | 10 | mA |
|  |  | Drive capacity High |  |  |  | - | - | 40 | mA |
| IOL(avg) | Average output "L" current | Drive capacity Low |  |  |  | - | - | 5 | mA |
|  |  | Drive capacity High |  |  |  | - | - | 20 | mA |
| f (XIN) | XIN clock input oscillation frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| f(XCIN) | XCIN clock input oscillation frequency |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | 32.768 | 50 | kHz |
| fOCO40M | When used as the count source for timer RC (3) |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 32 | - | 40 | MHz |
| fOCO-F | fOCO-F frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| - | System clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |
| f(BCLK) | CPU clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
|  |  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 5 | MHz |

Notes:

1. $\mathrm{Vcc}=1.8$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms .
3. fOCO40M can be used as the count source for timer RC in the range of $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V .


Figure 5.1 Ports P0 to P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

| Symbol | Parameter |  | Conditions |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | Vref $=$ AVcc |  | - | - | 10 | Bit |
| - | Absolute accuracy | 10-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 3$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.0 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=2.2 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.0 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=2.2 \mathrm{~V}$ | AN0 to AN7 input, AN8 to AN11 input | - | - | $\pm 2$ | LSB |
| 中AD | A/D conversion clock |  | $4.0 \leq \mathrm{V}_{\text {ref }}=\mathrm{AVCc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 20 | MHz |
|  |  |  | $3.2 \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 16 | MHz |
|  |  |  | $2.7 \leq$ Vref $=$ AVcc $\leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 10 | MHz |
|  |  |  | $2.2 \leq$ Vref $=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (2) |  | 2 | - | 5 | MHz |
| - | Tolerance level impedance |  |  |  | - | 3 | - | k $\Omega$ |
| tconv | Conversion time | 10-bit mode | Vref $=\mathrm{AVCC}=5.0 \mathrm{~V}, \phi \mathrm{AD}=20 \mathrm{MHz}$ |  | 2.2 | - | - | $\mu \mathrm{s}$ |
|  |  | 8-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}, \phi \mathrm{AD}=20 \mathrm{MHz}$ |  | 2.2 | - | - | $\mu \mathrm{S}$ |
| tSAMP | Sampling time |  | $\phi A D=20 \mathrm{MHz}$ |  | 0.8 | - | - | $\mu \mathrm{S}$ |
| IVref | Vref current |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{XIN}=\mathrm{f1}=\phi \mathrm{AD}=20 \mathrm{MHz}$ |  | - | 45 | - | $\mu \mathrm{A}$ |
| Vref | Reference voltage |  |  |  | 2.2 | - | AVcc | V |
| VIA | Analog input voltage (3) |  |  |  | 0 | - | Vref | V |
| OCVREF | On-chip reference voltage |  | $2 \mathrm{MHz} \leq \phi \mathrm{AD} \leq 4 \mathrm{MHz}$ |  | 1.19 | 1.34 | 1.49 | V |

Notes:

1. $\mathrm{Vcc} / \mathrm{AVcc}=\mathrm{V}$ ref $=2.2$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. The $A / D$ conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-currentconsumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8 -bit mode.

Table 5.4 D/A Converter Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  | - | - | 8 | Bit |
| - | Absolute accuracy |  | - | - | 2.5 | LSB |
| tsu | Setup time |  | - | - | 3 | $\mu \mathrm{S}$ |
| Ro | Output resistor |  | - | 6 | - | $\mathrm{k} \Omega$ |
| IVref | Reference power input current | (Note 2) | - | - | 1.5 | mA |

Notes:

1. $\mathrm{Vcc} / \mathrm{AVcc}=\mathrm{V}$ ref $=2.7$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. This applies when one D/A converter is used and the value of the DAi register ( $i=0$ or 1 ) for the unused D/A converter is $00 h$. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator B Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vref | IVREF1, IVREF3 input reference voltage |  | 0 | - | Vcc-1.4 | V |
| Vı | IVCMP1, IVCMP3 input voltage |  | -0.3 | - | Vcc +0.3 | V |
| - | Offset |  | - | 5 | 100 | mV |
| td | Comparator output delay time (2) | $\mathrm{VI}=\mathrm{Vref} \pm 100 \mathrm{mV}$ | - | 0.1 | - | $\mu \mathrm{S}$ |
| ICMP | Comparator operating current | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 17.5 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=2.7$ to 5.5 V , Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. When the digital filter is disabled.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance (2) |  | 1,000 (3) | - | - | times |
| - | Byte program time |  | - | 80 | 500 | $\mu \mathrm{S}$ |
| - | Block erase time |  | - | 0.3 | - | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{aligned} & 5+\text { CPU clock } \\ & \times 3 \text { cycles } \\ & \hline \end{aligned}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 | - | - | $\mu \mathrm{s}$ |
| - | Time from suspend until erase restart |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| td(CMDRSTREADY) | Time from when command is forcibly terminated until reading is enabled |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 1.8 | - | 5.5 | V |
| - | Program, erase temperature |  | 0 | - | 60 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time (7) | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

Notes:

1. $\mathrm{Vcc}=2.7$ to 5.5 V and $\mathrm{Topr}=0$ to $60^{\circ} \mathrm{C}$, unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=1,000)$, each block can be erased $n$ times. For example, if 1,0241 -byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.7 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance (2) |  | 10,000 (3) | - | - | times |
| - | Byte program time (program/erase endurance $\leq 1,000$ times) |  | - | 160 | 1,500 | $\mu \mathrm{S}$ |
| - | Byte program time (program/erase endurance $>1,000$ times) |  | - | 300 | 1,500 | $\mu \mathrm{s}$ |
| - | Block erase time (program/erase endurance $\leq 1,000$ times) |  | - | 0.2 | 1 | s |
| - | Block erase time (program/erase endurance $>1,000$ times) |  | - | 0.3 | 1 | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{aligned} & \text { 5+CPU clock } \\ & \times 3 \text { cycles } \end{aligned}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 | - | - | $\mu \mathrm{s}$ |
| - | Time from suspend until erase restart |  | - | - | $\begin{gathered} \hline 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| td(CMDRSTREADY) | Time from when command is forcibly terminated until reading is enabled |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 1.8 | - | 5.5 | V |
| - | Program, erase temperature |  | -20 (7) | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time (8) | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

Notes:

1. $V c c=2.7$ to 5.5 V and Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=10,000)$, each block can be erased $n$ times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. ( 1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks $A$ to $D$ can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. $-40^{\circ} \mathrm{C}$ for D version.
8. The data hold time includes time that the power supply is off or the clock is not supplied.


FST6, FST7: Bit in FST register
FMR21: Bit in FMR2 register
Figure 5.2 Time delay until Suspend

Table 5.8 Voltage Detection 0 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| V det0 | Voltage detection level Vdet0_0 ${ }^{(2)}$ |  | 1.80 | 1.90 | 2.05 | V |
|  | Voltage detection level Vdet0_1 ${ }^{(2)}$ |  | 2.15 | 2.35 | 2.50 | V |
|  | Voltage detection level Vdet0_2 ${ }^{(2)}$ |  | 2.70 | 2.85 | 3.05 | V |
|  | Voltage detection level Vdet0_3 ${ }^{(2)}$ |  | 3.55 | 3.80 | 4.05 | V |
| - | Voltage detection 0 circuit response time (4) | At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V | - | 6 | 150 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | $\mathrm{VCA} 25=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 1.5 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{S}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Select the voltage detection level with bits VDSELO and VDSEL1 in the OFS register.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0 .
4. Time until the voltage monitor 0 reset is generated after the voltage passes $V$ deto.

Table 5.9 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level Vdet1_0 ${ }^{(2)}$ | At the falling of Vcc | 2.00 | 2.20 | 2.40 | V |
|  | Voltage detection level Vdet1_1 ${ }^{(2)}$ | At the falling of Vcc | 2.15 | 2.35 | 2.55 | V |
|  | Voltage detection level Vdet1_2 (2) | At the falling of Vcc | 2.30 | 2.50 | 2.70 | V |
|  | Voltage detection level Vdet1_3 ${ }^{(2)}$ | At the falling of Vcc | 2.45 | 2.65 | 2.85 | V |
|  | Voltage detection level Vdet1_4 ${ }^{(2)}$ | At the falling of Vcc | 2.60 | 2.80 | 3.00 | V |
|  | Voltage detection level Vdet1_5 ${ }^{(2)}$ | At the falling of Vcc | 2.75 | 2.95 | 3.15 | V |
|  | Voltage detection level Vdet1_6 (2) | At the falling of Vcc | 2.85 | 3.10 | 3.40 | V |
|  | Voltage detection level Vdet1_7 ${ }^{(2)}$ | At the falling of Vcc | 3.00 | 3.25 | 3.55 | V |
|  | Voltage detection level Vdet1_8 ${ }^{(2)}$ | At the falling of Vcc | 3.15 | 3.40 | 3.70 | V |
|  | Voltage detection level Vdet1_9 (2) | At the falling of Vcc | 3.30 | 3.55 | 3.85 | V |
|  | Voltage detection level Vdet1_A ${ }^{(2)}$ | At the falling of Vcc | 3.45 | 3.70 | 4.00 | V |
|  | Voltage detection level Vdet1_B ${ }^{(2)}$ | At the falling of Vcc | 3.60 | 3.85 | 4.15 | V |
|  | Voltage detection level Vdet1_C ${ }^{(2)}$ | At the falling of Vcc | 3.75 | 4.00 | 4.30 | V |
|  | Voltage detection level Vdet1_D ${ }^{(2)}$ | At the falling of Vcc | 3.90 | 4.15 | 4.45 | V |
|  | Voltage detection level Vdet1_E (2) | At the falling of Vcc | 4.05 | 4.30 | 4.60 | V |
|  | Voltage detection level Vdet1_F ${ }^{(2)}$ | At the falling of Vcc | 4.20 | 4.45 | 4.75 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 1 circuit | Vdet1_0 to Vdet1_5 selected | - | 0.07 | - | V |
|  |  | Vdet1_6 to Vdet1_F selected | - | 0.10 | - | V |
| - | Voltage detection 1 circuit response time (3) | At the falling of Vcc from 5 V to (Vdet1_0-0.1) V | - | 60 | 150 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | $\mathrm{VCA} 26=1, \mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 1.7 | - | $\mu \mathrm{A}$ |
| td(E-A) | Waiting time until voltage detection circuit operation starts (4) |  | - | - | 100 | $\mu \mathrm{S}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version).
2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .

Table 5.10 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet2 | Voltage detection level Vdet2_0 | At the falling of Vcc | 3.70 | 4.00 | 4.30 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 2 circuit |  | - | 0.10 | - | V |
| - | Voltage detection 2 circuit response time (2) | At the falling of Vcc from 5 V to (Vdet2_0-0.1) V | - | 20 | 150 | $\mu \mathrm{S}$ |
| - | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | - | 1.7 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{S}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V det2.
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0 .

Table 5.11 Power-on Reset Circuit (2)

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| trth | External power Vcc rise gradient | (1) | 0 | - | 50,000 | $\mathrm{mV} / \mathrm{msec}$ |

Notes:

1. The measurement condition is Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0 .


Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.12 High-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | High-speed on-chip oscillator frequency after reset | $\begin{aligned} & \hline \mathrm{Vcc}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 38.4 | 40 | 41.6 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 38.0 | 40 | 42.0 | MHz |
|  | High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2) | $\begin{aligned} & \hline \mathrm{VcC}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 35.389 | 36.864 | 38.338 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 35.020 | 36.864 | 38.707 | MHz |
|  | High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register | $\begin{aligned} & \hline \mathrm{Vcc}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -20^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 30.72 | 32 | 33.28 | MHz |
|  |  | $\begin{aligned} & \text { Vcc }=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \text { Topr } \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 30.40 | 32 | 33.60 | MHz |
| - | Oscillation stability time | Vcc $=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 0.5 | 3 | ms |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 400 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=1.8$ to 5.5 V , $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ (D version), unless otherwise specified.
2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be $0 \%$ when the serial interface is used in UART mode.

Table 5.13 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fOCO-S | Low-speed on-chip oscillator frequency |  | 60 | 125 | 250 | kHz |
| - | Oscillation stability time | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 30 | 100 | $\mu \mathrm{S}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 2 | - | $\mu \mathrm{A}$ |

Note:

1. $\mathrm{VCC}=1.8$ to 5.5 V , Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.

Table 5.14 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Condition | Standard |  | Unit |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| td(P-R) | Time for internal power supply stabilization during <br> power-on(2) |  | - | - | 2,000 | $\mu \mathrm{~s}$ |

Notes:

1. The measurement condition is $\mathrm{Vcc}=1.8$ to 5.5 V and $\mathrm{Topr}=25^{\circ} \mathrm{C}$.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.15 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSUCYC | SSCK clock cycle time |  |  |  | 4 | - | - | tcyc (2) |
| thi | SSCK clock "H" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tLo | SSCK clock "L" width |  |  | 0.4 | - | 0.6 | tsucyc |
| tRISE | SSCK clock rising time | Master |  | - | - | 1 | tcyc (2) |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{s}$ |
| tFALL | SSCK clock falling time | Master |  | - | - | 1 | tcyc (2) |
|  |  | Slave |  | - | - | 1 | $\mu \mathrm{s}$ |
| tsu | SSO, SSI data input setup time |  |  | 100 | - | - | ns |
| th | SSO, SSI data input hold time |  |  | 1 | - | - | tcyc (2) |
| tLEAD | $\overline{\text { SCS }}$ setup time | Slave |  | 1tcyc + 50 | - | - | ns |
| tLAG | $\overline{\text { SCS }}$ hold time | Slave |  | 1tcyc + 50 | - | - | ns |
| tod | SSO, SSI data output delay time |  |  | - | - | 1 | tcyc (2) |
| tSA | SSI slave access ti |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tcyc + 100 | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 1.5tcyc + 200 | ns |
| tor | SSI slave out open time |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tCYC + 100 | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ | - | - | 1.5tcyc + 200 | ns |

Notes:

1. $\mathrm{VCC}=1.8$ to 5.5 V , $\mathrm{VSS}=0 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. $1 \mathrm{tcYC}=1 / \mathrm{f} 1(\mathrm{~s})$


4-Wire Bus Communication Mode, Master, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

## Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)

4-Wire Bus Communication Mode, Slave, CPHS = 1


4-Wire Bus Communication Mode, Slave, CPHS $=0$


CPHS, CPOS: Bits in SSMR register

Figure $5.5 \quad$ I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)


Figure $5.6 \quad$ I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.16 Timing Requirements of $I^{2} \mathrm{C}$ bus Interface (1)

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSCL | SCL input cycle time |  | 12tcyc + 600 (2) | - | - | ns |
| tSCLH | SCL input "H" width |  | $3 \mathrm{tcyc}+300{ }^{(2)}$ | - | - | ns |
| tSCLL | SCL input "L" width |  | $5 \mathrm{tcYc}+500{ }^{(2)}$ | - | - | ns |
| tsf | SCL, SDA input fall time |  | - | - | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time |  | - | - | 1tcyc ${ }^{(2)}$ | ns |
| tBuF | SDA input bus-free time |  | $5 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tStah | Start condition input hold time |  | $3 \mathrm{tcyc}{ }^{(2)}$ | - | - | ns |
| tstas | Retransmit start condition input setup time |  | $3 \mathrm{tCrc}{ }^{(2)}$ | - | - | ns |
| tSTOP | Stop condition input setup time |  | $3 \mathrm{tCYC}{ }^{(2)}$ | - | - | ns |
| tSDAS | Data input setup time |  | $1 \mathrm{tcrc}+40$ (2) | - | - | ns |
| tSDAH | Data input hold time |  | 10 | - | - | ns |

## Notes:

1. $\mathrm{Vcc}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.
2. $1 \mathrm{tCYC}=1 / \mathrm{f} 1(\mathrm{~s})$


Notes:

1. Start condition
2. Stop condition
3. Retransmit start condition

Figure 5.7 I/O Timing of $\mathrm{I}^{2} \mathrm{C}$ bus Interface

Table 5.17 Electrical Characteristics (1) [4.2 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output " H " voltage | Other than XOUT |  |  | Drive capacity High Vcc $=5 \mathrm{~V}$ | IOH $=-20 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  |  | Drive capacity Low Vcc $=5 \mathrm{~V}$ | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-2.0 | - | Vcc | V |
|  |  | XOUT | $\mathrm{Vcc}=5 \mathrm{~V}$ | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| VoL | Output "L" voltage | Other than XOUT | Drive capacity High Vcc $=5 \mathrm{~V}$ | $\mathrm{IOL}=20 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity Low Vcc $=5 \mathrm{~V}$ | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  | XOUT | $\mathrm{Vcc}=5 \mathrm{~V}$ | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\text {T+ }} \mathrm{V}_{\text {T- }}$ | Hysteresis | $\overline{\mathrm{INT} 0}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT} 3}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KI1}}, \overline{\mathrm{~K} 12}, \overline{\mathrm{KI} 3}$, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, $\overline{\text { ADTRG }}$, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO |  |  | 0.1 | 1.2 | - | V |
|  |  | RESET |  |  | 0.1 | 1.2 | - | V |
| ІІн | Input "H" current |  | $\mathrm{VI}=5 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| ILL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | -5.0 | $\mu \mathrm{A}$ |
| RPullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 25 | 50 | 100 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| RfxCIN | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $4.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ (D version), $\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V $\leq$ Vcc $\leq 5.5 \mathrm{~V}]$
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| TCC | Power supply current (Vcc $=3.3$ to 5.5 V ) Single-chip mode, output pins are open, other pins are Vss | $\begin{aligned} & \text { High-speed } \\ & \text { clock mode } \end{aligned}$ | XIN $=20 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> No division <br> N | - | 6.5 | 15 | mA |
|  |  |  | $\begin{aligned} & \text { XIN = } 16 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 5.3 | 12.5 | mA |
|  |  |  | $\begin{aligned} & \text { XIN = } 10 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { No division } \end{aligned}$ | - | 3.6 | - | mA |
|  |  |  | $\begin{aligned} & \text { XIN = } 20 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { Divide-by-8 } \end{aligned}$ | - | 3.0 | - | mA |
|  |  |  | $\begin{aligned} & \text { XIN = } 16 \mathrm{MHz} \text { (square wave) } \\ & \text { High-speed on-chip oscillator off } \\ & \text { Low-speed on-chip oscillator on }=125 \mathrm{kHz} \\ & \text { Divide-by-8 } \end{aligned}$ | - | 2.2 | - | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 7.0 | 15 | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.0 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-16 <br> MSTIIC = MSTTRD $=$ MSTTRC $=1$ | - | 1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 400 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 $=1$, VCA20 $=0$ | - | 85 | 400 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ <br> No division <br> Program operation on RAM <br> Flash memory off, FMSTP $=1$, VCA20 $=0$ | - | 47 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock operation <br> VCA27 = VCA26 = VCA25 $=0$ <br> VCA20 = 1 | - | 15 | 100 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 4 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | ```XIN clock off, Topr \(=25^{\circ} \mathrm{C}\) High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 \(=\) VCA25 \(=0\)``` | - | 2.0 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing Requirements

(Unless Otherwise Specified: Vcc =5V, Vss = 0 V at Topr $=25^{\circ} \mathrm{C}$ )
Table 5.19 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns |
| twh(XOUT) | XOUT input "H" width | 24 | - | ns |
| twL(XOUT) | XOUT input "L" width | 24 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| tWL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V
Table 5.20 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 100 | - | ns |
| twH(TRAIO) | TRAIO input "H" width | 40 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 40 | - | ns |



Figure $5.9 \quad$ TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 | - | ns |
| tw(CKH) | CLKi input "H" width | 100 | - | ns |
| tw(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ to 2


Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.22 External Interrupt $\overline{\mathrm{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3})$ Input, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3})$

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width, } \overline{\mathrm{Kli}} \text { input "H" width }}$ | $250{ }^{(1)}$ | - | ns |
| tW(INL) |  | 250 (2) | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text { INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock }}$ frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when Vcc $=5 \mathrm{~V}$

Table 5.23 Electrical Characteristics (3) [2.7 V $\leq$ Vcc $<4.2 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vor | Output "H" voltage | Other than XOUT |  |  | Drive capacity High | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity Low | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| VoL | Output "L" voltage | Other than XOUT | Drive capacity High | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity Low | $\mathrm{IL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT |  | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
|  | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT} 1}, \overline{\mathrm{INT3}}$, $\overline{\mathrm{KIO}}, \overline{\mathrm{KII}}, \overline{\mathrm{Kl2}}, \overline{\mathrm{Kl3}}$, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, $\overline{\text { ADTRG }}$, <br> RXD0, RXD1, RXD2, CLKO, CLK1, CLK2, SSI, SCL, SDA, SSO | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.4 | - | V |
|  |  | $\overline{\text { RESET }}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.5 | - | V |
| IIH | Input "H" current |  |  |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| RPullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 42 | 84 | 168 | $\mathrm{k} \Omega$ |
| Rixin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| RfxCIN | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.2 \mathrm{~V}$ and $\mathrm{Topr}=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}(\mathrm{D}$ version $), \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$, unless otherwise specified.

Table 5.24 Electrical Characteristics (4) [2.7 V $\leq$ Vcc < 3.3 V]
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current (Vcc = 2.7 to 3.3 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 3.5 | 10 | mA |
|  |  |  | XIN $=10 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | 7.5 | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 7.0 | 15 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=20 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 3.0 | - | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 4.0 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=10 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.5 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-16 <br> MSTIIC = MSTTRD $=$ MSTTRC $=1$ | - | 1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR27 = 1, VCA20 = 0 | - | 90 | 390 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 $=1$, VCA20 $=0$ | - | 80 | 400 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ <br> No division <br> Program operation on RAM <br> Flash memory off, FMSTP = 1, VCA20 $=0$ | - | 40 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$, VCA20 $=1$ | - | 15 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 $=$ VCA25 $=0$, VCA20 $=1$ | - | 4 | 80 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) <br> While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$, VCA20 $=1$ | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=3 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ )
Table 5.25 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 50 | - | ns |
| twh(XOUT) | XOUT input "H" width | 24 | - | ns |
| twL(XOUT) | XOUT input "L" width | 24 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{S}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| tWL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.12 External Clock Input Timing Diagram when Vcc $=3 \mathrm{~V}$

Table 5.26 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 300 | - | ns |
| twh(TRAIO) | TRAIO input "H" width | 120 | - | ns |
| tWL(TRAIO) | TRAIO input "L" width | 120 | - | ns |



Figure 5.13 TRAIO Input Timing Diagram when VCC $=3 \mathrm{~V}$

Table 5.27 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | ns |
| tw(CKH) | CLKi input "H" width | 150 | - | ns |
| tw(CKL) | CLKi Input "L" width | 150 | - | ns |
| td(C-Q) | TXDi output delay time | - | 80 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 70 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ to 2


Figure 5.14 Serial Interface Timing Diagram when Vcc $=3 \mathrm{~V}$

Table 5.28 External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3}) \operatorname{Input}$, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3})$

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\mathrm{INTi}}$ input "H" width, $\overline{\mathrm{Kli}}$ input " H " width | $380{ }^{(1)}$ | - | ns |
| tW(INL) | INTi input "L" width, $\overline{\text { Kli input "L" width }}$ | 380 (2) | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either ( $1 /$ digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc $=3 \mathrm{~V}$

Table 5.29 Electrical Characteristics (5) [1.8 V $\leq$ Vcc $<2.7 \mathrm{~V}]$

| Symbol | Parameter |  | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output "H" voltage | Other than XOUT |  |  | Drive capacity High | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  |  | Drive capacity Low | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc - 0.5 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| Vol | Output "L" voltage | Other than XOUT | Drive capacity High | $\mathrm{IOL}=2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity Low | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT |  | $\mathrm{loL}=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
|  | Hysteresis | $\overline{\mathrm{INTO}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT3}}$, <br> $\overline{\mathrm{KIO}}, \overline{\mathrm{KI} 1}, \overline{\mathrm{KI} 2}, \overline{\mathrm{KI} 3}$, <br> TRAIO, TRBO, <br> TRCIOA, TRCIOB, <br> TRCIOC, TRCIOD, <br> TRCTRG, TRCCLK, <br> ADTRG, <br> RXD0, RXD1, RXD2, <br> CLK0, CLK1, CLK2, <br> SSI, SCL, SDA, SSO |  |  | 0.05 | 0.20 | - | V |
|  |  | RESET |  |  | 0.05 | 0.2 | - | V |
| IIH | Input "H" current |  | $\mathrm{VI}=2.2 \mathrm{~V}, \mathrm{Vcc}=2.2$ |  | - | - | 4.0 | $\mu \mathrm{A}$ |
| IIL | Input "L" current |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=2.2 \mathrm{~V}$ |  | - | - | -4.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | $\mathrm{VI}=0 \mathrm{~V}, \mathrm{Vcc}=2.2 \mathrm{~V}$ |  | 70 | 140 | 300 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| Rfxcln | Feedback resistance | XCIN |  |  | - | 8 | - | $\mathrm{M} \Omega$ |
| Vram | RAM hold voltage |  | During stop mode |  | 1.8 | - | - | V |

Note:

1. $1.8 \mathrm{~V} \leq \mathrm{Vcc}<2.7 \mathrm{~V}$ and Topr $=-20$ to $85^{\circ} \mathrm{C}\left(\mathrm{N}\right.$ version) $/-40$ to $85^{\circ} \mathrm{C}$ ( D version), $\mathrm{f}(\mathrm{XIN})=5 \mathrm{MHz}$, unless otherwise specified.

Table 5.30 Electrical Characteristics (6) [1.8 V $\leq \operatorname{Vcc}<2.7 \mathrm{~V}]$
(Topr $=-20$ to $85^{\circ} \mathrm{C}$ ( N version) / -40 to $85^{\circ} \mathrm{C}$ ( D version), unless otherwise specified.)

| Symbol | Parameter | Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power supply current ( $\mathrm{Vcc}=1.8$ to 2.7 V ) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN $=5 \mathrm{MHz}$ (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 2.2 | - | mA |
|  |  |  | $\mathrm{XIN}=5 \mathrm{MHz}$ (square wave) <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 0.8 | - | mA |
|  |  | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO-F $=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ No division | - | 2.5 | 10 | mA |
|  |  |  | XIN clock off High-speed on-chip oscillator on fOCO-F $=5 \mathrm{MHz}$ Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8 | - | 1.7 | - | mA |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator on fOCO-F $=4 \mathrm{MHz}$ <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> Divide-by-16 <br> MSTIIC = MSTTRD $=$ MSTTRC $=1$ | - | 1 | - | mA |
|  |  | Low-speed on-chip oscillator mode | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ Divide-by-8, FMR27 = 1, VCA20 $=0$ | - | 90 | 300 | $\mu \mathrm{A}$ |
|  |  | Low-speed clock mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ No division FMR27 = 1, VCA20 $=0$ | - | 80 | 350 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ <br> No division <br> Program operation on RAM <br> Flash memory off, FMSTP $=1$, VCA20 $=0$ | - | 40 | - | $\mu \mathrm{A}$ |
|  |  | Wait mode | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock operation <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 15 | 90 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off <br> Low-speed on-chip oscillator on $=125 \mathrm{kHz}$ <br> While a WAIT instruction is executed <br> Peripheral clock off <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 4 | 80 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on $=32 \mathrm{kHz}$ (peripheral clock off) <br> While a WAIT instruction is executed <br> VCA27 $=$ VCA26 $=$ VCA25 $=0$ <br> VCA20 = 1 | - | 3.5 | - | $\mu \mathrm{A}$ |
|  |  | Stop mode | XIN clock off, Topr $=25^{\circ} \mathrm{C}$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 = VCA26 = VCA25 }=0$ | - | 2.0 | 5 | $\mu \mathrm{A}$ |
|  |  |  | XIN clock off, Topr $=85^{\circ} \mathrm{C}$ <br> High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 <br> Peripheral clock off $\text { VCA27 = VCA26 = VCA25 }=0$ | - | 5.0 | - | $\mu \mathrm{A}$ |

## Timing requirements

(Unless Otherwise Specified: Vcc $=2.2 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at Topr $=25^{\circ} \mathrm{C}$ )
Table 5.31 External Clock Input (XOUT, XCIN)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 200 | - | ns |
| twh(XOUT) | XOUT input "H" width | 90 | - | ns |
| tWL(XOUT) | XOUT input "L" width | 90 | - | ns |
| tc(XCIN) | XCIN input cycle time | 14 | - | $\mu \mathrm{s}$ |
| twh(XCIN) | XCIN input "H" width | 7 | - | $\mu \mathrm{s}$ |
| tWL(XCIN) | XCIN input "L" width | 7 | - | $\mu \mathrm{S}$ |



Figure 5.16 External Clock Input Timing Diagram when Vcc $=2.2 \mathrm{~V}$

Table 5.32 TRAIO Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TRAIO) | TRAIO input cycle time | 500 | - |  |
| twh(TRAIO) | TRAIO input "H" width | 200 | - | ns |
| twL(TRAIO) | TRAIO input "L" width | 200 | - | ns |



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.33 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 800 | - | ns |
| tw(CKH) | CLKi input "H" width | 400 | - | ns |
| tw(CKL) | CLKi input "L" width | 400 | - | ns |
| td(C-Q) | TXDi output delay time | - | 200 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 150 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

$\mathrm{i}=0$ to 2


Figure 5.18 Serial Interface Timing Diagram when $\mathrm{Vcc}=2.2 \mathrm{~V}$

Table 5.34 External Interrupt $\overline{\operatorname{INTi}}(\mathbf{i}=\mathbf{0}, \mathbf{1}, \mathbf{3}) \operatorname{Input}$, Key Input Interrupt $\overline{\mathrm{KII}} \mathbf{( i = 0}$ to $\mathbf{3})$

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi input "H" width, } \overline{\text { Kli }} \text { input "H" width }}$ | $1000{ }^{(1)}$ | - | ns |
| tw(INL) |  | 1000 (2) | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input HIGH width of either ( $1 /$ digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input LOW width of either (1/digital filter clock frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc

$$
=2.2 \mathrm{~V}
$$

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.

| ge C | AS | us Cod | STT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P-LQFP32-7x7-0.80 | 032 | -A |  |  |  |  |  |  |  |
| NOTE) <br> 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION $" * 3$ " DOES NOT INCLUDE TRIM OFFSET. <br> Terminal cross sectionReference <br> Symbol Dimension in Millimeters   <br>  Min Nom Max <br> D 6.9 7.0 7.1 <br> E 6.9 7.0 7.1 <br> $\mathrm{~A}_{2}$ - 1.4 - <br> $\mathrm{H}_{\mathrm{D}}$ 8.8 9.0 9.2 <br> $\mathrm{H}_{\mathrm{E}}$ 8.8 9.0 9.2 <br> A - - 1.7 <br> $\mathrm{~A}_{1}$ 0 0.1 0.2 <br> $\mathrm{~b}_{\mathrm{p}}$ 0.32 0.37 0.42 <br> $\mathrm{~b}_{1}$ - 0.35 - <br> c 0.09 0.145 0.20 <br> $\mathrm{c}_{1}$ - 0.125 - <br> $\theta$ $0^{\circ}$ - $8^{\circ}$ <br> e - 0.8 - <br> x - - 0.20 <br> y - - 0.10 <br> $\mathrm{Z}_{\mathrm{D}}$ - 0.7 - <br> $\mathrm{Z}_{\mathrm{E}}$ - 0.7 - <br> L 0.3 0.5 0.7 <br> $\mathrm{~L}_{1}$ - 1.0 - |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |

## REVISION HISTORY

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :--- |
|  |  | Page | Summary |
| 0.01 | Sep. 01, 2009 | - | First Edition issued |
| 1.00 | Aug. 24, 2010 | All | "Preliminary" and "Under development" deleted |
|  |  | 4 | Table1.3 revised |
|  |  | 26 to 52 | "5. Electrical Characteristics" added |
|  |  |  |  |

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.


## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer soffware alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## RENESAS

SALES OFFICES
Renesas Electronics Corporation
http://www.renesas.com
Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc.
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130
Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: $+49-211-65030$, Fax: $+49-211-6503-1327$
Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No. 27 ZhichunLu Haidian District, Beijing 100083, P.R.China
-823-1
Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858/-7898
Tel: +86 -21-5877-1818, Fax: $+86-21-6887-7858 /-7898$
Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044
Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwan
Renesas Electronics Singapore Pte. Ltd.
Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, \#06-1, keppel Bay Tower, Singapore 098632
1 harbourfront Avenue, \#06-10, keppel Bay
Tel: $+65-6213-0200$, Fax: $+65-6278-8001$
Renesas Electronics Malaysia Sdn.Bhd.
Unit 906 , Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: $+60-3-7955-9390$, Fax: $+60-3-7955-9510$
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or BIdg. $720-2$ Yeo
11F., Samik Lavied' or Bldg., $720-2$ Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: $+82-2-558-3737$, Fax: $+82-2-558-5141$
Te:

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 16-bit Microcontrollers - MCU category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
M30302FCPFP\#U3 MB90F036APMC-GSE1 MB90F428GCPFR-GSE1 MB96F683RBPMC-GSAE1 R5F10MMGDFB\#30
R5F111PGGFB\#30 R5F117BCGNA\#20 DF3026XBL25V DF36014GFTV DF36014GFXV DF36024GFTV DF36034GFPV
R5F11B7EANA\#U0 R5F21172DSP\#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F345CAPFR-GSE1 MB90F568PMCR-
GE1 MB96F395RSAPMC-GSE2 DF36024GFXV MB96F018RBPMC-GSE1 MB90F867ASPFR-GE1 DF2239FA20IV R5F117BCGFP\#30
LC88F58B0AU-SQFPH MB90F548GPF-GE1 MB90214PF-GT-310-BND-AE1 MB90F342CESPQC-GSE2 MB90F428GAPF-GSE1
ML620Q504H-NNNTBWBX S912ZVH128F2VLL UPD78F1500AGK-GAK-AX HD64F3337SF16V MB90F428GCPF-GSE1
MB90F342ESPMC-G-JNE1 MB90022PF-GS-358E1 MB96F395RWAPMC-GSE2 MB96395RSAPMC-GS-110E2 MB90F883CSPMC-GE1
S912ZVHY64F1CLL S912ZVHY64F1VLQ ST10F280 MB96F338RSAPMCR-GK5E2 CY90096PF-G-002-BND-ERE1 ML62Q1569-
NNNGAZ0AX ML62Q1739-NNNGAZ0AX ML62Q1749-NNNGAZ0AX ML62Q1579-NNNGAZ0AX ML62Q1559-NNNGAZ0AX
ML62Q1729-NNNGAZ0AX

