## 1. Overview

### 1.1 Features

The M16C/63 Group microcomputer (MCU) incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address space (expandable to 4 MB ), and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

This MCU consumes low power, and supports operating modes that allow additional power control. The MCU also uses an anti-noise configuration to reduce emissions of electromagnetic noise and is designed to withstand electromagnetic interference (EMI). By integrating many of the peripheral functions, including the multifunction timer and serial interface, the number of system components has been reduced.

### 1.1.1 Applications

This MCU can be used in audio components, cameras, televisions, household appliances, office equipment, communication devices, mobile devices, industrial equipment, and other applications.

### 1.2 Specifications

The M16C/63 Group includes 100-pin and 80-pin packages. Table 1.1 to Table 1.4 list specifications.
Table 1.1 Specifications for the 100-Pin Package (1/2)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | M16C/60 Series core <br> (multiplier: 16 bit $\times 16$ bit $\rightarrow 32$ bit, <br> multiply and accumulate instruction: 16 bit $\times 16$ bit +32 bit $\rightarrow 32$ bit) <br> - Number of basic instructions: 91 <br> - Minimum instruction execution time: $\begin{aligned} & 50.0 \mathrm{~ns}(\mathrm{f}(\mathrm{BCLK})=20 \mathrm{MHz}, \mathrm{VCC} 1=\mathrm{VCC} 2=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 100.0 \mathrm{~ns}(\mathrm{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \mathrm{VCC1}=\mathrm{VCC2}=2.1 \text { to below } 2.7 \mathrm{~V}) \\ & 200.0 \mathrm{~ns}(\mathrm{f}(\mathrm{BCLK})=5 \mathrm{MHz}, \mathrm{VCC1}=\mathrm{VCC2}=1.8 \mathrm{~V}) \end{aligned}$ <br> - Operating modes: Single-chip, memory expansion, and microprocessor |
| Memory | ROM, RAM, data flash | See Table 1.5 "Product List". |
| Voltage Detection | Voltage detector | - Power-on reset <br> - 3 voltage detection points (detection level of voltage detection 0 and 1 selectable) |
| Clock | Clock generator | - 4 circuits: Main clock, sub clock, low-speed on-chip oscillator ( 125 kHz ), high-speed on-chip oscillator ( $40 \mathrm{MHz} \pm 10 \%$ ) <br> - Oscillation stop detection: Main clock oscillation stop/restart detection function <br> - Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16 Sub clock frequency divider circuit: Divide ratio selectable from 1 and 2 <br> - Power saving features: Wait mode, stop mode <br> - Real-time clock |
| External Bus Expansion | Bus memory expansion | - Address space: 1 MB <br> - External bus interface: 0 to 8 waits inserted, 4 chip select outputs, memory area expansion function (expandable to 4 MB ), 3 V and 5 V interfaces <br> - Bus format: Separate bus or multiplexed bus selectable, data bus width selectable ( 8 or 16 bits), number of address buses selectable (12, 16, or 20) |
| I/O Ports | Programmable I/O ports | - CMOS I/O ports: 85 (selectable pull-up resistors) <br> - N -channel open drain ports: 3 |
| Interrupts |  | - Interrupt vectors: 70 <br> - External interrupt inputs: 17 ( $\overline{\mathrm{NMI}}, \overline{\mathrm{INT}} \times 8$, key input $\times 8$ ) <br> - Interrupt priority levels: 7 |
| Watchdog Timer |  | 15 -bit timer $\times 1$ (with prescaler) Automatic reset start function selectable |
| DMA | DMAC | - 4 channels, cycle steal mode <br> - Trigger sources: 43 <br> - Transfer modes: 2 (single transfer, repeat transfer) |

Table 1.2 Specifications for the 100-Pin Package (2/2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timers | Timer A | 16 -bit timer $\times 5$ <br> Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode <br> Event counter two-phase pulse signal processing (two-phase encoder input) $\times 3$ <br> Programmable output mode $\times 3$ |
|  | Timer B | ```16-bit timer }\times Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode``` |
|  | Three-phase motor control timer functions | - Three-phase inverter control (timer A1, timer A2, timer A4, timer B2) <br> - On-chip dead time timer |
|  | Real-time clock | - Count: seconds, minutes, hours, days of the week, months, years <br> - Periodic interrupt: $0.25 \mathrm{~s}, 0.5 \mathrm{~s}$ <br> - Automatic correction function |
|  | PWM function | 8 bits $\times 2$ |
|  | Remote control signal receiver | - 2 circuits <br> - 4 wave pattern matchings (differentiate wave pattern for headers, data 0 , data 1, and special data) <br> - 6-byte receive buffer (1 circuit only) <br> - Operating frequency of 32 kHz |
| Serial Interface | UART0 to UART2, UART5 to UART7 | Clock synchronous/asynchronous $\times 6$ channels ${ }^{12}$ C-bus, IEBus, special mode 2 SIM (UART2) |
|  | SI/O3, SI/O4 | Clock synchronization only $\times 2$ channels |
| Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus Interface |  | 1 channel |
| CEC Functions (2) |  | CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz |
| A/D Converter |  | 10-bit resolution $\times 26$ channels, including sample and hold function Conversion time: $2.15 \mu \mathrm{~s}$ |
| D/A Converter |  | 8-bit resolution $\times 2$ circuits |
| CRC Calculator |  | CRC-CCITT ( $X^{16}+X^{12}+X^{5}+1$ ), CRC-16 ( $X^{16}+X^{15}+X^{2}+1$ ) compliant |
| Flash Memory |  | - Program and erase power supply voltage: 2.7 to 5.5 V <br> - Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash) <br> - Program security: ROM code protect, ID code check |
| Debug Functions |  | On-chip debug, on-board flash rewrite, address match interrupt $\times 4$ |
| Operation Frequency/Supply Voltage |  | $\begin{aligned} & 5 \mathrm{MHz} / \mathrm{VCC} 1=1.8 \text { to } 5.5 \mathrm{~V}, \mathrm{VCC2}=1.8 \mathrm{~V} \text { to } \mathrm{VCC1} \\ & 10 \mathrm{MHz} / \mathrm{VCC} 1=2.1 \text { to } 5.5 \mathrm{~V}, \mathrm{VCC2}=2.1 \mathrm{~V} \text { to } \mathrm{VCC} 1 \\ & 20 \mathrm{MHz} / \mathrm{VCC} 1=2.7 \text { to } 5.5 \mathrm{~V}, \mathrm{VCC} 2=2.7 \mathrm{~V} \text { to } \mathrm{VCC} 1 \end{aligned}$ |
| Current Consumption |  | Described in Electrical Characteristics |
| Operating Temperature |  | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (1) |
| Package |  | $\begin{aligned} & \text { 100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) } \\ & \text { 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A) } \\ & \text { 100-pin LGA: PTLG0100KA-A (Previous package code: } 100 \mathrm{~F} 0 \mathrm{M} \text { ) } \end{aligned}$ |

Notes:

1. See Table 1.5 "Product List" for the operating temperature.
2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

Table 1.3 Specifications for the 80-Pin Package (1/2)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | M16C/60 Series core <br> (multiplier: 16 bit $\times 16$ bit $\rightarrow 32$ bit, <br> multiply and accumulate instruction: 16 bit $\times 16$ bit +32 bit $\rightarrow 32$ bit) <br> - Number of basic instructions: 91 <br> - Minimum instruction execution time: $\begin{aligned} & 50.0 \mathrm{~ns}(f(\mathrm{BCLK})=20 \mathrm{MHz}, \mathrm{VCC1}=2.7 \text { to } 5.5 \mathrm{~V}) \\ & 100.0 \mathrm{~ns}(f(\mathrm{BCLK})=10 \mathrm{MHz}, \mathrm{VCC} 1=2.1 \text { to below } 2.7 \mathrm{~V}) \\ & 200.0 \mathrm{~ns}(f(\mathrm{BCLK})=5 \mathrm{MHz}, \mathrm{VCC1}=1.8 \mathrm{~V}) \end{aligned}$ <br> - Operating mode: Single-chip |
| Memory | ROM, RAM, data flash | See Table 1.5 "Product List". |
| Voltage Detection | Voltage detector | - Power-on reset <br> - 3 voltage detection points (detection level of voltage detection 0 and 1 selectable) |
| Clock | Clock generator | - 4 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz), high-speed on-chip oscillator ( $40 \mathrm{MHz} \pm 10 \%$ ) <br> - Oscillation stop detection: Main clock oscillation stop/restart detection function <br> - Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16 Sub clock frequency divider circuit: Divide ratio selectable from 1 and 2 <br> - Power saving features: Wait mode, stop mode <br> - Real-time clock |
| External Bus Expansion | Bus memory expansion | None |
| I/O Ports | Programmable I/O ports | - CMOS I/O ports: 68 (selectable pull-up resistors) <br> - N -channel open drain ports: 3 |
| Interrupts |  | - Interrupt vectors: 70 <br> - External interrupt inputs: 14 ( $\overline{\mathrm{NMI}}, \overline{\mathrm{INT}} \times 5$, key input $\times 8$ ) <br> - Interrupt priority levels: 7 |
| Watchdog Timer |  | 15 -bit timer $\times 1$ (with prescaler) Automatic reset start function selectable |
| DMA | DMAC | - 4 channels, cycle steal mode <br> - Trigger sources: 43 <br> - Transfer modes: 2 (single transfer, repeat transfer) |

Table 1.4 Specifications for the 80-Pin Package (2/2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timers | Timer A | ```16-bit timer }\times Timer mode }\times Event counter mode, one-shot timer mode, pulse width modulation (PWM) mode × 3 Event counter two-phase pulse signal processing (two-phase encoder input) × 2 Programmable output mode }\times``` |
|  | Timer B | $\begin{aligned} & \text { 16-bit timer } \times 6 \\ & \text { Timer mode } \times 6 \\ & \text { Event counter mode, pulse period measurement mode, pulse width } \\ & \text { measurement mode } \times 5 \end{aligned}$ |
|  | Three-phase motor control timer functions | None |
|  | Real-time clock | - Count: seconds, minutes, hours, days of the week, months, years <br> - Periodic interrupt: $0.25 \mathrm{~s}, 0.5 \mathrm{~s}$ <br> - Automatic correction function |
|  | PWM function | 8 bits $\times 2$ |
|  | Remote control signal receiver | - 2 circuits <br> - 4 wave pattern matchings (differentiate wave pattern for headers, data 0 , data 1, and special data) <br> - 6-byte receive buffer (1 circuit only) <br> - Operating frequency of 32 kHz |
| Serial Interface | UART0 to UART2, UART5 | Clock synchronous/asynchronous $\times 3$ channels <br> $I^{2} \mathrm{C}$-bus, IEBus, special mode 2 <br> Clock asynchronous $\times 1$ channel <br> ${ }^{2}$ ² C-bus, IEBus, SIM |
|  | SI/O3, SI/O4 | Clock synchronization only $\times 2$ channels (SI/O3 is used for transmission only) |
| Multi-master ${ }^{2} \mathrm{C}$ C-bus Interface |  | 1 channel |
| CEC Functions (2) |  | CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz |
| A/D Converter |  | 10-bit resolution $\times 26$ channels, including sample and hold function Conversion time: $2.15 \mu \mathrm{~s}$ |
| D/A Converter |  | 8-bit resolution $\times 2$ circuits |
| CRC Calculator |  | $\begin{aligned} & \text { CRC-CCITT }\left(X^{16}+X^{12}+X^{5}+1\right), \\ & \text { CRC-16 }\left(X^{16}+X^{15}+X^{2}+1\right) \text { compliant } \end{aligned}$ |
| Flash Memory |  | - Program and erase power supply voltage: 2.7 to 5.5 V <br> - Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash) <br> - Program security: ROM code protect, ID code check |
| Debug Functions |  | On-chip debug, on-board flash rewrite, address match interrupt $\times 4$ |
| Operation Frequency/Supply Voltage |  | $5 \mathrm{MHz} / \mathrm{VCC} 1=1.8$ to 5.5 V $10 \mathrm{MHz} / \mathrm{VCC} 1=2.1$ to 5.5 V $20 \mathrm{MHz} / \mathrm{VCC} 1=2.7$ to 5.5 V |
| Current Consumption |  | Described in Electrical Characteristics |
| Operating Temperature |  | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}{ }^{(1)}$ |
| Package |  | 80-pin LQFP: PLQP0080KB-A (Previous package code: 80P6Q-A) |

## Notes:

1. See Table 1.5 "Product List" for the operating temperature.
2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

### 1.3 Product List

Table 1.5 lists product information. Figure 1.1 shows the Part No., with Memory Size and Package, and Figure 1.2 and Figure 1.3 shows the Marking Diagram (Top View).

Table 1.5 Product List
As of November, 2012

| Part No. | ROM Capacity |  |  | RAM Capacity | Package Code | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program ROM 1 | Program ROM 2 | Data flash |  |  |  |
| R5F363A6NFA | 128 KB | 16 KB | $\begin{gathered} 4 \mathrm{~KB} \\ \times 2 \text { blocks } \end{gathered}$ | 12 KB | PRQP0100JD-B | Operating temperature $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363A6NFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363A6NLG |  |  |  |  | PTLG0100KA-A |  |
| R5F363B6NFE |  |  |  |  | PLQP0080KB-A |  |
| R5F363A6DFA |  |  |  |  | PRQP0100JD-B | Operating temperature $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363A6DFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363B6DFE |  |  |  |  | PLQP0080KB-A |  |
| R5F363AENFA | 256 KB | 16 KB | $\begin{gathered} 4 \mathrm{~KB} \\ \times 2 \text { blocks } \end{gathered}$ | 20 KB | PRQP0100JD-B | Operating temperature $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AENFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363AENLG |  |  |  |  | PTLG0100KA-A |  |
| R5F363BENFE |  |  |  |  | PLQP0080KB-A |  |
| R5F363AEDFA |  |  |  |  | PRQP0100JD-B | Operating temperature $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AEDFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363BEDFE |  |  |  |  | PLQP0080KB-A |  |
| R5F363AKNFA | 384 KB | 16 KB | $\begin{array}{r} 4 \mathrm{~KB} \\ \times 2 \text { blocks } \end{array}$ | 31 KB | PRQP0100JD-B | Operating temperature $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AKNFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363AKNLG |  |  |  |  | PTLG0100KA-A |  |
| R5F363AKDFA |  |  |  |  | PRQP0100JD-B | Operating temperature $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AKDFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363AMNFA | 512 KB | 16 KB | $\begin{gathered} 4 \mathrm{~KB} \\ \times 2 \text { blocks } \end{gathered}$ | 31 KB | PRQP0100JD-B | Operating temperature $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AMNFB |  |  |  |  | PLQP0100KB-A |  |
| R5F363AMNLG |  |  |  |  | PTLG0100KA-A |  |
| R5F363AMDFA |  |  |  |  | PRQP0100JD-B | Operating temperature $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| R5F363AMDFB |  |  |  |  | PLQP0100KB-A |  |

(D): Under development
(P): Planning

Previous package codes are as follows:
PRQP0100JD-B: 100P6F-A
PLQP0100KB-A: 100P6Q-A
PTLG0100KA-A: 100F0M
PLQP0080KB-A: 80P6Q-A


Figure 1.1 Part No., with Memory Size and Package


Figure 1.2 Marking Diagram (Top View) (1/2)


Figure 1.3 Marking Diagram (Top View) (2/2)

### 1.4 Block Diagram

Figure 1.4 and Figure 1.5 show block diagrams.


Figure 1.4 Block Diagram for the 100-Pin Package


Figure 1.5 Block Diagram for the 80-Pin Package

### 1.5 Pin Assignments

Figure 1.6 to Figure 1.9 show pin assignments. Table 1.6 to Table 1.9 list pin names.


Figure 1.6 Pin Assignment for the 100-Pin Package


Figure 1.7 Pin Assignment for the 100-Pin Package


Figure 1.8 Pin Assignment for the 100-Pin Package

Table 1.6 Pin Names for the 100-Pin Package (1/2)

| Pin No. |  |  | Control Pin | Port | I/O Pin for Peripheral Function |  |  |  | Bus Control Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FA | FB | LG |  |  | Interrupt | Timer | Serial interface | A/D converter, D/A converter |  |
| 1 | 99 | B2 |  | P9_6 |  |  | SOUT4 | ANEX1 |  |
| 2 | 100 | A2 |  | P9_5 |  |  | CLK4 | ANEX0 |  |
| 3 | 1 | A1 |  | P9_4 |  | TB4IN/PWM1 |  | DA1 |  |
| 4 | 2 | E4 |  | P9_3 |  | TB3IN/PWM0 |  | DA0 |  |
| 5 | 3 | B1 |  | P9_2 |  | TB2IN/PMC0 | SOUT3 |  |  |
| 6 | 4 | D3 |  | P9_1 |  | TB1IN/PMC1 | SIN3 |  |  |
| 7 | 5 | C2 |  | P9_0 |  | TBOIN | CLK3 |  |  |
| 8 | 6 | C1 | BYTE |  |  |  |  |  |  |
| 9 | 7 | D2 | CNVSS |  |  |  |  |  |  |
| 10 | 8 | D1 | XCIN | P8_7 |  |  |  |  |  |
| 11 | 9 | E3 | XCOUT | P8_6 |  |  |  |  |  |
| 12 | 10 | E2 | $\overline{\text { RESET }}$ |  |  |  |  |  |  |
| 13 | 11 | E1 | XOUT |  |  |  |  |  |  |
| 14 | 12 | F3 | VSS |  |  |  |  |  |  |
| 15 | 13 | F2 | XIN |  |  |  |  |  |  |
| 16 | 14 | F1 | VCC1 |  |  |  |  |  |  |
| 17 | 15 | G2 |  | P8_5 | $\overline{\mathrm{NMII}}$ | $\overline{\text { SD }}$ | CEC |  |  |
| 18 | 16 | F5 |  | P8_4 | $\overline{\text { INT2 }}$ | ZP |  |  |  |
| 19 | 17 | G3 |  | P8_3 | $\overline{\text { INT1 }}$ |  |  |  |  |
| 20 | 18 | G1 |  | P8_2 | $\overline{\text { INTO }}$ |  |  |  |  |
| 21 | 19 | F4 |  | P8_1 |  | TA4IN/ $\bar{U}$ | $\overline{\text { CTS5 } / \overline{R T S 5}}$ |  |  |
| 22 | 20 | H1 |  | P8_0 |  | TA4OUT/U | RXD5/SCL5 |  |  |
| 23 | 21 | H2 |  | P7_7 |  | TA3IN | CLK5 |  |  |
| 24 | 22 | G4 |  | P7_6 |  | TA3OUT | TXD5/SDA5 |  |  |
| 25 | 23 | H3 |  | P7_5 |  | TA2IN/ $\bar{W}$ |  |  |  |
| 26 | 24 | J1 |  | P7_4 |  | TA2OUT/W |  |  |  |
| 27 | 25 | J2 |  | P7_3 |  | TA1IN/ $\overline{\mathrm{V}}$ | $\overline{\text { CTS2/RTS2 }}$ |  |  |
| 28 | 26 | K1 |  | P7_2 |  | TA1OUT/V | CLK2 |  |  |
| 29 | 27 | K2 |  | P7_1 |  | TAOIN/TB5IN | RXD2/SCL2/SCLMM |  |  |
| 30 | 28 | J3 |  | P7_0 |  | TA0OUT | TXD2/SDA2/SDAMM |  |  |
| 31 | 29 | H4 |  | P6_7 |  |  | TXD1/SDA1 |  |  |
| 32 | 30 | K3 |  | P6_6 |  |  | RXD1/SCL1 |  |  |
| 33 | 31 | G5 |  | P6_5 |  |  | CLK1 |  |  |
| 34 | 32 | J4 |  | P6_4 |  |  | $\overline{\mathrm{CTS} 1 / \overline{R T S} 1 / \overline{\mathrm{CTSO}} / ~}$ CLKS1 |  |  |
| 35 | 33 | K4 |  | P6_3 |  |  | TXD0/SDA0 |  |  |
| 36 | 34 | H5 |  | P6_2 |  |  | RXD0/SCL0 |  |  |
| 37 | 35 | J5 |  | P6_1 |  |  | CLKO |  |  |
| 38 | 36 | K5 |  | P6_0 |  | TRHO | $\overline{\mathrm{CTSO}} / \overline{\mathrm{RTSO}}$ |  |  |
| 39 | 37 | G6 | CLKOUT | P5_7 |  |  |  |  | $\overline{\text { RDY }}$ |
| 40 | 38 | H6 |  | P5_6 |  |  |  |  | ALE |
| 41 | 39 | J6 |  | P5_5 |  |  |  |  | $\overline{\text { HOLD }}$ |
| 42 | 40 | K6 |  | P5_4 |  |  |  |  | $\overline{\text { HLDA }}$ |
| 43 | 41 | H7 |  | P5_3 |  |  |  |  | BCLK |
| 44 | 42 | J7 |  | P5_2 |  |  |  |  | $\overline{\mathrm{RD}}$ |
| 45 | 43 | K7 |  | P5_1 |  |  |  |  | $\overline{\text { WRH/BHE }}$ |
| 46 | 44 | K8 |  | P5_0 |  |  |  |  | WRL/WR |
| 47 | 45 | G7 |  | P4_7 |  | PWM1 | TXD7/SDA7 |  | $\overline{\mathrm{CS3}}$ |
| 48 | 46 | J8 |  | P4_6 |  | PWM0 | RXD7/SCL7 |  | $\overline{\mathrm{CS} 2}$ |
| 49 | 47 | H8 |  | P4_5 |  |  | CLK7 |  | $\overline{\mathrm{CS1}}$ |
| 50 | 48 | G8 |  | P4_4 |  |  | CTS7/RTS7 |  | $\overline{\mathrm{CSO}}$ |

Table 1.7 Pin Names for the 100-Pin Package (2/2)

| Pin No. |  |  | Control Pin | Port | I/O Pin for Peripheral Function |  |  |  | Bus Control Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FA | FB | LG |  |  | Interrupt | Timer | Serial interface | A/D converter, D/A converter |  |
| 51 | 49 | K9 |  | P4_3 |  |  |  |  | A19 |
| 52 | 50 | K10 |  | P4_2 |  |  |  |  | A18 |
| 53 | 51 | J10 |  | P4_1 |  |  |  |  | A17 |
| 54 | 52 | J9 |  | P4_0 |  |  |  |  | A16 |
| 55 | 53 | H9 |  | P3_7 |  |  |  |  | A15 |
| 56 | 54 | H10 |  | P3_6 |  |  |  |  | A14 |
| 57 | 55 | F6 |  | P3_5 |  |  |  |  | A13 |
| 58 | 56 | F7 |  | P3_4 |  |  |  |  | A12 |
| 59 | 57 | G9 |  | P3_3 |  |  |  |  | A11 |
| 60 | 58 | G10 |  | P3_2 |  |  |  |  | A10 |
| 61 | 59 | F8 |  | P3_1 |  |  |  |  | A9 |
| 62 | 60 | F9 | VCC2 |  |  |  |  |  |  |
| 63 | 61 | F10 |  | P3_0 |  |  |  |  | A8, [A8/D7] |
| 64 | 62 | E8 | VSS |  |  |  |  |  |  |
| 65 | 63 | E9 |  | P2_7 |  |  |  | AN2_7 | A7, [A7/D7], [A7/D6] |
| 66 | 64 | E10 |  | P2_6 |  |  |  | AN2_6 | A6, [A6/D6], [A6/D5] |
| 67 | 65 | E7 |  | P2_5 | $\overline{\text { INT7 }}$ |  |  | AN2_5 | A5, [A5/D5], [A5/D4] |
| 68 | 66 | D7 |  | P2_4 | $\overline{\text { INT6 }}$ |  |  | AN2_4 | A4, [A4/D4], [A4/D3] |
| 69 | 67 | D8 |  | P2_3 |  |  |  | AN2_3 | A3, [A3/D3], [A3/D2] |
| 70 | 68 | D10 |  | P2_2 |  |  |  | AN2_2 | A2, [A2/D2], [A2/D1] |
| 71 | 69 | D9 |  | P2_1 |  |  |  | AN2_1 | A1, [A1/D1], [A1/D0] |
| 72 | 70 | C10 |  | P2_0 |  |  |  | AN2_0 | AO, [AO/DO], A0 |
| 73 | 71 | C9 |  | P1_7 | $\overline{\text { INT5 }}$ | IDU |  |  | D15 |
| 74 | 72 | E6 |  | P1_6 | $\overline{\text { INT4 }}$ | IDW |  |  | D14 |
| 75 | 73 | B9 |  | P1_5 | $\overline{\text { INT3 }}$ | IDV |  |  | D13 |
| 76 | 74 | B10 |  | P1_4 |  |  |  |  | D12 |
| 77 | 75 | A10 |  | P1_3 |  |  | TXD6/SDA6 |  | D11 |
| 78 | 76 | A9 |  | P1_2 |  |  | RXD6/SCL6 |  | D10 |
| 79 | 77 | C8 |  | P1_1 |  |  | CLK6 |  | D9 |
| 80 | 78 | C7 |  | P1_0 |  |  | $\overline{\text { CTS6/RTS6 }}$ |  | D8 |
| 81 | 79 | A8 |  | P0_7 |  |  |  | ANO_7 | D7 |
| 82 | 80 | B8 |  | P0_6 |  |  |  | ANO_6 | D6 |
| 83 | 81 | D6 |  | P0_5 |  |  |  | ANO_5 | D5 |
| 84 | 82 | B7 |  | P0_4 |  |  |  | ANO_4 | D4 |
| 85 | 83 | A7 |  | P0_3 |  |  |  | ANO_3 | D3 |
| 86 | 84 | B6 |  | P0_2 |  |  |  | ANO_2 | D2 |
| 87 | 85 | C6 |  | P0_1 |  |  |  | ANO_1 | D1 |
| 88 | 86 | E5 |  | P0_0 |  |  |  | ANO_0 | D0 |
| 89 | 87 | D5 |  | P10_7 | $\overline{\mathrm{K} 13}$ |  |  | AN7 |  |
| 90 | 88 | A6 |  | P10_6 | $\overline{\mathrm{K} 12}$ |  |  | AN6 |  |
| 91 | 89 | B5 |  | P10_5 | $\overline{\mathrm{K} 11}$ |  |  | AN5 |  |
| 92 | 90 | A5 |  | P10_4 | $\overline{\mathrm{KIO}}$ |  |  | AN4 |  |
| 93 | 91 | C5 |  | P10_3 | $\overline{\mathrm{K} 17}$ |  |  | AN3 |  |
| 94 | 92 | B4 |  | P10_2 | $\overline{\mathrm{K} 16}$ |  |  | AN2 |  |
| 95 | 93 | A4 |  | P10_1 | $\overline{\mathrm{KI} 5}$ |  |  | AN1 |  |
| 96 | 94 | C4 | AVSS |  |  |  |  |  |  |
| 97 | 95 | D4 |  | P10_0 | $\overline{\mathrm{K} 14}$ |  |  | ANO |  |
| 98 | 96 | A3 | VREF |  |  |  |  |  |  |
| 99 | 97 | B3 | AVCC |  |  |  |  |  |  |
| 100 | 98 | C3 |  | P9_7 |  |  | SIN4 | $\overline{\text { ADTRG }}$ |  |



Figure 1.9 Pin Assignment for the 80-Pin Package

Table 1.8 Pin Names for the 80-Pin Package (1/2)

| Pin No. | Control Pin | Port | I/O Pin for Peripheral Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt | Timer | Serial interface | A/D converter, D/A converter |
| 1 |  | P9_5 |  |  | CLK4 | ANEX0 |
| 2 |  | P9_4 |  | TB4IN/PWM1 |  | DA1 |
| 3 |  | P9_3 |  | TB3IN/PWM0 |  | DA0 |
| 4 |  | P9_2 |  | TB2IN/PMC0 | SOUT3 |  |
| 5 |  | P9_0 |  | TBOIN | CLK3 |  |
| 6 | CNVSS |  |  |  |  |  |
| 7 | XCIN | P8_7 |  |  |  |  |
| 8 | XCOUT | P8_6 |  |  |  |  |
| 9 | $\overline{\text { RESET }}$ |  |  |  |  |  |
| 10 | XOUT |  |  |  |  |  |
| 11 | VSS |  |  |  |  |  |
| 12 | XIN |  |  |  |  |  |
| 13 | VCC1 |  |  |  |  |  |
| 14 |  | P8_5 | $\overline{\mathrm{NMI}}$ |  | CEC |  |
| 15 |  | P8_4 | $\overline{\text { INT2 }}$ | ZP |  |  |
| 16 |  | P8_3 | $\overline{\text { NT1 }}$ |  |  |  |
| 17 |  | P8_2 | $\overline{\text { INTO }}$ |  |  |  |
| 18 |  | P8_1 |  | TA4IN | $\overline{\text { CTS5 } / \overline{R T S 5}}$ |  |
| 19 |  | P8_0 |  | TA4OUT | RXD5/SCL5 |  |
| 20 |  | P7_7 |  | TA3IN | CLK5 |  |
| 21 |  | P7_6 |  | TA3OUT | TXD5/SDA5 |  |
| 22 |  | P7_1 |  | TA0IN/TB5IN | RXD2/SCL2/SCLMM |  |
| 23 |  | P7_0 |  | TA0OUT | TXD2/SDA2/SDAMM |  |
| 24 |  | P6_7 |  |  | TXD1/SDA1 |  |
| 25 |  | P6_6 |  |  | RXD1/SCL1 |  |
| 26 |  | P6_5 |  |  | CLK1 |  |
| 27 |  | P6_4 |  |  | $\overline{\mathrm{CTS}} 1 / \overline{\mathrm{RTS} 1 / \overline{\mathrm{CTSO}} /}$ CLKS1 |  |
| 28 |  | P6_3 |  |  | TXD0/SDA0 |  |
| 29 |  | P6_2 |  |  | RXDO/SCL0 |  |
| 30 |  | P6_1 |  |  | CLK0 |  |
| 31 |  | P6_0 |  | TRHO | $\overline{\text { CTS0/RTS0 }}$ |  |
| 32 | CLKOUT | P5_7 |  |  |  |  |
| 33 |  | P5_6 |  |  |  |  |
| 34 |  | P5_5 |  |  |  |  |
| 35 |  | P5_4 |  |  |  |  |
| 36 |  | P5_3 |  |  |  |  |
| 37 |  | P5_2 |  |  |  |  |
| 38 |  | P5_1 |  |  |  |  |
| 39 |  | P5_0 |  |  |  |  |
| 40 |  | P4_3 |  |  |  |  |

Table 1.9 Pin Names for the 80-Pin Package (2/2)

| Pin No. | Control Pin | Port | I/O Pin for Peripheral Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Interrupt | Timer | Serial interface | A/D converter, D/A converter |
| 41 |  | P4_2 |  |  |  |  |
| 42 |  | P4_1 |  |  |  |  |
| 43 |  | P4_0 |  |  |  |  |
| 44 |  | P3_7 |  |  |  |  |
| 45 |  | P3_6 |  |  |  |  |
| 46 |  | P3_5 |  |  |  |  |
| 47 |  | P3_4 |  |  |  |  |
| 48 |  | P3_3 |  |  |  |  |
| 49 |  | P3_2 |  |  |  |  |
| 50 |  | P3_1 |  |  |  |  |
| 51 |  | P3_0 |  |  |  |  |
| 52 |  | P2_7 |  |  |  | AN2_7 |
| 53 |  | P2_6 |  |  |  | AN2_6 |
| 54 |  | P2_5 | $\overline{\text { NT7 }}$ |  |  | AN2_5 |
| 55 |  | P2_4 | $\overline{\text { INT6 }}$ |  |  | AN2_4 |
| 56 |  | P2_3 |  |  |  | AN2_3 |
| 57 |  | P2_2 |  |  |  | AN2_2 |
| 58 |  | P2_1 |  |  |  | AN2_1 |
| 59 |  | P2_0 |  |  |  | AN2_0 |
| 60 |  | P0_7 |  |  |  | ANO_7 |
| 61 |  | P0_6 |  |  |  | ANO_6 |
| 62 |  | P0_5 |  |  |  | ANO_5 |
| 63 |  | PO_4 |  |  |  | ANO_4 |
| 64 |  | P0_3 |  |  |  | ANO_3 |
| 65 |  | PO_2 |  |  |  | ANO_2 |
| 66 |  | P0_1 |  |  |  | ANO_1 |
| 67 |  | PO_0 |  |  |  | ANO_0 |
| 68 |  | P10_7 | $\overline{\mathrm{KI} 3}$ |  |  | AN7 |
| 69 |  | P10_6 | $\overline{\mathrm{KI} 2}$ |  |  | AN6 |
| 70 |  | P10_5 | $\overline{\mathrm{K} 11}$ |  |  | AN5 |
| 71 |  | P10_4 | $\overline{\mathrm{KIO}}$ |  |  | AN4 |
| 72 |  | P10_3 | $\overline{\mathrm{K} 17}$ |  |  | AN3 |
| 73 |  | P10_2 | $\overline{\mathrm{K} 16}$ |  |  | AN2 |
| 74 |  | P10_1 | $\overline{\mathrm{K} 15}$ |  |  | AN1 |
| 75 | AVSS |  |  |  |  |  |
| 76 |  | P10_0 | $\overline{\mathrm{K} 14}$ |  |  | ANO |
| 77 | VREF |  |  |  |  |  |
| 78 | AVCC |  |  |  |  |  |
| 79 |  | P9_7 |  |  | SIN4 | $\overline{\text { ADTRG }}$ |
| 80 |  | P9_6 |  |  | SOUT4 | ANEX1 |

### 1.6 Pin Functions

Table 1.10 Pin Functions for the 100-Pin Package (1/3)

| Signal Name | Pin Name | I/O | Power Supply | Description |
| :---: | :---: | :---: | :---: | :---: |
| Power supply input | $\begin{gathered} \text { VCC1, } \\ \text { VCC2, VSS } \end{gathered}$ | 1 | - | Apply 1.8 to 5.5 V to pins VCC1 and VCC2 (VCC1 $\geq$ VCC2) and 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | I | VCC1 | This is the power supply for the A/D and D/A converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS. |
| Reset input | RESET | I | VCC1 | Driving this pin low resets the MCU. |
| CNVSS | CNVSS | 1 | VCC1 | Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. To start operating in microprocessor mode, connect the pin to VCC1. |
| External data bus width select input | BYTE | 1 | VCC1 | Input pin to select the data bus of the external area. The data bus is 16 bits when it is low, and 8 bits when it is high. This pin must be fixed either high or low. Connect the BYTE pin to VSS in single-chip mode. |
| Bus control pins | D0 to D7 | I/O | VCC2 | Inputs or outputs data (D0 to D7) while accessing an external area with a separate bus. |
|  | D8 to D15 | I/O | VCC2 | Inputs or outputs data (D8 to D15) while accessing an external area with a 16-bit separate bus. |
|  | A0 to A19 | O | VCC2 | Outputs address bits A0 to A19. |
|  | $\begin{gathered} \text { A0/D0 to } \\ \text { A7/D7 } \end{gathered}$ | I/O | VCC2 | Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external area with an 8-bit multiplexed bus. |
|  | A1/D0 to A8/D7 | I/O | VCC2 | Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external area with a 16-bit multiplexed bus. |
|  | $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$ | O | VCC2 | Outputs chip-select signals $\overline{\mathrm{CS} 0}$ to $\overline{\mathrm{CS}}$ to specify an external area. |
|  | $\frac{\overline{W R L} / \overline{W R}}{\overline{W R H} / \overline{B H E}} \frac{\overline{R D}}{\overline{\mathrm{RD}}}$ | O | VCC2 | Outputs $\overline{\mathrm{WRL}}, \overline{\mathrm{WRH}},(\overline{\mathrm{WR}}, \overline{\mathrm{BHE}})$, and $\overline{\mathrm{RD}}$ signals. $\overline{\mathrm{WRL}}$ and $\overline{\mathrm{WRH}}$ can be switched with $\overline{\mathrm{BHE}}$ and $\overline{\mathrm{WR}}$. <br> - $\overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$, and $\overline{\mathrm{RD}}$ selected <br> If the external data bus is 16 bits, data is written to an even address in an external area when $\overline{W R L}$ is driven low. Data is written to an odd address when $\overline{W R H}$ is driven low. Data is read when $\overline{\mathrm{RD}}$ is driven low. <br> - $\overline{\mathrm{WR}}, \overline{\mathrm{BHE}}$, and $\overline{\mathrm{RD}}$ selected Data is written to an external area when $\overline{\mathrm{WR}}$ is driven low. Data in an external area is read when $\overline{\mathrm{RD}}$ is driven low. An odd address is accessed when $\overline{\mathrm{BHE}}$ is driven low. Select $\overline{\mathrm{WR}}, \overline{\mathrm{BHE}}$, and $\overline{\mathrm{RD}}$ when using an 8-bit external data bus. |
|  | ALE | 0 | VCC2 | Outputs an ALE signal to latch the address. |
|  | HOLD | 1 | VCC2 | $\overline{\mathrm{HOLD}}$ input is unavailable. Connect the $\overline{\mathrm{HOLD}}$ pin to VCC2 via a resistor (pull-up). |
|  | $\overline{\text { HLDA }}$ | 0 | VCC2 | In a hold state, $\overline{\text { HLDA }}$ outputs a low-level signal. |
|  | $\overline{\mathrm{RDY}}$ | 1 | VCC2 | The MCU bus is placed in a wait state while the $\overline{\operatorname{RDY}}$ pin is driven low. |

Power supply: VCC2 is used to supply power to the external bus associated pins. The dual power supply configuration allows VCC2 to interface at a different voltage than VCC1.

Table 1.11 Pin Functions for the 100-Pin Package (2/3)

| Signal Name | Pin Name | I/O | Power Supply | Description <br> Main clock input$\quad$ XIN |
| :--- | :---: | :---: | :---: | :--- |
| Main clock output | XOUT | VCC1 | I/O for the main clock oscillator. Connect a ceramic <br> resonator or crystal between pins XIN and XOUT. (1) <br> Input an external clock to XIN pin and leave XOUT pin <br> open. |  |
| Sub clock input | XCIN | I | VCC1 | I/O for a sub clock oscillator. Connect a crystal <br> between XCIN pin and XCOUT pin. (1) Input an <br> external clock to XCIN pin and leave XCOUT pin <br> open. |
| Sub clock output | XCOUT | O | VCC1 |  |

## Notes:

1. Contact the manufacturer of crystal/ceramic resonator regarding the oscillation characteristics.
2. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi, SDAi, and SCLi can be selected as CMOS output pins or N -channel open drain output pins ( $\mathrm{i}=0,1,5$ to 7 ).

Table 1.12 Pin Functions for the 100-Pin Package (3/3)

| Signal Name | Pin Name | I/O | Power Supply | Description |
| :---: | :---: | :---: | :---: | :---: |
| UARTO to UART2, UART5 to UART7 ${ }^{2}{ }^{2} \mathrm{C}$ mode | $\begin{aligned} & \hline \text { SDA0 to SDA2, } \\ & \text { SDA5 } \end{aligned}$ | I/O | VCC1 | Serial data I/O. |
|  | SDA6, SDA7 | I/O | VCC2 |  |
|  | $\begin{gathered} \text { SCL0 to SCL2, } \\ \text { SCL5 } \end{gathered}$ | I/O | VCC1 | Transmit/receive clock I/O. |
|  | SCL6, SCL7 | I/O | VCC2 |  |
| Serial interface SI/O3, SI/O4 | CLK3, CLK4 | I/O | VCC1 | Transmit/receive clock I/O. |
|  | SIN3, SIN4 | 1 | VCC1 | Serial data input. |
|  | SOUT3, SOUT4 | 0 | VCC1 | Serial data output. |
| Multi-master ${ }^{1}{ }^{2} \mathrm{C}$-bus interface | SDAMM | I/O | VCC1 | Serial data I/O (N-channel open drain output). |
|  | SCLMM | I/O | VCC1 | Transmit/receive clock I/O ( N -channel open drain output). |
| CEC I/O | CEC | I/O | VCC1 | CEC I/O (N-channel open drain output). |
| Reference voltage input | VREF | 1 | VCC1 | Reference voltage input for the A/D and D/A converters. |
| A/D converter | AN0 to AN7 | 1 | VCC1 | Analog input. |
|  | ANO_0 to ANO_7 AN2_0 to AN2_7 | 1 | VCC2 |  |
|  | $\overline{\text { ADTRG }}$ | 1 | VCC1 | External trigger input. |
|  | ANEX0, ANEX1 | 1 | VCC1 | Extended analog input. |
| D/A converter | DAO, DA1 | 0 | VCC1 | Output for the D/A converter. |
| I/O ports |  | I/O | VCC2 | 8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units. |
|  |  | I/O | VCC1 | 8-bit I/O ports having equivalent functions to PO. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the $\overline{\text { NMI }}$ pin level and shares a pin with $\overline{\text { NMII. }}$ |

Table 1.13 Pin Functions for the 80-Pin Package (1/2)

| Signal Name | Pin Name | I/O | Power Supply | Description |
| :---: | :---: | :---: | :---: | :---: |
| Power supply input | $\begin{aligned} & \hline \text { VCC1, } \\ & \text { VSS } \end{aligned}$ | 1 | - | Apply 1.8 to 5.5 V to the VCC1 pin and 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | 1 | VCC1 | This is the power supply for the $A / D$ and $D / A$ converters. Connect the AVCC pin to VCC1, and connect the AVSS pin to VSS. |
| Reset input | RESET | I | VCC1 | Driving this pin low resets the MCU. |
| CNVSS | CNVSS | 1 | VCC1 | Input pin to switch processor modes. After a reset, to start operating in single-chip mode, connect the CNVSS pin to VSS via a resistor. |
| Main clock input | XIN | 1 | VCC1 | I/O pins for the main clock oscillator. Connect a ceramic resonator or crystal between pins XIN and XOUT. (1) Input an external clock to XIN pin and leave XOUT pin open. |
| Main clock output | XOUT | O | VCC1 |  |
| Sub clock input | XCIN | I | VCC1 | I/O pins for a sub clock oscillator. Connect a crystal between XCIN pin and XCOUT pin. (1) Input an external clock to XCIN pin and leave XCOUT pin open. |
| Sub clock output | XCOUT | O | VCC1 |  |
| Clock output | CLKOUT | O | VCC1 | Outputs a clock with the same frequency as fC, f1, f8, or f32. |
|  | $\overline{\mathrm{NT}}$ to INT2 | 1 | VCC1 | Input for the INT interrupt. |
| IN interupt input | INT6, INT7 | 1 | VCC1 |  |
| $\overline{\mathrm{NMII}}$ interrupt input | $\overline{\mathrm{NMI}}$ | I | VCC1 | Input for the $\overline{\mathrm{NMI}}$ interrupt. |
| Key input interrupt input | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI7}}$ | 1 | VCC1 | Input for the key input interrupt. |
| Timer A | $\begin{aligned} & \hline \text { TA0OUT, } \\ & \text { TA3OUT, } \\ & \text { TA4OUT } \end{aligned}$ | I/O | VCC1 | I/O for timers A0, A3, and A4 (TA0OUT is N-channel open drain output). |
|  | TAOIN, <br> TA3IN, <br> TA4IN | 1 | VCC1 | Input for timers A0, A3, and A4. |
|  | ZP | 1 | VCC1 | Input for Z-phase. |
| Timer B | TBOIN, TB2IN to TB5IN | 1 | VCC1 | Input for timers B0, and B2 to B5. |
| Real-time clock output | TRHO | O | VCC1 | Output for the real-time clock. |
| PWM output | PWM0, PWM1 | O | VCC1 | PWM output. |
| Remote control signal receiver input | PMC0 | 1 | VCC1 | Input for the remote control signal receiver. |

Note:

1. Contact the manufacturer of crystal/ceramic resonator regarding oscillation characteristics.

Table 1.14 Pin Functions for the 80-Pin Package (2/2)

| Signal Name | Pin Name | I/O | Power Supply | Description |
| :---: | :---: | :---: | :---: | :---: |
| Serial interface UARTO to UART2, UART5 | $\overline{\overline{\mathrm{CTSO}}, \overline{\mathrm{CTS} 1}} \overline{\overline{\mathrm{CTS5}}}$ | I | VCC1 | Input pins to control data transmission |
|  | $\overline{\overline{\text { RTSO }}, \overline{\mathrm{RTS}}} \overline{\overline{\mathrm{RTS5}}},$ | O | VCC1 | Output pins to control data reception |
|  | $\begin{gathered} \text { CLK0, CLK1, } \\ \text { CLK5 } \end{gathered}$ | I/O | VCC1 | Transmit/receive clock I/O. |
|  | $\begin{aligned} & \text { RXD0 to RXD2, } \\ & \text { RXD5 } \end{aligned}$ | 1 | VCC1 | Serial data input. |
|  | $\begin{gathered} \hline \text { TXD0 to TXD2, } \\ \text { TXD5 } \end{gathered}$ | O | VCC1 | Serial data output. (1) |
|  | CLKS1 | O | VCC1 | Output for the transmit/receive clock multiple-pin output function. |
| UART0 to UART2, UART5 <br> ${ }^{2}{ }^{2} \mathrm{C}$ mode | SDAO to SDA2, SDA5 | I/O | VCC1 | Serial data I/O. |
|  | $\begin{gathered} \hline \text { SCL0 to SCL2, } \\ \text { SCL5 } \end{gathered}$ | I/O | VCC1 | Transmit/receive clock I/O. |
| Serial interface <br> SI/O3, SI/O4 | CLK3, CLK4 | I/O | VCC1 | Transmit/receive clock I/O. |
|  | SIN4 | 1 | VCC1 | Serial data input. |
|  | SOUT3, SOUT4 | O | VCC1 | Serial data output. |
| Multi-master ${ }^{2}{ }^{2} \mathrm{C}$-bus interface | SDAMM | I/O | VCC1 | Serial data I/O (N-channel open drain output). |
|  | SCLMM | I/O | VCC1 | Transmit/receive clock I/O (N-channel open drain output). |
| CEC I/O | CEC | I/O | VCC1 | CEC I/O (N-channel open drain output). |
| Reference voltage input | VREF | 1 | VCC1 | Reference voltage input for the A/D and D/A converters. |
| A/D converter | AN0 to AN7 | 1 | VCC1 | Analog input. |
|  | ANO_0 to ANO_7 AN2_0 to AN2_7 | 1 | VCC1 |  |
|  | $\overline{\text { ADTRG }}$ | 1 | VCC1 | External trigger input. |
|  | ANEX0, ANEX1 | 1 | VCC1 | Extended analog input. |
| D/A converter | DA0, DA1 | 0 | VCC1 | Output for the D/A converter. |
| I/O ports |  | I/O | VCC1 | 8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units. P8_5 is N-channel open drain output port. No pull-up resistor is provided. P8_5 is an input port for verifying the $\overline{\text { NMI }}$ pin level and shares a pin with $\overline{\text { NMI. }}$ |
|  | $\begin{gathered} \hline \text { P4_0 to P4_3 } \\ \text { P7_0, P7_1 } \\ \text { P7_6, P7_7 } \\ \text { P9_0, } \\ \text { P9_2 to P9_7 } \end{gathered}$ | I/O | VCC1 | I/O ports having equivalent functions to PO. However, P7_0 and P7_1 are N-channel open drain output ports. No pull-up resistor is provided. |

Note:

1. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi ( $i=0,1,5$ ), SDAi, and SCLi can be selected as CMOS output pins or N -channel open drain output pins.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of 13 compose a register bank, and there are two register banks.


Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic, and logic operations. R0 and R1 can be split into upper ( $\mathrm{ROH} / \mathrm{R} 1 \mathrm{H}$ ) and lower (R0L/R1L) bits to be used separately as 8 -bit data registers.
R0 can be combined with R2, and R3 can be combined with R1 and be used as 32-bit data registers R2R0 and R3R1, respectively.

### 2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic, and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16 -bit register that is used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

### 2.5 Program Counter (PC)

The PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The USP and ISP stack pointers (SP) are each comprised of 16 bits. The $U$ flag is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit generated by the arithmetic/logic unit.

### 2.8.2 Debug Flag (D Flag)

The $D$ flag is for debugging only. Set it to 0 .

### 2.8.3 Zero Flag (Z Flag)

The $Z$ flag becomes 1 when an arithmetic operation results in 0 . Otherwise, it becomes 0 .

### 2.8.4 Sign Flag (S Flag)

The $S$ flag becomes 1 when an arithmetic operation results in a negative value. Otherwise, it becomes 0.

### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the $B$ flag is 0 . Register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O Flag)

The O flag becomes 1 when an arithmetic operation results in an overflow. Otherwise, it becomes 0 .

### 2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.
Maskable interrupts are disabled when the I flag is 0 , and enabled when it is 1 . The I flag becomes 0 when an interrupt request is accepted.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the $U$ flag is 0 . USP is selected when the $U$ flag is 1.
The $U$ flag becomes 0 when a hardware interrupt request is accepted, or the INT instruction of software interrupt number 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from 0 to 7 .
If a requested interrupt has higher priority than IPL, the interrupt request is enabled.

### 2.8.10 Reserved Areas

Only set these bits to 0 . The read value is undefined.

## 3. Address Space

### 3.1 Address Space

The M16C/63 Group has a 1 MB address space from 00000h to FFFFFh. Address space is expandable to 4 MB with the memory area expansion function. Addresses 40000h to BFFFFh can be used as external areas from bank 0 to bank 7. Figure 3.1 shows the Address Space. Areas that can be accessed vary depending on processor mode and the status of each control bit.


Figure 3.1 Address Space

### 3.2 Memory Map

Special function registers (SFRs) are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank areas within SFRs are reserved. Do not access these areas.
Internal RAM is allocated from address 00400h and higher, with 10 KB of internal RAM allocated from 00400h to 02BFFh. Internal RAM is used not only for data storage, but also for the stack area when subroutines are called or when an interrupt request is accepted.
The internal ROM is flash memory. Three internal ROM areas are available: data flash, program ROM 1, and program ROM 2.
The data flash is allocated from 0E000h to OFFFFh. This data flash area is mostly used for data storage, but can also store programs.
Program ROM 2 is allocated from 10000h to 13FFFh. Program ROM 1 is allocated from FFFFFh and lower, with the 64 KB program ROM 1 area allocated from address F0000h to FFFFFh.
The special page vectors are allocated from FFE00h to FFFD7h. They are used for the JMPS and JSRS instructions. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for details.
The fixed vector table for interrupts is allocated from FFFDCh to FFFFFh.
The 256 bytes beginning with the start address set in the INTB register compose the relocatable vector table for interrupts.
Figure 3.2 shows the Memory Map.


Figure 3.2 Memory Map

### 3.3 Accessible Area in Each Mode

Areas that can be accessed vary depending on processor mode and the status of each control bit. Figure 3.3 shows the Accessible Area in Each Mode. In single-chip mode, the SFRs, internal RAM, and internal ROM can be accessed.
In memory expansion mode, the SFRs, internal RAM, internal ROM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function.
In microprocessor mode, the SFRs, internal RAM, and external areas can be accessed. Address space is expandable to 4 MB with the memory area expansion function. Allocate ROM to the fixed vector table from FFFDCh to FFFFFh.


Figure 3.3 Accessible Area in Each Mode

## 4. Special Function Registers (SFRs)

### 4.1 SFRs

An SFR is a control register for a peripheral function.
Table 4.1 SFR Information (1) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0000h |  |  |  |
| 0001h |  |  |  |
| 0002h |  |  |  |
| 0003h |  |  |  |
| 0004h | Processor Mode Register 0 | PMO | 0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high) ${ }^{(2)}$ |
| 0005h | Processor Mode Register 1 | PM1 | 00001000 b |
| 0006h | System Clock Control Register 0 | CM0 | 01001000 b |
| 0007h | System Clock Control Register 1 | CM1 | 0010 0000b |
| 0008h | Chip Select Control Register | CSR | 01h |
| 0009h | External Area Recovery Cycle Control Register | EWR | XXXX XX00b |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Data Bank Register | DBR | 00h |
| 000Ch | Oscillation Stop Detection Register | CM2 | 0X00 0010b ${ }^{(3)}$ |
| 000Dh |  |  |  |
| 000Eh |  |  |  |
| 000Fh |  |  |  |
| 0010h | Program 2 Area Control Register | PRG2C | XXXX XX00b |
| 0011h | External Area Wait Control Expansion Register | EWC | 00h |
| 0012h | Peripheral Clock Select Register | PCLKR | 0000 0011b |
| 0013h | Sub Clock Division Control Register | SCM0 | XXXX X000b |
| 0014h |  |  |  |
| 0015h | Clock Prescaler Reset Flag | CPSRF | 0XXX XXXXb |
| 0016h | Peripheral Clock Stop Register 1 | PCLKSTP1 | X000 0000b |
| 0017h |  |  |  |
| 0018h | Reset Source Determine Register | RSTFR | $\begin{gathered} \text { XX00 001Xb } \\ \text { (hardware reset) } \end{gathered}$ |
| 0019h | Voltage Detector 2 Flag Register | VCR1 | 0000 1000b (5) |
| 001Ah | Voltage Detector Operation Enable Register | VCR2 | 00h (5) |
| 001Bh | Chip Select Expansion Control Register | CSE | 00h |
| 001Ch |  |  |  |
| 001Dh |  |  |  |
| 001Eh | Processor Mode Register 2 | PM2 | XX00 0X01b |
| 001Fh |  |  |  |

## Notes:

1. The blank areas are reserved. No access is allowed.
2. Software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect the following bits: bits PM01 and PM00 in the PM0 register.
3. Oscillator stop detect reset does not affect bits CM20, CM21, and CM27.
4. The state of bits in the RSTFR register depends on the reset type.
5. This is the reset value after hardware reset. Refer to the explanation of each register for details.

Table 4.2 SFR Information (2) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0020h |  |  |  |
| 0021h |  |  |  |
| 0022h | 40 MHz On-Chip Oscillator Control Register 0 | FRAO | XXXX XX00b |
| 0023h |  |  |  |
| 0024h |  |  |  |
| 0025h |  |  |  |
| 0026h | Voltage Monitor Function Select Register | VWCE | 00h |
| 0027h |  |  |  |
| 0028h | Voltage Detector 1 Level Select Register | VD1LS | $00001010{ }^{(2)}$ |
| 0029h |  |  |  |
| 002Ah | Voltage Monitor 0 Control Register | VWOC | $1000 \times \times 10 \mathrm{~b}{ }^{(2)}$ |
| 002Bh | Voltage Monitor 1 Control Register | VW1C | 1000 1010b ${ }^{(2)}$ |
| 002Ch | Voltage Monitor 2 Control Register | VW2C | 1000 0X10b ${ }^{(2)}$ |
| 002Dh |  |  |  |
| 002Eh |  |  |  |
| 002Fh |  |  |  |
| 0030h |  |  |  |
| 0031h |  |  |  |
| 0032h |  |  |  |
| 0033h |  |  |  |
| 0034h |  |  |  |
| 0035h |  |  |  |
| 0036h |  |  |  |
| 0037h |  |  |  |
| 0038h |  |  |  |
| 0039h |  |  |  |
| 003Ah |  |  |  |
| 003Bh |  |  |  |
| 003Ch |  |  |  |
| 003Dh |  |  |  |
| 003Eh |  |  |  |
| 003Fh |  |  |  |

## Notes:

1. The blank areas are reserved. No access is allowed.
2. This is the reset value after hardware reset. Refer to the explanation of each register for details.

Table 4.3 SFR Information (3) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :--- | :---: | :---: |
| 0040h |  |  |  |
| 0041h |  |  |  |
| 0042h | $\overline{\text { INT7 Interrupt Control Register }}$ | INT7IC | XX00 X000b |
| 0043h | $\overline{\text { INT6 Interrupt Control Register }}$ | INT3IC | XX00 X000b |
| 0044h | $\overline{\text { INT3 Interrupt Control Register }}$ | TB5IC | XXXX X000b |
| 0045h | Timer B5 Interrupt Control Register | UB4IC | XXXX X000b |
| 0046h | Timer B4 Interrupt Control Register <br> UART1 Bus Collision Detection Interrupt Control Register | TB3IC | U0BCNIC |
| 0047h | Timer B3 Interrupt Control Register <br> UART0 Bus Collision Detection Interrupt Control Register | S4IC | XXXX X000b |
| 0048h | SI/O4 Interrupt Control Register | S3IC | XNT4IC |

## Note:

1. The blank areas are reserved. No access is allowed.

Table 4.4 SFR Information (4) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0060h |  |  |  |
| 0061h |  |  |  |
| 0062h |  |  |  |
| 0063h |  |  |  |
| 0064h |  |  |  |
| 0065h |  |  |  |
| 0066h |  |  |  |
| 0067h |  |  |  |
| 0068h |  |  |  |
| 0069h | DMA2 Interrupt Control Register | DM2IC | XXXX X000b |
| 006Ah | DMA3 Interrupt Control Register | DM3IC | XXXX X000b |
| 006Bh | UART5 Bus Collision Detection Interrupt Control Register CEC1 Interrupt Control Register | U5BCNIC CEC1IC | XXXX X000b |
| 006Ch | UART5 Transmit Interrupt Control Register CEC2 Interrupt Control Register | $\begin{aligned} & \text { S5TIC } \\ & \text { CEC2IC } \end{aligned}$ | XXXX X000b |
| 006Dh | UART5 Receive Interrupt Control Register | S5RIC | XXXX X000b |
| 006Eh | UART6 Bus Collision Detection Interrupt Control Register Real-Time Clock Periodic Interrupt Control Register | U6BCNIC <br> RTCTIC | XXXX X000b |
| 006Fh | UART6 Transmit Interrupt Control Register Real-Time Clock Alarm Interrupt Control Register | S6TIC RTCCIC | XXXX X000b |
| 0070h | UART6 Receive Interrupt Control Register | S6RIC | XXXX X000b |
| 0071h | UART7 Bus Collision Detection Interrupt Control Register Remote Control Signal Receiver 0 Interrupt Control Register | U7BCNIC PMCOIC | XXXX X000b |
| 0072h | UART7 Transmit Interrupt Control Register Remote Control Signal Receiver 1 Interrupt Control Register | S7TIC <br> PMC1IC | XXXX X000b |
| 0073h | UART7 Receive Interrupt Control Register | S7RIC | XXXX X000b |
| 0074h |  |  |  |
| 0075h |  |  |  |
| 0076h |  |  |  |
| 0077h |  |  |  |
| 0078h |  |  |  |
| 0079h |  |  |  |
| 007Ah |  |  |  |
| 007Bh | I2C-bus Interface Interrupt Control Register | IICIC | XXXX X000b |
| 007Ch | SCL/SDA Interrupt Control Register | SCLDAIC | XXXX X000b |
| 007Dh |  |  |  |
| 007Eh |  |  |  |
| 007Fh |  |  |  |
| $\begin{aligned} & \hline \text { 0080h to } \\ & \text { 017Fh } \end{aligned}$ |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.5 SFR Information (5) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0180h | DMA0 Source Pointer | SAR0 | XXh |
| 0181h |  |  | XXh |
| 0182h |  |  | 0Xh |
| 0183h |  |  |  |
| 0184h | DMAO Destination Pointer | DAR0 | XXh |
| 0185h |  |  | XXh |
| 0186h |  |  | 0Xh |
| 0187h |  |  |  |
| 0188h | DMAO Transfer Counter | TCR0 | XXh |
| 0189h |  |  | XXh |
| 018Ah |  |  |  |
| 018Bh |  |  |  |
| 018Ch | DMA0 Control Register | DMOCON | 0000 0X00b |
| 018Dh |  |  |  |
| 018Eh |  |  |  |
| 018Fh |  |  |  |
| 0190h | DMA1 Source Pointer | SAR1 | XXh |
| 0191h |  |  | XXh |
| 0192h |  |  | 0Xh |
| 0193h |  |  |  |
| 0194h | DMA1 Destination Pointer | DAR1 | XXh |
| 0195h |  |  | XXh |
| 0196h |  |  | 0Xh |
| 0197h |  |  |  |
| 0198h | DMA1 Transfer Counter | TCR1 | XXh |
| 0199h |  |  | XXh |
| 019Ah |  |  |  |
| 019Bh |  |  |  |
| 019Ch | DMA1 Control Register | DM1CON | 0000 0X00b |
| 019Dh |  |  |  |
| 019Eh |  |  |  |
| 019Fh |  |  |  |
| 01A0h | DMA2 Source Pointer | SAR2 | XXh |
| 01A1h |  |  | XXh |
| 01A2h |  |  | 0Xh |
| 01A3h |  |  |  |
| 01A4h | DMA2 Destination Pointer | DAR2 | XXh |
| 01A5h |  |  | XXh |
| 01A6h |  |  | 0Xh |
| 01A7h |  |  |  |
| 01A8h | DMA2 Transfer Counter | TCR2 | XXh |
| 01A9h |  |  | XXh |
| 01AAh |  |  |  |
| 01ABh |  |  |  |
| 01ACh | DMA2 Control Register | DM2CON | 0000 0X00b |
| 01ADh |  |  |  |
| 01AEh |  |  |  |
| 01AFh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.6 SFR Information (6) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 01B0h | DMA3 Source Pointer | SAR3 | XXh |
| 01B1h |  |  | XXh |
| 01B2h |  |  | 0Xh |
| 01B3h |  |  |  |
| 01B4h | DMA3 Destination Pointer | DAR3 | XXh |
| 01B5h |  |  | XXh |
| 01B6h |  |  | 0Xh |
| 01B7h |  |  |  |
| 01B8h | DMA3 Transfer Counter | TCR3 | XXh |
| 01B9h |  |  | XXh |
| 01BAh |  |  |  |
| 01BBh |  |  |  |
| 01BCh | DMA3 Control Register | DM3CON | 0000 0X00b |
| 01BDh |  |  |  |
| 01BEh |  |  |  |
| 01BFh |  |  |  |
| 01C0h | Timer B0-1 Register | TB01 | XXh |
| 01C1h |  |  | XXh |
| 01C2h | Timer B1-1 Register | TB11 | XXh |
| 01C3h |  |  | XXh |
| 01C4h | Timer B2-1 Register | TB21 | XXh |
| 01C5h |  |  | XXh |
| 01C6h | Pulse Period/Pulse Width Measurement Mode Function Select Register 1 | PPWFS1 | XXXX X000b |
| 01C7h |  |  |  |
| 01C8h | Timer B Count Source Select Register 0 | TBCS0 | 00h |
| 01C9h | Timer B Count Source Select Register 1 | TBCS1 | X0h |
| 01CAh |  |  |  |
| 01CBh | Timer AB Division Control Register 0 | TCKDIVC0 | $0000 \times 000 \mathrm{~b}$ |
| 01CCh |  |  |  |
| 01CDh |  |  |  |
| 01CEh |  |  |  |
| 01CFh |  |  |  |
| 01D0h | Timer A Count Source Select Register 0 | TACS0 | 00h |
| 01D1h | Timer A Count Source Select Register 1 | TACS1 | 00h |
| 01D2h | Timer A Count Source Select Register 2 | TACS2 | X0h |
| 01D3h |  |  |  |
| 01D4h | 16-bit Pulse Width Modulation Mode Function Select Register | PWMFS | 0XX0 X00Xb |
| 01D5h | Timer A Waveform Output Function Select Register | TAPOFS | XXX0 0000b |
| 01D6h |  |  |  |
| 01D7h |  |  |  |
| 01D8h | Timer A Output Waveform Change Enable Register | TAOW | XXX0 X00Xb |
| 01D9h |  |  |  |
| 01DAh | Three-Phase Protect Control Register | TPRC | 00h |
| 01DBh |  |  |  |
| 01DCh |  |  |  |
| 01DDh |  |  |  |
| 01DEh |  |  |  |
| 01DFh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.7 SFR Information (7) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 01E0h | Timer B3-1 Register | TB31 | XXh |
| 01E1h |  |  | XXh |
| 01E2h | Timer B4-1 Register | TB41 | XXh |
| 01E3h |  |  | XXh |
| 01E4h | Timer B5-1 Register | TB51 | XXh |
| 01E5h |  |  | XXh |
| 01E6h | Pulse Period/Pulse Width Measurement Mode Function Select Register 2 | PPWFS2 | XXXX X000b |
| 01E7h |  |  |  |
| 01E8h | Timer B Count Source Select Register 2 | TBCS2 | 00h |
| 01E9h | Timer B Count Source Select Register 3 | TBCS3 | XOh |
| 01EAh |  |  |  |
| 01EBh |  |  |  |
| 01ECh |  |  |  |
| 01EDh |  |  |  |
| 01EEh |  |  |  |
| 01EFh |  |  |  |
| 01F0h | PMC0 Function Select Register 0 | PMCOCON0 | 00h |
| 01F1h | PMC0 Function Select Register 1 | PMC0CON1 | 00XX 0000b |
| 01F2h | PMC0 Function Select Register 2 | PMC0CON2 | 0000 00X0b |
| 01F3h | PMC0 Function Select Register 3 | PMC0CON3 | 00h |
| 01F4h | PMC0 Status Register | PMCOSTS | 00h |
| 01F5h | PMC0 Interrupt Source Select Register | PMCOINT | 00h |
| 01F6h | PMC0 Compare Control Register | PMC0CPC | XXX0 X000b |
| 01F7h | PMC0 Compare Data Register | PMC0CPD | 00h |
| 01F8h | PMC1 Function Select Register 0 | PMC1CON0 | XXX0 X000b |
| 01F9h | PMC1 Function Select Register 1 | PMC1CON1 | XXXX 0X00b |
| 01FAh | PMC1 Function Select Register 2 | PMC1CON2 | 0000 00X0b |
| 01FBh | PMC1 Function Select Register 3 | PMC1CON3 | 00h |
| 01FCh | PMC1 Status Register | PMC1STS | X000 X00Xb |
| 01FDh | PMC1 Interrupt Source Select Register | PMC1INT | X000 X00Xb |
| 01FEh |  |  |  |
| 01FFh |  |  |  |
| 0200h |  |  |  |
| 0201h |  |  |  |
| 0202h |  |  |  |
| 0203h |  |  |  |
| 0204h |  |  |  |
| 0205h | Interrupt Source Select Register 3 | IFSR3A | 00h |
| 0206h | Interrupt Source Select Register 2 | IFSR2A | 00h |
| 0207h | Interrupt Source Select Register | IFSR | 00h |
| 0208h |  |  |  |
| 0209h |  |  |  |
| 020Ah |  |  |  |
| 020Bh |  |  |  |
| 020Ch |  |  |  |
| 020Dh |  |  |  |
| 020Eh | Address Match Interrupt Enable Register | AIER | XXXX XX00b |
| 020Fh | Address Match Interrupt Enable Register 2 | AIER2 | XXXX XX00b |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.8 SFR Information (8) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0210h | Address Match Interrupt Register 0 | RMADO | 00h |
| 0211h |  |  | 00h |
| 0212h |  |  | X0h |
| 0213h |  |  |  |
| 0214h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0215h |  |  | 00h |
| 0216h |  |  | X0h |
| 0217h |  |  |  |
| 0218h | Address Match Interrupt Register 2 | RMAD2 | 00h |
| 0219h |  |  | 00h |
| 021Ah |  |  | X0h |
| 021Bh |  |  |  |
| 021Ch | Address Match Interrupt Register 3 | RMAD3 | 00h |
| 021Dh |  |  | 00h |
| 021Eh |  |  | X0h |
| 021Fh |  |  |  |
| 0220h | Flash Memory Control Register 0 | FMRO | 0000 0001b (Other than user boot mode) 0010 0001b (User boot mode) |
| 0221h | Flash Memory Control Register 1 | FMR1 | 00X0 XX0Xb |
| 0222h | Flash Memory Control Register 2 | FMR2 | XXXX 0000b |
| 0223h | Flash Memory Control Register 3 | FMR3 | XXXX 0000b |
| 0224h |  |  |  |
| 0225h |  |  |  |
| 0226h |  |  |  |
| 0227h |  |  |  |
| 0228h |  |  |  |
| 0229h |  |  |  |
| 022Ah |  |  |  |
| 022Bh |  |  |  |
| 022Ch |  |  |  |
| 022Dh |  |  |  |
| 022Eh |  |  |  |
| 022Fh |  |  |  |
| 0230h | Flash Memory Control Register 6 | FMR6 | XX0X XX00b |
| 0231h |  |  |  |
| 0232h |  |  |  |
| 0233h |  |  |  |
| 0234h |  |  |  |
| 0235h |  |  |  |
| 0236h |  |  |  |
| 0237h |  |  |  |
| 0238h |  |  |  |
| 0239h |  |  |  |
| 023Ah |  |  |  |
| 023Bh |  |  |  |
| 023Ch |  |  |  |
| 023Dh |  |  |  |
| 023Eh |  |  |  |
| 023Fh |  |  |  |

## Note:

1. The blank areas are reserved. No access is allowed.

Table $4.9 \quad$ SFR Information (9) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0240h |  |  |  |
| 0241h |  |  |  |
| 0242h |  |  |  |
| 0243h |  |  |  |
| 0244h | UARTO Special Mode Register 4 | U0SMR4 | 00h |
| 0245h | UARTO Special Mode Register 3 | U0SMR3 | 000X 0X0Xb |
| 0246h | UARTO Special Mode Register 2 | U0SMR2 | X000 0000b |
| 0247h | UART0 Special Mode Register | UOSMR | X000 0000b |
| 0248h | UARTO Transmit/Receive Mode Register | UOMR | 00h |
| 0249h | UARTO Bit Rate Register | UOBRG | XXh |
| 024Ah |  | UOTB | XXh |
| 024Bh | RTO Transmit Buffer Register | U0TB | XXh |
| 024Ch | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000 b |
| 024Dh | UART0 Transmit/Receive Control Register 1 | U0C1 | 00XX 0010b |
| 024Eh |  |  | XXh |
| 024Fh | UARTO Receive Buffer Register | UORB | XXh |
| 0250h | UART Transmit/Receive Control Register 2 | UCON | X000 0000b |
| 0251h |  |  |  |
| 0252h | UART Clock Select Register | UCLKSELO | X0h |
| 0253h |  |  |  |
| 0254h | UART1 Special Mode Register 4 | U1SMR4 | 00h |
| 0255h | UART1 Special Mode Register 3 | U1SMR3 | 000X 0x0Xb |
| 0256h | UART1 Special Mode Register 2 | U1SMR2 | X000 0000b |
| 0257h | UART1 Special Mode Register | U1SMR | X000 0000b |
| 0258h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 0259h | UART1 Bit Rate Register | U1BRG | XXh |
| 025Ah |  | U1TB | XXh |
| 025Bh | UART1 Transmit Buffer Register | U1TB | XXh |
| 025Ch | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000 b |
| 025Dh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00XX 0010b |
| 025Eh |  |  | XXh |
| 025Fh | UART1 Receive Buffer Register | U1RB | XXh |
| 0260h |  |  |  |
| 0261h |  |  |  |
| 0262h |  |  |  |
| 0263h |  |  |  |
| 0264h | UART2 Special Mode Register 4 | U2SMR4 | 00h |
| 0265h | UART2 Special Mode Register 3 | U2SMR3 | 000X 0X0Xb |
| 0266h | UART2 Special Mode Register 2 | U2SMR2 | X000 0000b |
| 0267h | UART2 Special Mode Register | U2SMR | X000 0000b |
| 0268h | UART2 Transmit/Receive Mode Register | U2MR | 00h |
| 0269h | UART2 Bit Rate Register | U2BRG | XXh |
| 026Ah | UART2 Transmit Buffer Register | U2TB | XXh |
| 026Bh |  |  | XXh |
| 026Ch | UART2 Transmit/Receive Control Register 0 | U2C0 | 00001000 b |
| 026Dh | UART2 Transmit/Receive Control Register 1 | U2C1 | 0000 0010b |
| 026Eh | UART2 Receive Buffer Register | U2RB | XXh |
| 026Fh |  |  | XXh |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.10 SFR Information (10) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0270h | SI/O3 Transmit/Receive Register | S3TRR | XXh |
| 0271h |  |  |  |
| 0272h | SI/O3 Control Register | S3C | 0100 0000b |
| 0273h | SI/O3 Bit Rate Register | S3BRG | XXh |
| 0274h | SI/O4 Transmit/Receive Register | S4TRR | XXh |
| 0275h |  |  |  |
| 0276h | SI/O4 Control Register | S4C | 0100 0000b |
| 0277h | SI/O4 Bit Rate Register | S4BRG | XXh |
| 0278h | SI/O3, 4 Control Register 2 | S34C2 | 00XX X0X0b |
| 0279h |  |  |  |
| 027Ah |  |  |  |
| 027Bh |  |  |  |
| 027Ch |  |  |  |
| 027Dh |  |  |  |
| 027Eh |  |  |  |
| 027Fh |  |  |  |
| 0280h |  |  |  |
| 0281h |  |  |  |
| 0282h |  |  |  |
| 0283h |  |  |  |
| 0284h | UART5 Special Mode Register 4 | U5SMR4 | 00h |
| 0285h | UART5 Special Mode Register 3 | U5SMR3 | 000X 0x0Xb |
| 0286h | UART5 Special Mode Register 2 | U5SMR2 | X000 0000b |
| 0287h | UART5 Special Mode Register | U5SMR | X000 0000b |
| 0288h | UART5 Transmit/Receive Mode Register | U5MR | 00h |
| 0289h | UART5 Bit Rate Register | U5BRG | XXh |
| 028Ah | UART5 Transmit Buffer Register | U5TB | XXh |
| 028Bh | UARTS Transmit Bufer Register |  | XXh |
| 028Ch | UART5 Transmit/Receive Control Register 0 | U5C0 | 00001000 b |
| 028Dh | UART5 Transmit/Receive Control Register 1 | U5C1 | 0000 0010b |
| 028Eh |  | U5RB | XXh |
| 028Fh | UART5 Receive Buffer Register | U5RB | XXh |
| 0290h |  |  |  |
| 0291h |  |  |  |
| 0292h |  |  |  |
| 0293h |  |  |  |
| 0294h | UART6 Special Mode Register 4 | U6SMR4 | 00h |
| 0295h | UART6 Special Mode Register 3 | U6SMR3 | 000X 0x0xb |
| 0296h | UART6 Special Mode Register 2 | U6SMR2 | X000 0000b |
| 0297h | UART6 Special Mode Register | U6SMR | X000 0000b |
| 0298h | UART6 Transmit/Receive Mode Register | U6MR | 00h |
| 0299h | UART6 Bit Rate Register | U6BRG | XXh |
| 029Ah |  | U6TB | XXh |
| 029Bh | UART6 Transmit Buffer Register | U6TB | XXh |
| 029Ch | UART6 Transmit/Receive Control Register 0 | U6C0 | 00001000 b |
| 029Dh | UART6 Transmit/Receive Control Register 1 | U6C1 | 0000 0010b |
| 029Eh | UART6 Receive Buffer Register | U6RB | XXh |
| 029Fh | UART6 Receive Buffer Register | U6RB | XXh |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.11 SFR Information (11) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 02A0h |  |  |  |
| 02A1h |  |  |  |
| 02A2h |  |  |  |
| 02A3h |  |  |  |
| 02A4h | UART7 Special Mode Register 4 | U7SMR4 | 00h |
| 02A5h | UART7 Special Mode Register 3 | U7SMR3 | 000X 0x0Xb |
| 02A6h | UART7 Special Mode Register 2 | U7SMR2 | X000 0000b |
| 02A7h | UART7 Special Mode Register | U7SMR | X000 0000b |
| 02A8h | UART7 Transmit/Receive Mode Register | U7MR | 00h |
| 02A9h | UART7 Bit Rate Register | U7BRG | XXh |
| 02AAh |  | U7TB | XXh |
| 02ABh | UART7 Transmit Buffer Register | U71B | XXh |
| 02ACh | UART7 Transmit/Receive Control Register 0 | U7C0 | 0000 1000b |
| 02ADh | UART7 Transmit/Receive Control Register 1 | U7C1 | 0000 0010b |
| 02AEh |  |  | XXh |
| 02AFh | UART7 Receive Buffer Register | U7RB | XXh |
| 02B0h | 12C0 Data Shift Register | S00 | XXh |
| 02B1h |  |  |  |
| 02B2h | 12C0 Address Register 0 | SODO | 0000 000Xb |
| 02B3h | I2C0 Control Register 0 | S1D0 | 00h |
| 02B4h | I2C0 Clock Control Register | S20 | 00h |
| 02B5h | I2C0 Start/Stop Condition Control Register | S2D0 | 0001 1010b |
| 02B6h | I2C0 Control Register 1 | S3D0 | 0011 0000b |
| 02B7h | I2C0 Control Register 2 | S4D0 | 00h |
| 02B8h | I2C0 Status Register 0 | S10 | 0001 000Xb |
| 02B9h | I2C0 Status Register 1 | S11 | XXXX X000b |
| 02BAh | I2C0 Address Register 1 | SOD1 | 0000 000Xb |
| 02BBh | I2C0 Address Register 2 | S0D2 | 0000 000Xb |
| 02BCh |  |  |  |
| 02BDh |  |  |  |
| 02BEh |  |  |  |
| 02BFh |  |  |  |
| $\begin{aligned} & \hline \text { 02COh to } \\ & \text { 02FFh } \end{aligned}$ |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.12 SFR Information (12) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0300h | Timer B3/B4/B5 Count Start Flag | TBSR | 000X XXXXb |
| 0301h |  |  |  |
| 0302h | Timer A1-1 Register | TA11 | XXh |
| 0303h |  |  | XXh |
| 0304h | Timer A2-1 Register | TA21 | XXh |
| 0305h |  |  | XXh |
| 0306h | Timer A4-1 Register | TA41 | XXh |
| 0307h |  |  | XXh |
| 0308h | Three-Phase PWM Control Register 0 | INVC0 | 00h |
| 0309h | Three-Phase PWM Control Register 1 | INVC1 | 00h |
| 030Ah | Three-Phase Output Buffer Register 0 | IDB0 | XX11 1111b |
| 030Bh | Three-Phase Output Buffer Register 1 | IDB1 | XX11 1111b |
| 030Ch | Dead Time Timer | DTT | XXh |
| 030Dh | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2 | XXh |
| 030Eh | Position-Data-Retain Function Control Register | PDRF | XXXX 0000b |
| 030Fh |  |  |  |
| 0310h | Timer B3 Register | TB3 | XXh |
| 0311h |  |  | XXh |
| 0312h | Timer B4 Register | TB4 | XXh |
| 0313h |  |  | XXh |
| 0314h | Timer B5 Register | TB5 | XXh |
| 0315h |  |  | XXh |
| 0316h |  |  |  |
| 0317h |  |  |  |
| 0318h | Port Function Control Register | PFCR | 0011 1111b |
| 0319h |  |  |  |
| 031Ah |  |  |  |
| 031Bh | Timer B3 Mode Register | TB3MR | 00XX 0000b |
| 031Ch | Timer B4 Mode Register | TB4MR | 00XX 0000b |
| 031Dh | Timer B5 Mode Register | TB5MR | 00XX 0000b |
| 031Eh |  |  |  |
| 031Fh |  |  |  |
| 0320h | Count Start Flag | TABSR | 00h |
| 0321h |  |  |  |
| 0322h | One-Shot Start Flag | ONSF | 00h |
| 0323h | Trigger Select Register | TRGSR | 00h |
| 0324h | Increment/Decrement Flag | UDF | 00h |
| 0325h |  |  |  |
| 0326h | Timer A0 Register | TAO | XXh |
| 0327h |  |  | XXh |
| 0328h | Timer A1 Register | TA1 | XXh |
| 0329h |  |  | XXh |
| 032Ah | Timer A2 Register | TA2 | XXh |
| 032Bh |  |  | XXh |
| 032Ch | Timer A3 Register | TA3 | XXh |
| 032Dh |  |  | XXh |
| 032Eh | Timer A4 Register | TA4 | XXh |
| 032Fh |  |  | XXh |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.13 SFR Information (13) (1)

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0330h | Timer B0 Register | TB0 | XXh |
| 0331h |  |  | XXh |
| 0332h | Timer B1 Register | TB1 | XXh |
| 0333h |  |  | XXh |
| 0334h | Timer B2 Register | TB2 | XXh |
| 0335h |  |  | XXh |
| 0336h | Timer A0 Mode Register | TAOMR | 00h |
| 0337h | Timer A1 Mode Register | TA1MR | 00h |
| 0338h | Timer A2 Mode Register | TA2MR | 00h |
| 0339h | Timer A3 Mode Register | TA3MR | 00h |
| 033Ah | Timer A4 Mode Register | TA4MR | 00h |
| 033Bh | Timer B0 Mode Register | TBOMR | 00XX 0000b |
| 033Ch | Timer B1 Mode Register | TB1MR | 00XX 0000b |
| 033Dh | Timer B2 Mode Register | TB2MR | 00XX 0000b |
| 033Eh | Timer B2 Special Mode Register | TB2SC | X000 0000b |
| 033Fh |  |  |  |
| 0340h | Second Data Register | TRHSEC | 0000 0000b |
| 0341h | Minute Data Register | TRHMIN | 0000 0000b |
| 0342h | Hour Data Register | TRHHR | 0000 0000b |
| 0343h | Day-of-the-Week Data Register | TRHWK | 0000 0000b |
| 0344h | Date Data Register | TRHDY | 0000 0001b |
| 0345h | Month Data Register | TRHMON | 0000 0001b |
| 0346h | Year Data Register | TRHYR | 0000 0000b |
| 0347h | Timer RH Control Register | TRHCR | 0000 0100b |
| 0348h | Timer RH Count Source Select Register | TRHCSR | 0000 1000b |
| 0349h | Clock Error Correction Register | TRHADJ | 0000 0000b |
| 034Ah | Timer RH Interrupt Flag Register | TRHIFR | XXX0 0000b |
| 034Bh | Timer RH Interrupt Enable Register | TRHIER | 0000 0000b |
| 034Ch | Alarm Minute Register | TRHAMN | 0000 0000b |
| 034Dh | Alarm Hour Register | TRHAHR | 0000 0000b |
| 034Eh | Alarm Day-of-the-Week Register | TRHAWK | 0XXX X000b |
| 034Fh | Timer RH Protect Register | TRHPRC | 00XX XXXXb |
| 0350h | CEC Function Control Register 1 | CECC1 | XXXX X000b |
| 0351h | CEC Function Control Register 2 | CECC2 | 00h |
| 0352h | CEC Function Control Register 3 | CECC3 | XXXX 0000b |
| 0353h | CEC Function Control Register 4 | CECC4 | 00h |
| 0354h | CEC Flag Register | CECFLG | 00h |
| 0355h | CEC Interrupt Source Select Register | CISEL | 00h |
| 0356h | CEC Transmit Buffer Register 1 | CCTB1 | 00h |
| 0357h | CEC Transmit Buffer Register 2 | CCTB2 | XXXX XX00b |
| 0358h | CEC Receive Buffer Register 1 | CCRB1 | 00h |
| 0359h | CEC Receive Buffer Register 2 | CCRB2 | XXXX X000b |
| 035Ah | CEC Receive Follower Address Set Register 1 | CRADRI1 | 00h |
| 035Bh | CEC Receive Follower Address Set Register 2 | CRADRI2 | 00h |
| 035Ch |  |  |  |
| 035Dh |  |  |  |
| 035Eh |  |  |  |
| 035Fh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.14 SFR Information (14) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0360h | Pull-Up Control Register 0 | PUR0 | 00h |
| 0361h | Pull-Up Control Register 1 | PUR1 | $\begin{aligned} & 00000000 b^{(2)} \\ & 0000 \text { 0010b } \end{aligned}$ |
| 0362h | Pull-Up Control Register 2 | PUR2 | 00h |
| 0363h |  |  |  |
| 0364h |  |  |  |
| 0365h |  |  |  |
| 0366h | Port Control Register | PCR | 0000 0XX0b |
| 0367h |  |  |  |
| 0368h |  |  |  |
| 0369h | NMI/SD Digital Filter Register | NMIDF | XXXX X000b |
| 036Ah |  |  |  |
| 036Bh |  |  |  |
| 036Ch |  |  |  |
| 036Dh |  |  |  |
| 036Eh |  |  |  |
| 036Fh |  |  |  |
| 0370h | PWM Control Register 0 | PWMCON0 | 00h |
| 0371h |  |  |  |
| 0372h | PWM0 Prescaler | PWMPRE0 | 00h |
| 0373h | PWM0 Register | PWMREG0 | 00h |
| 0374h | PWM1 Prescaler | PWMPRE1 | 00h |
| 0375h | PWM1 Register | PWMREG1 | 00h |
| 0376h | PWM Control Register 1 | PWMCON1 | 00h |
| 0377h |  |  |  |
| 0378h |  |  |  |
| 0379h |  |  |  |
| 037Ah |  |  |  |
| 037Bh |  |  |  |
| 037Ch | Count Source Protection Mode Register | CSPR | 00h ${ }^{(3)}$ |
| 037Dh | Watchdog Timer Refresh Register | WDTR | XXh |
| 037Eh | Watchdog Timer Start Register | WDTS | XXh |
| 037Fh | Watchdog Timer Control Register | WDC | 00XX XXXXb |
| $\begin{gathered} \text { 0380h to } \\ \text { 038Fh } \end{gathered}$ |  |  |  |

## Notes:

1. The blank areas are reserved. No access is allowed.
2. Values after hardware reset, power-on reset, or voltage monitor 0 reset are as follows:

- 00000000b when a low-level signal is input to the CNVSS pin
- 00000010b when a high-level signal is input to the CNVSS pin

Values after voltage monitor 1 reset, voltage monitor 2 reset, software reset, watchdog timer reset, or oscillation stop detect reset are as follows:

- 00000000b when bits PM01 and PM00 in the PM0 register are 00b (single-chip mode).
- 00000010b when bits PM01 and PM00 in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode).

3. When the CSPROINI bit in the OFS1 address is 0 , the reset value is 10000000 b .

Table 4.15 SFR Information (15) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 0390h | DMA2 Source Select Register | DM2SL | 00h |
| 0391h |  |  |  |
| 0392h | DMA3 Source Select Register | DM3SL | 00h |
| 0393h |  |  |  |
| 0394h |  |  |  |
| 0395h |  |  |  |
| 0396h |  |  |  |
| 0397h |  |  |  |
| 0398h | DMA0 Source Select Register | DMOSL | 00h |
| 0399h |  |  |  |
| 039Ah | DMA1 Source Select Register | DM1SL | 00h |
| 039Bh |  |  |  |
| 039Ch |  |  |  |
| 039Dh |  |  |  |
| 039Eh |  |  |  |
| 039Fh |  |  |  |
| 03A0h |  |  |  |
| 03A1h |  |  |  |
| 03A2h | Open-Circuit Detection Assist Function Register | AINRST | XX00 XXXXb |
| 03A3h |  |  |  |
| 03A4h |  |  |  |
| 03A5h |  |  |  |
| 03A6h |  |  |  |
| 03A7h |  |  |  |
| 03A8h |  |  |  |
| 03A9h |  |  |  |
| 03AAh |  |  |  |
| 03ABh |  |  |  |
| 03ACh |  |  |  |
| 03ADh |  |  |  |
| 03AEh |  |  |  |
| 03AFh |  |  |  |
| 03B0h |  |  |  |
| 03B1h |  |  |  |
| 03B2h |  |  |  |
| 03B3h |  |  |  |
| 03B4h |  |  | XXXX XXXXb |
| 03B5h | SFR Snoop Address Register | CRCSAR | 00XX XXXXb |
| 03B6h | CRC Mode Register | CRCMR | 0XXX XXX0b |
| 03B7h |  |  |  |
| 03B8h |  |  |  |
| 03B9h |  |  |  |
| 03BAh |  |  |  |
| 03BBh |  |  |  |
| 03BCh |  | CRCD | XXh |
| 03BDh | CRC Data Register | CRCD | XXh |
| 03BEh | CRC Input Register | CRCIN | XXh |
| 03BFh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.16 SFR Information (16) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| 03C0h | A/D Register 0 | ADO | XXXX XXXXb |
| 03C1h |  |  | 0000 00XXb |
| 03C2h | A/D Register 1 | AD1 | XXXX XXXXb |
| 03C3h |  |  | 0000 00XXb |
| 03C4h | A/D Register 2 | AD2 | XXXX XXXXb |
| 03C5h |  |  | 0000 00XXb |
| 03C6h | A/D Register 3 | AD3 | XXXX XXXXb |
| 03C7h |  |  | 0000 00XXb |
| 03C8h | A/D Register 4 | AD4 | XXXX XXXXb |
| 03C9h |  |  | 0000 00XXb |
| 03CAh | A/D Register 5 | AD5 | XXXX XXXXb |
| 03CBh |  |  | 0000 00XXb |
| 03CCh | A/D Register 6 | AD6 | XXXX XXXXb |
| 03CDh |  |  | 0000 00XXb |
| 03CEh | A/D Register 7 | AD7 | XXXX XXXXb |
| 03CFh |  |  | 0000 00XXb |
| 03D0h |  |  |  |
| 03D1h |  |  |  |
| 03D2h |  |  |  |
| 03D3h |  |  |  |
| 03D4h | A/D Control Register 2 | ADCON2 | $0000 \times 00 \times b$ |
| 03D5h |  |  |  |
| 03D6h | A/D Control Register 0 | ADCONO | 0000 0XXXb |
| 03D7h | A/D Control Register 1 | ADCON1 | 0000 0000b |
| 03D8h | D/A0 Register | DA0 | 00h |
| 03D9h |  |  |  |
| 03DAh | D/A1 Register | DA1 | 00h |
| 03DBh |  |  |  |
| 03DCh | D/A Control Register | DACON | 00h |
| 03DDh |  |  |  |
| 03DEh |  |  |  |
| 03DFh |  |  |  |
| 03E0h | Port P0 Register | P0 | XXh |
| 03E1h | Port P1 Register | P1 | XXh |
| 03E2h | Port P0 Direction Register | PD0 | 00h |
| 03E3h | Port P1 Direction Register | PD1 | 00h |
| 03E4h | Port P2 Register | P2 | XXh |
| 03E5h | Port P3 Register | P3 | XXh |
| 03E6h | Port P2 Direction Register | PD2 | 00h |
| 03E7h | Port P3 Direction Register | PD3 | 00h |
| 03E8h | Port P4 Register | P4 | XXh |
| 03E9h | Port P5 Register | P5 | XXh |
| 03EAh | Port P4 Direction Register | PD4 | 00h |
| 03EBh | Port P5 Direction Register | PD5 | 00h |
| 03ECh | Port P6 Register | P6 | XXh |
| 03EDh | Port P7 Register | P7 | XXh |
| 03EEh | Port P6 Direction Register | PD6 | 00h |
| 03EFh | Port P7 Direction Register | PD7 | 00h |

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.17 SFR Information (17) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :--- | :--- | :---: | :---: |
| 03F0h | Port P8 Register | P8 | XXh |
| 03F1h | Port P9 Register | P9 | XXh |
| 03F2h | Port P8 Direction Register | PD8 | 00h |
| 03F3h | Port P9 Direction Register | PD9 | Oh |
| 03F4h | Port P10 Register | P10 | XXh |
| 03F5h |  | PD10 |  |
| 03F6h | Port P10 Direction Register |  | 00h |
| 03F7h |  |  |  |
| 03F8h |  |  |  |
| 03F9h |  |  |  |
| 03FAh |  |  |  |
| 03FBh |  |  |  |
| 03FCh |  |  | X: Undefined |
| 03FDh |  |  |  |
| 03FEh |  |  |  |
| 03FFh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table $4.18 \quad$ SFR Information (18) ${ }^{(1)}$

| Address | Register | Symbol | Reset Value |
| :---: | :---: | :---: | :---: |
| D080h | PMC0 Header Pattern Set Register (Min) | PMCOHDPMIN | 0000 0000b |
| D081h |  |  | XXXX X000b |
| D082h | PMC0 Header Pattern Set Register (Max) | PMCOHDPMAX | 0000 0000b |
| D083h |  |  | XXXX X000b |
| D084h | PMC0 Data 0 Pattern Set Register (Min) | PMCODOPMIN | 00h |
| D085h | PMC0 Data 0 Pattern Set Register (Max) | PMCODOPMAX | 00h |
| D086h | PMC0 Data 1 Pattern Set Register (Min) | PMC0D1PMIN | 00h |
| D087h | PMC0 Data 1 Pattern Set Register (Max) | PMC0D1PMAX | 00h |
| D088h | PMC0 Measurements Register | PMCOTIM | 00h |
| D089h |  |  | 00h |
| D08Ah |  |  |  |
| D08Bh |  |  |  |
| D08Ch | PMC0 Receive Data Store Register 0 | PMCODAT0 | 00h |
| D08Dh | PMC0 Receive Data Store Register 1 | PMC0DAT1 | 00h |
| D08Eh | PMC0 Receive Data Store Register 2 | PMCODAT2 | 00h |
| D08Fh | PMC0 Receive Data Store Register 3 | PMC0DAT3 | 00h |
| D090h | PMC0 Receive Data Store Register 4 | PMCODAT4 | 00h |
| D091h | PMC0 Receive Data Store Register 5 | PMC0DAT5 | 00h |
| D092h | PMC0 Receive Bit Count Register | PMC0RBIT | XX00 0000b |
| D093h |  |  |  |
| D094h | PMC1 Header Pattern Set Register (Min) | PMC1HDPMIN | 0000 0000b |
| D095h |  |  | XXXX X000b |
| D096h | PMC1 Header Pattern Set Register (Max) | PMC1HDPMAX | 0000 0000b |
| D097h |  |  | XXXX X000b |
| D098h | PMC1 Data 0 Pattern Set Register (Min) | PMC1D0PMIN | 00h |
| D099h | PMC1 Data 0 Pattern Set Register (Max) | PMC1D0PMAX | 00h |
| D09Ah | PMC1 Data 1 Pattern Set Register (Min) | PMC1D1PMIN | 00h |
| D09Bh | PMC1 Data 1 Pattern Set Register (Max) | PMC1D1PMAX | 00h |
| D09Ch | PMC1 Measurements Register | PMC1TIM | 00h |
| D09Dh |  |  | 00h |
| D09Eh |  |  |  |
| D09Fh |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

### 4.2 Notes on SFRs

### 4.2.1 Register Settings

Table 4.19 lists Registers with Write-Only Bits and registers whose function differs between reading and writing. Set these registers with immediate values. Do not use read-modify-write instructions. When establishing the next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.
Read-modify-write instructions can be used when writing to the no register bits.
Table 4.19 Registers with Write-Only Bits

| Address | Register | Symbol |
| :---: | :---: | :---: |
| 0249h | UART0 Bit Rate Register | U0BRG |
| 024Bh to 024Ah | UART0 Transmit Buffer Register | U0TB |
| 0259h | UART1 Bit Rate Register | U1BRG |
| 025Bh to 025Ah | UART1 Transmit Buffer Register | U1TB |
| 0269h | UART2 Bit Rate Register | U2BRG |
| 026Bh to 026Ah | UART2 Transmit Buffer Register | U2TB |
| 0273h | SI/O3 Bit Rate Register | S3BRG |
| 0277h | SI/O4 Bit Rate Register | S4BRG |
| 0289h | UART5 Bit Rate Register | U5BRG |
| 028Bh to 028Ah | UART5 Transmit Buffer Register | U5TB |
| 0299h | UART6 Bit Rate Register | U6BRG |
| 029Bh to 029Ah | UART6 Transmit Buffer Register | U6TB |
| 02A9h | UART7 Bit Rate Register | U7BRG |
| 02ABh to 02AAh | UART7 Transmit Buffer Register | U7TB |
| 02B6h | I2C0 Control Register 1 | S3D0 |
| 02B8h | I2C0 Status Register 0 | S10 |
| 0303h to 0302h | Timer A1-1 Register | TA11 |
| 0305h to 0304h | Timer A2-1 Register | TA21 |
| 0307h to 0306h | Timer A4-1 Register | TA41 |
| 030Ah | Three-Phase Output Buffer Register 0 | IDB0 |
| 030Bh | Three-Phase Output Buffer Register 1 | IDB1 |
| 030Ch | Dead Time Timer | DTT |
| 030Dh | Timer B2 Interrupt Generation Frequency Set Counter | ICTB2 |
| 0327h to 0326h | Timer A0 Register | TA0 |
| 0329h to 0328h | Timer A1 Register | TA1 |
| 032Bh to 032Ah | Timer A2 Register | TA2 |
| 032Dh to 032Ch | Timer A3 Register | TA3 |
| 032Fh to 032Eh | Timer A4 Register | TA4 |
| 037Dh | Watchdog Timer Refresh Register | WDTR |
| 037Eh | Watchdog Timer Start Register | WDTS |

Table 4.20 Read-Modify-Write Instructions

| Function | Mnemonic |
| :--- | :--- |
| Transfer | MOVDir |
| Bit processing | BCLR, BMCnd, BNOT, BSET, BTSTC, and BTSTS |
| Shifting | ROLC, RORC, ROT, SHA, and SHL |
| Arithmetic operation | ABS, ADC, ADCF, ADD, DEC, DIV, DIVU, DIVX, EXTS, INC, MUL, MULU, NEG, <br> SBB, and SUB |
| Decimal operation | DADC, DADD, DSBB, and DSUB |
| Logical operation | AND, NOT, OR, and XOR |
| Jump | ADJNZ, SBJNZ |

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (Common to $1.8 \mathrm{~V}, 3 \mathrm{~V}$, and 5 V)

### 5.1.1 Absolute Maximum Rating

Table 5.1 Absolute Maximum Ratings

| Symbol |  | Parameter | Condition | Rated Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cC1 }}$ | Supply voltage |  | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{AV}_{\mathrm{CC}}$ | -0.3 to 6.5 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Supply voltage |  | $\mathrm{V}_{\mathrm{CC} 1}=A V_{\text {CC }}$ | -0.3 to $\mathrm{V}_{\mathrm{CC} 1}+0.1{ }^{(1)}$ | V |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{AV}_{\mathrm{CC}}$ | -0.3 to 6.5 | V |
| $\mathrm{V}_{\text {REF }}$ | Analog reference voltage |  | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{AV}_{\mathrm{CC}}$ | -0.3 to $\mathrm{V}_{\mathrm{CC} 1}+0.1{ }^{(1)}$ | V |
| $\mathrm{V}_{1}$ | Input voltage | RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN |  | -0.3 to $\mathrm{V}_{\mathrm{CC} 1}+0.3{ }^{(1)}$ | V |
|  |  | $\begin{array}{\|l} \hline \text { P0_0 to P0_7, P1_0 to P1_7, } \\ \text { P2_0 to P2_7, P3_0 to P3_7, } \\ \text { P4_0 to P4_7, P5_0 to P5_7 } \\ \hline \end{array}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC} 2}+0.3{ }^{(1)}$ | V |
|  |  | P7_0, P7_1, P8_5 |  | -0.3 to 6.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | ```P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 XOUT``` |  | -0.3 to $\mathrm{V}_{\mathrm{CC} 1}+0.3{ }^{(1)}$ | V |
|  |  | $\begin{aligned} & \hline \text { P0_0 to P0_7, P1_0 to P1_7, } \\ & \text { P2_0 to P2_7, P3_0 to P3_7, } \\ & \text { P4_0 to P4_7, P5_0 to P5_7 } \end{aligned}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC} 2}+0.3^{(1)}$ | V |
|  |  | P7_0, P7_1, P8_5 |  | -0.3 to 6.5 | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power consumption |  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\text {opr }} \leq 85^{\circ} \mathrm{C}$ | 300 | mW |
| $\mathrm{T}_{\text {opr }}$ | Operating temperature | When the MCU is operating |  | -20 to 85/-40 to 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Flash program erase | Program area | -20 to 85/-40 to 85 |  |
|  |  |  | Data area | -20 to 85/-40 to 85 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note:

1. Maximum value is 6.5 V .

### 5.1.2 Recommended Operating Conditions

Table 5.2 Recommended Operating Conditions (1/4)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8$ to 5.5 V at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CC} 1}$ | Supply voltage | CEC function is not used ( $\mathrm{V}_{\mathrm{CC1}} \geq \mathrm{V}_{\mathrm{CC} 2}$ ) |  | 2.7 |  | 5.5 | V |
|  |  | CEC function is not used ( $\left.\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}\right)$ |  | 1.8 |  | 5.5 | V |
|  |  | CEC function is used |  | 2.7 |  | 3.63 | V |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Supply voltage |  | $\mathrm{V}_{\mathrm{CC} 1} \geq 2.7$ | 2.7 |  | $\mathrm{V}_{\mathrm{CC1}}$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC} 1}<2.7$ |  | $\mathrm{V}_{\mathrm{CC1}}$ |  | V |
| $\mathrm{AV}_{\mathrm{CC}}$ | Analog supply voltage |  |  |  | $\mathrm{V}_{\mathrm{CC1}}$ |  | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  |  |  | 0 |  | V |
| $\mathrm{AV}_{\text {SS }}$ | Analog supply voltage |  |  |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High input voltage | ```P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7``` | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC} 2}$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | $0.85 \mathrm{~V}_{\text {CC2 }}$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  | $\begin{aligned} & \text { P0_0 to P0_7, P1_0 to P1_7, } \\ & \text { P2_0 to P2_7, P3_0 } \\ & \text { (in single-chip mode) } \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC} 2}$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | $0.85 \mathrm{~V}_{\text {CC2 }}$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  | $\begin{aligned} & \text { P0_0 to P0_7, P1_0 to P1_7, } \\ & \text { P2_0 to P2_7, P3_0 } \\ & \text { (data input in memory expansion } \\ & \text { and microprocessor modes) } \end{aligned}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{CC} 2}$ |  | $\mathrm{V}_{\mathrm{CC2}}$ | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | $0.55 \mathrm{~V}_{\text {CC2 }}$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ | V |
|  |  | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, <br> XIN, $\overline{\text { RESET, }}$ CNVSS, BYTE | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC} 1}$ |  | $\mathrm{V}_{\mathrm{CC1}}$ | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | $0.85 \mathrm{~V}_{\text {CC1 }}$ |  | $\mathrm{V}_{\mathrm{CC1}}$ | V |
|  |  | P7_0, P7_1, P8_5 | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC1}}$ |  | 6.5 | V |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | $0.85 \mathrm{~V}_{\text {CC1 }}$ |  | 6.5 | V |
|  |  | CEC |  | $0.7 \mathrm{~V}_{\mathrm{CC1}}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low input voltage | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  | 0 |  | $0.2 \mathrm{~V}_{\text {CC2 }}$ | V |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (in single-chip mode) |  | 0 |  | $0.2 \mathrm{~V}_{\text {CC2 }}$ | V |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input in memory expansion and microprocessor mode) |  | 0 |  | $0.16 \mathrm{~V}_{\mathrm{CC} 2}$ | V |
|  |  | ```P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, \overline{RESET, C}``` |  | 0 |  | $0.2 \mathrm{~V}_{\mathrm{CC} 1}$ | V |
|  |  | CEC |  |  |  | $0.26 \mathrm{~V}_{\mathrm{CC1}}$ | V |

Table 5.3 Recommended Operating Conditions (2/4)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8$ to 5.5 V at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{IOH}^{\text {(sum) }}$ | High peak output current (100-pin package) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OH} \text { (peak) }} \text { at P0_0 to P0_7, P1_0 to } \\ & \mathrm{P} 1 \_7, \mathrm{P} 2 \_0 \text { to } \mathrm{P} 2 \_7 \end{aligned}$ |  |  | -40.0 | mA |
|  |  |  | Sum of $\mathrm{I}_{\mathrm{OH} \text { (peak) }}$ at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | -40.0 | mA |
|  |  |  | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OH}(\text { peak })} \text { at P6_0 to P6_7, P7_2 to } \\ & \text { P7_7, P8_0 to P8_4 } \end{aligned}$ |  |  | -40.0 | mA |
|  |  |  | Sum of $\mathrm{I}_{\mathrm{OH}(\text { peak })}$ at P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -40.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | $\text { Sum of } \mathrm{I}_{\mathrm{OH}(\text { peak })} \text { at PO_0 to P0_7, P1_0 to }$ P1_7, P2_0 to P2_7 |  |  | -5.0 | mA |
|  |  |  | Sum of $\mathrm{I}_{\mathrm{OH} \text { (peak) }}$ at P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | -5.0 | mA |
|  |  |  | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OH}(\text { peak })} \text { at P6_0 to P6_7, P7_2 to } \\ & \text { P7_7, P8_0 to P8_4 } \end{aligned}$ |  |  | -5.0 | mA |
|  |  |  | Sum of $\mathrm{I}_{\mathrm{OH}(\text { peak })}$ at P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -5.0 | mA |
|  | High peak output current (80-pin package) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | Sum of all ports |  |  | -80.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | Sum of all ports |  |  | -10.0 | mA |
| ${ }^{\text {OH(peak }}$ | High peak output current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -10.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -1.0 | mA |
| IOH(avg) | High average output current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -5.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | -0.5 | mA |

Note:

1. The average output current is the mean value within 100 ms .

Table 5.4 Recommended Operating Conditions (3/4)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8$ to 5.5 V at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {OL(sum) }}$ | Low peak output current (100-pin package) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OL}(\text { peak }} \text { at P0_0 to P0_7, } \\ & \text { P1_0 to P1_7, P2_0 to P2_7, P8_6, } \\ & \text { P8_7, P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | 80.0 | mA |
|  |  |  | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OL} \text { (peak) }} \text { at P3_0 to P3_7, } \\ & \text { P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, } \\ & \text { P7_0 to P7_7, P8_0 to P8_5 } \end{aligned}$ |  |  | 80.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OL}(\text { peak }} \text { at } \mathrm{PO} 00 \text { to } \mathrm{P} 0 \_7, \\ & \mathrm{P} 1 \_0 \text { to } \mathrm{P} 1 \_7, \mathrm{P} 2 \_0 \text { to } \mathrm{P} 2 \_7, \mathrm{P} 8 \_6, \mathrm{P} 8 \_7, \\ & \text { P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | 10.0 | mA |
|  |  |  | $\begin{aligned} & \text { Sum of } \mathrm{I}_{\mathrm{OL} \text { (peak) }} \text { at P3_0 to P3_7, } \\ & \text { P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, } \\ & \text { P7_0 to P7_7, P8_0 to P8_5 } \end{aligned}$ |  |  | 10.0 | mA |
|  | Low peak output current (80-pin package) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | Sum of all ports |  |  | 80.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | Sum of all ports |  |  | 10.0 | mA |
| IOL(peak) | Low peak output current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \end{aligned}$ |  |  |  | 10.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | 1.0 | mA |
| IOL(avg) | Low <br> average <br> output current (1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & \geq 2.7 \mathrm{~V} \end{aligned}$ | ```P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7``` |  |  | 5.0 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2} \\ & <2.7 \mathrm{~V} \end{aligned}$ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, Pg 0 to $\mathrm{P9}-7, \mathrm{P} 10 \quad 0$ to P 107 |  |  | 0.5 | mA |
| $\mathrm{f}_{\text {(XIN }}$ | Main clock input oscillation frequency |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ | 1 |  | 20 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | 1 |  | 10 | MHz |
| ${ }^{\text {f }}$ (XCIN $)$ | Sub clock oscillation frequency |  |  |  | 32.768 |  | kHz |
| $\mathrm{f}_{(\mathrm{BCLK}}$ ) | CPU operation clock |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}_{(\mathrm{XIN})} \leq 20 \mathrm{MHz}$ |  |  | 20 | MHz |
|  |  |  | $2.1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}_{(\mathrm{XIN})} \leq 10 \mathrm{MHz}$ |  |  | 10 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.1 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}_{(\mathrm{XIN})} \leq 10 \mathrm{MHz}$ |  |  | (Note 2) | MHz |

Notes:

1. The average output current is the mean value within 100 ms .
2. Calculated by the following equation according to $\mathrm{V}_{\mathrm{CC} 1}: 16.67 \times V_{C C 1}-25[\mathrm{MHz}]$

See Figure 5.1 "Relation between $f_{(B C L K)}$ and $V_{C C 1}$ "


Figure 5.1 Relation between $f_{(B C L K)}$ and $V_{C C 1}$

Table 5.5 Recommended Operating Conditions (4/4)(1)
$\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.
The ripple voltage must not exceed $\mathrm{V}_{\mathrm{r}(\mathrm{VCC} 1)}$ and/or $\mathrm{d} \mathrm{V}_{\mathrm{r}(\mathrm{VCC1})} / \mathrm{dt}$.

| Symbol | Parameter |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{r} \text { (VCC1) }}$ | Allowable ripple voltage | $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}$ |  |  | 0.5 | Vp-p |
|  |  | $\mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V}$ |  |  | 0.3 | Vp-p |
|  |  | $\mathrm{V}_{\mathrm{CC} 1}=2.0 \mathrm{~V}$ |  |  | 0.2 | Vp-p |
| $\mathrm{dV}_{\mathrm{r}(\mathrm{VCC} 1)} / \mathrm{dt}$ | Ripple voltage falling gradient | $\mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}$ |  |  | 0.3 | V/ms |
|  |  | $\mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V}$ |  |  | 0.3 | $\mathrm{V} / \mathrm{ms}$ |
|  |  | $\mathrm{V}_{\mathrm{CC} 1}=2.0 \mathrm{~V}$ |  |  | 0.3 | V/ms |

Note:

1. The device is operationally guaranteed under these operating conditions.


Figure 5.2 Ripple Waveform

### 5.1.3 A/D Conversion Characteristics

Table 5.6 A/D Conversion Characteristics (1/2) (1)
$\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{REF}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{SS}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.


Notes:

1. Use when $\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}$.
2. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to $\mathrm{V}_{\text {SS }}$. See Figure 5.3 "A/D Accuracy Measure Circuit".
3. PUMPON bit in the ADCON1 register is 1 (Voltage multiplier ON)


Figure 5.3 A/D Accuracy Measure Circuit
Table 5.7 A/D Conversion Characteristics (2/2) (1)
$\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{REF}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| фAD | A/D operating clock frequency | $4.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | 2 |  | 20 | MHz |
|  |  | $3.2 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | 2 |  | 16 | MHz |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | 2 |  | 10 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{AV}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | 2 |  | 5 | MHz |
| - | Tolerance level impedance |  |  | 3 |  | k $\Omega$ |
| $\mathrm{D}_{\mathrm{NL}}$ | Differential non-linearity error | (4) |  |  | $\pm 1$ | LSB |
| - | Offset error | (4) |  |  | $\pm 3$ | LSB |
| - | Gain error | (4) |  |  | $\pm 3$ | LSB |
| ${ }^{\text {t }}$ CONV | 10-bit conversion time | $\mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \phi \mathrm{AD}=20 \mathrm{MHz}$ | 2.15 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SAMP }}$ | Sampling time |  | 0.75 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage |  | 1.8 |  | $\mathrm{AV}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {IA }}$ | Analog input voltage (2), (3) |  | 0 |  | $\mathrm{V}_{\text {REF }}$ | V |

## Notes:

1. Use when $A V_{C C}=V_{C C 1}=V_{C C 2}$.
2. Do not use A/D converter when $\mathrm{V}_{\mathrm{CC} 1}>\mathrm{V}_{\mathrm{CC} 2}$.
3. When analog input voltage is over reference voltage, the result of $A / D$ conversion is $3 F F h$.
4. Flash memory rewrite disabled. Except for the analog input pin, set the pins to be measured as input ports and connect them to $\mathrm{V}_{\text {SS }}$. See Figure 5.3 "A/D Accuracy Measure Circuit".

### 5.1.4 DIA Conversion Characteristics

Table 5.8 DIA Conversion Characteristics
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{AV} \mathrm{VCC}=\mathrm{V}_{\mathrm{REF}}=3.0$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute Accuracy |  |  |  | 2.5 | LSB |
| tsu | Setup Time |  |  |  | 3 | $\mu \mathrm{S}$ |
| $\mathrm{R}_{\mathrm{O}}$ | Output Resistance |  | 5 | 6 | 8.2 | k $\Omega$ |
| IVREF | Reference Power Supply Input Current | See Notes ${ }^{1}$ and ${ }^{2}$ |  |  | 1.5 | mA |

## Notes:

1. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to 00 h .
2. The current consumption of the $A / D$ converter is not included. Also, the $I_{\text {VREF }}$ of the $D / A$ converter will flow even if the ADSTBY bit in the ADCON1 register is 0 (A/D operation stopped (standby)).

### 5.1.5 Flash Memory Electrical Characteristics

Table 5.9 CPU Clock When Operating Flash Memory ( $\mathbf{f}_{(\mathrm{BCLK})}$ )
$\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | CPU rewrite mode |  |  |  | $10^{(1)}$ | MHz |
| f(SLOW_R) | Slow read mode |  |  |  | 5 (3) | MHz |
| - | Low current consumption read mode |  |  | $\mathrm{fC}(32.768)$ | 35 | kHz |
| - | Data flash read | $3.0 \mathrm{~V}<\mathrm{V}_{\mathrm{CC} 1} \leq 5.5 \mathrm{~V}$ |  |  | 20 (2) | MHz |

## Notes:

1. Set the PM17 bit in the PM1 register to 1 (one wait).
2. When the frequency is $1.8 \leq \mathrm{V}_{\mathrm{CC} 1} \leq 3.0 \mathrm{~V}$, set the FMR17 bit in the FMR1 register to 0 (one wait) or the PM17 bit in the PM1 register to 1 (one wait)
3. Set the PM17 bit in the PM1 register to 1 (one wait). When using 125 kHz on-chip oscillator clock or sub clock as the CPU clock source, a wait is not necessary.

Table 5.10 Flash Memory (Program ROM 1, 2) Electrical Characteristics
$\mathrm{V}_{\mathrm{CC} 1}=2.7$ to 5.5 V at $\mathrm{T}_{\text {opr }}=0^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ (option: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ), unless otherwise specified.

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program and erase cycles (1), (3), (4) | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$ | 1,000 (2) |  |  | times |
| - | 2 word program time | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 150 | 4000 | $\mu \mathrm{S}$ |
| - | Lock bit program time | $\mathrm{V}_{\text {CC1 }}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 70 | 3000 | $\mu \mathrm{S}$ |
| - | Block erase time | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 0.2 | 3.0 | S |
| $\mathrm{t}_{\mathrm{d} \text { (SR-SUS) }}$ | Time delay from suspend request until suspend |  |  |  | $5+\frac{3}{f_{(B C L K)}}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 |  |  | $\mu \mathrm{S}$ |
| - | Suspend interval necessary for auto-erasure to complete (7) |  | 20 |  |  | ms |
| - | Time from suspend until erase restart |  |  |  | $30+\frac{1}{f_{(B C L K)}}$ | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 |  | 5.5 | V |
| - | Read voltage | $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 2.7 |  | 5.5 | V |
| - | Program, erase temperature |  | 0 |  | 60 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {PS }}$ | Flash memory circuit stabilization wait time |  |  |  | 50 | $\mu \mathrm{S}$ |
| - | Data hold time (6) | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 |  |  | year |

Notes:

1. Definition of program and erase cycles:

The program and erase cycles refer to the number of per-block erasures. If the program and erase cycles are $n$ ( $n=1,000$ ), each block can be erased $n$ times. For example, if a block is erased after writing 2 word data 16,384 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. It is advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

Table 5.11 Flash Memory (Data Flash) Electrical Characteristics
$\mathrm{V}_{\mathrm{CC} 1}=2.7$ to 5.5 V at $\mathrm{T}_{\mathrm{opr}}=-20$ to $85^{\circ} \mathrm{C} /-40$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program and erase cycles (1), (3), (4) | $\mathrm{V}_{\text {CC1 }}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ | 10,000 (2) |  |  | times |
| - | 2 word program time | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 300 | 4000 | $\mu \mathrm{S}$ |
| - | Lock bit program time | $\mathrm{V}_{\text {cC1 }}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 140 | 3000 | $\mu \mathrm{S}$ |
| - | Block erase time | $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 0.2 | 3.0 | s |
| $\mathrm{t}_{\mathrm{d} \text { (SR-SUS) }}$ | Time delay from suspend request until suspend |  |  |  | $5+\frac{3}{f_{(B C L K)}}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 |  |  | $\mu \mathrm{S}$ |
| - | Suspend interval necessary for auto-erasure to complete (7) |  | 20 |  |  | ms |
| - | Time from suspend until erase restart |  |  |  | $30+\frac{1}{f_{(B C L K)}}$ | $\mu \mathrm{S}$ |
| - | Program, erase voltage |  | 2.7 |  | 5.5 | V |
| - | Read voltage |  | 2.7 |  | 5.5 | V |
| - | Program, erase temperature |  | -20/-40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{PS}}$ | Flash memory circuit stabilization wait time |  |  |  | 50 | $\mu \mathrm{S}$ |
| - | Data hold time (6) | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 |  |  | year |

## Notes:

1. Definition of program and erase cycles

The program and erase cycles refer to the number of per-block erasures.
If the program and erase cycles are $n(n=10,000)$, each block can be erased $n$ times.
For example, if a 4 KB block is erased after writing 2 word data 1,024 times, each to a different address, this counts as one program and erase cycles. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
2. Cycles to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 256 groups before erasing them all in one operation. In addition, averaging the erasure cycles between blocks $A$ and $B$ can further reduce the actual erasure cycles. It is also advisable to retain data on the erasure cycles of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact a Renesas Electronics sales office.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7. After an erase start or erase restart, if an interval of at least 20 ms is not set before the next suspend request, the erase sequence cannot be completed.

### 5.1.6 Voltage Detector and Power Supply Circuit Electrical Characteristics

Table 5.12 Voltage Detector 0 Electrical Characteristics
The measurement condition is $\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {det0 }}$ | Voltage detection level Vdet0_0 ${ }^{(1)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 1.80 | 1.90 | 2.10 | V |
|  | Voltage detection level Vdet0_2 ${ }^{(1)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 2.70 | 2.85 | 3.00 | V |
| - | Voltage detector 0 response time ${ }^{(3)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ falls from 5 V to (Vdet0_0-0.1) V |  |  | 200 | $\mu \mathrm{S}$ |
| - | Voltage detector self power consumption | $\mathrm{VC25}=1, \mathrm{~V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}$ |  | 1.5 |  | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}(\mathrm{E}-\mathrm{A})}$ | Waiting time until voltage detector operation starts (2) |  |  |  | 100 | $\mu \mathrm{S}$ |

Notes:

1. Select the voltage detection level with the VDSEL1 bit in the OFS1 address.
2. Necessary time until the voltage detector operates when setting to 1 again after setting the VC25 bit in the VCR2 register to 0 .
3. Time from when passing the $\mathrm{V}_{\text {deto }}$ until when a voltage monitor 0 reset is generated.

Table 5.13 Voltage Detector 1 Electrical Characteristics
The measurement condition is $\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {det1 }}$ | Voltage detection level Vdet1_0 ${ }^{(1)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 1.90 | 2.20 | 2.50 | V |
|  | Voltage detection level Vdet1_6 (1) | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 2.80 | 3.10 | 3.40 | V |
|  | Voltage detection level Vdet1_B (1) | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 3.55 | 3.85 | 4.15 | V |
|  | Voltage detection level Vdet1_F ${ }^{(1)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling. | 4.15 | 4.45 | 4.75 | V |
| - | Hysteresis width at the rising of $\mathrm{V}_{\mathrm{CC} 1}$ in voltage detector 1 | When selecting Vdet1_0 |  | 0.10 |  | V |
|  |  | When selecting Vdet1_6 to Vdet1_F |  | 0.15 |  | V |
| - | Voltage detector 1 response time ${ }^{(3)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ falls from 5 V to (Vdet1_0-0.1) V |  |  | 200 | $\mu \mathrm{S}$ |
| - | Voltage detector self power consumption | $\mathrm{VC} 26=1, \mathrm{~V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}$ |  | 1.7 |  | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}(\mathrm{E}-\mathrm{A})}$ | Waiting time until voltage detector operation starts (2) |  |  |  | 100 | $\mu \mathrm{S}$ |

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Necessary time until the voltage detector operates when setting to 1 again after setting the VC26 bit in the VCR2 register to 0 .
3. Time from when passing the $\mathrm{V}_{\text {det } 1}$ until when a voltage monitor 1 reset is generated.

Table 5.14 Voltage Detector 2 Electrical Characteristics
The measurement condition is $\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {det2 }}$ | Voltage detection level Vdet2_0 | When $\mathrm{V}_{\mathrm{CC} 1}$ is falling | 3.70 | 4.00 | 4.30 | V |
| - | Hysteresis width at the rising of $\mathrm{V}_{\mathrm{CC} 1}$ in voltage detector 2 |  |  | 0.15 |  | V |
| - | Voltage detector 2 response time ${ }^{(2)}$ | When $\mathrm{V}_{\mathrm{CC} 1}$ falls from 5 V to (Vdet2_0-0.1) V |  |  | 200 | $\mu \mathrm{S}$ |
| - | Voltage detector self power consumption | $\mathrm{VC} 27=1, \mathrm{~V}_{\mathrm{CC} 1}=5.0 \mathrm{~V}$ |  | 1.7 |  | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}(\mathrm{E}-\mathrm{A})}$ | Waiting time until voltage detector operation starts (1) |  |  |  | 100 | $\mu \mathrm{S}$ |

Notes:

1. Necessary time until the voltage detector operates after setting to 1 again after setting the VC27 bit in the VCR2 register to 0 .
2. Time from when passing the $\mathrm{V}_{\mathrm{det} 2}$ until when a voltage monitor 2 reset is generated.

Table 5.15 Power-On Reset Circuit
The measurement condition is $\mathrm{V}_{\mathrm{CC} 1}=2.0$ to 5.5 V , $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\text {por1 }}$ | Voltage at which power-on reset enabled (1) |  |  |  | 0.5 | V |
| $\mathrm{t}_{\text {rth }}$ | External power $\mathrm{V}_{\mathrm{CC1}}$ rise gradient |  | 2.0 |  | 50000 | $\mathrm{mV} / \mathrm{ms}$ |
| $\mathrm{t}_{\text {w(por) }}$ | Time necessary to enable power-on reset |  | 300 |  |  | ms |

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS1 address to 0 . Also, set the VDSEL1 bit to 0 (Vdet0_2).


Figure 5.4 Power-On Reset Circuit Electrical Characteristics

Table 5.16 Power Supply Circuit Timing Characteristics
The measurement condition is $\mathrm{V}_{\mathrm{CC} 1}=1.8$ to 5.5 V and $\mathrm{T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  |  |  | Min. | Typ. |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{P}-\mathrm{R})}$ | Internal power supply stability time when power is on (1) |  |  |  | 5 |
| $\mathrm{t}_{\mathrm{d}(\mathrm{R}-\mathrm{S})}$ | STOP release time |  | ms |  |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{W}-\mathrm{S})}$ | Low power mode wait mode release time |  |  | 150 | $\mu \mathrm{~s}$ |

Note:

1. Waiting time until the internal power supply generator stabilizes when power is on.

| $t_{d(P-R)}$ <br> Internal power supply stability time when power is on |  |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{R}-\mathrm{S})}$ <br> STOP release time <br> $\mathrm{t}_{\mathrm{d}}(\mathrm{W}-\mathrm{S})$ <br> Low power mode wait mode release time | Interrupt for <br> (a) Stop mode release <br> or <br> (b) Wait mode release <br> CPU clock |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ Voltage detector operation start time |  |

Figure 5.5 Power Supply Circuit Timing Diagram

### 5.1.7 Oscillator Electrical Characteristics

Table 5.17 40 MHz On-Chip Oscillator Electrical Characteristics
$\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| foco40M | 40 MHz on-chip oscillator frequency | Average frequency in a 10 ms period $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<5.5 \mathrm{~V}$ | 36 | 40 | 44 | MHz |
|  |  | Average frequency in a 10 ms period $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ | 30 | 40 | 50 | MHz |
| tsu(foco40M) | Wait time until 40 MHz on-chip oscillator stabilizes |  |  |  | 2 | ms |

Table $5.18 \quad 125$ kHz On-Chip Oscillator Electrical Characteristics
$\mathrm{V}_{\mathrm{CC} 1}=1.8$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| foco-s | 125 kHz on-chip oscillator frequency | Average frequency in a 10 ms period | 100 | 125 | 150 | kHz |
| tsu(foco-s) | Wait time until 125 kHz on-chip oscillator stabilizes |  |  |  | 20 | $\mu \mathrm{S}$ |

### 5.2 Electrical Characteristics $\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}\right)$

### 5.2.1 Electrical Characteristics

$$
V_{C C 1}=V_{C C 2}=5 \mathrm{~V}
$$

Table 5.19 Electrical Characteristics (1) (1)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=4.2$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter |  |  |  | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage | $\left\lvert\, \begin{aligned} & \text { P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, } \\ & \text { P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 }\end{aligned}\right.$ |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-2.0$ |  | $\mathrm{V}_{\text {cC1 }}$ | V |
|  |  | $\mathrm{P} 0 \_0$ to P0_7, P1_0 to P1_7, P2_0 to P2_7,P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 2}-2.0$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage | $\begin{aligned} & \text { P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, } \\ & \text { P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.3$ |  | $\mathrm{V}_{\text {CC1 }}$ | V |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC} 2}-0.3$ |  | $\mathrm{V}_{\mathrm{CC2}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage XOUT |  |  | HIGHPOWER | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-2.0$ |  | $\mathrm{V}_{\mathrm{CC1}}$ | V |
|  |  |  |  | LOWPOWER | $\mathrm{l}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-2.0$ |  | $\mathrm{V}_{\mathrm{CC1}}$ |  |
|  | High output voltage XCOUT |  |  |  | With no load applied |  | 1.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage | $\begin{aligned} & \text { P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, } \\ & \text { P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | $\mathrm{l}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  | 2.0 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage | $\begin{aligned} & \text { P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, } \\ & \text { P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | $\mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ |  |  | 0.45 | V |
|  |  | $\mathrm{P} 0 \_0$ to P0_7, P1_0 to P1_7, P2_0 to P2_7,P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ |  |  | 0.45 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage |  | XOUT | HIGHPOWER | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  |  | LOWPOWER | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  |  | 2.0 |  |  |
|  | Low output voltage XCOUT |  |  |  | With no load applied |  | 0 |  | V |

Note:

1. When $\mathrm{V}_{\mathrm{CC} 1} \neq \mathrm{V}_{\mathrm{CC} 2}$, refer to $5 \mathrm{~V}, 3 \mathrm{~V}$, or 1.8 V standard depending on the voltage.

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

Table 5.20 Electrical Characteristics (2) (1)

| Symbol | Parameter |  | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis | $\overline{H O L D}, \overline{R D Y}$, TAOIN to TA4IN, TBOIN to TB5IN, $\overline{\mathrm{INTO}}$ to $\overline{\mathrm{NT} 7}, \overline{\mathrm{NMI}}, \overline{\mathrm{ADTRG}}, \overline{\mathrm{CTSO}}$ to $\overline{\mathrm{CTS} 2}$, $\overline{\text { CTS5 }}$ to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, <br> $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI7}}, \mathrm{RXD0}$ to RXD2, RXD5 to RXD7, SIN3, SIN4, $\overline{\mathrm{SD}}, ~ P M C 0, ~ P M C 1, ~ S C L M M$, SDAMM, CEC, ZP, IDU, IDV, IDW |  |  | 0.5 |  | 2.0 | V |
| $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\mathrm{T}_{-}} \text {}}$ | Hysteresis | RESET |  | 0.5 |  | 2.5 | V |
| ${ }_{1}$ | High input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 <br> XIN, $\overline{R E S E T}, \mathrm{CNVSS}, \mathrm{BYTE}$ | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| ILL | Low input current | $\begin{aligned} & \mathrm{P} 0 \_0 \text { to } \mathrm{P} 0 \_7, \mathrm{P} 1 \_0 \text { to } \mathrm{P} 1 \_7, \mathrm{P} 2 \_0 \text { to } \mathrm{P} 2 \_7, \\ & \mathrm{P} 3 \_0 \text { to } \mathrm{P} 3-7, \mathrm{P} 4 \_-0 \text { to } \mathrm{P} 4 \_7, \mathrm{P} 5 \_0 \text { to } \mathrm{P} 5 \_7, \\ & \mathrm{P} 6 \_0 \text { to } \mathrm{P} 6 \_7, \mathrm{P} 7-0 \text { to } \mathrm{P} 7-7, \mathrm{P} 8 \_0 \text { to } \mathrm{P} 8 \_7, \\ & \mathrm{P} 9-0 \text { to } \mathrm{P} 9 \_7, \mathrm{P} 10 \_0 \text { to } \mathrm{P} 10 \_7 \\ & \mathrm{XIN}, \overline{\mathrm{RESET}}, \mathrm{CNVSS}, \mathrm{BYTE} \end{aligned}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PULLUP }}$ | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 30 | 50 | 170 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{fxIN}}$ | Feedback resistance XIN |  |  |  | 0.8 |  | $\mathrm{M} \Omega$ |
| $\mathrm{R}_{\mathrm{fXCIN}}$ | Feedback resistance XCIN |  |  |  | 8 |  | $\mathrm{M} \Omega$ |
| $\mathrm{V}_{\text {RAM }}$ | RAM retention voltage |  | In stop mode | 1.8 |  |  | V |

Note:

1. When $\mathrm{V}_{\mathrm{CC} 1} \neq \mathrm{V}_{\mathrm{CC} 2}$, refer to $5 \mathrm{~V}, 3 \mathrm{~V}$, or 1.8 V standard depending on the voltage.

$$
V_{C C 1}=V_{C C 2}=5 \mathrm{~V}
$$

Table 5.21 Electrical Characteristics (3)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=4.2$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {cc }}$ | Power supply current <br> In single-chip, mode, the output pin are open and other pins are $\mathrm{V}_{\mathrm{SS}}$ | High-speed mode | $f_{(B C L K)}=20 \mathrm{MHz}$ (no division) <br> XIN $=20 \mathrm{MHz}$ (square wave) <br> 125 kHz on-chip oscillator stopped <br> CM15 = 1 (drive capacity High) <br> A/D converter stopped |  | 10.7 |  | mA |
|  |  |  | $f_{(B C L K)}=20 \mathrm{MHz}$ (no division) XIN $=20 \mathrm{MHz}$ (square wave) 125 kHz on-chip oscillator stopped CM15 = 1 (drive capacity High) A/D converter operating (2) |  | 11.4 |  | mA |
|  |  |  | $\mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ <br> XIN $=20 \mathrm{MHz}$ (square wave) <br> 125 kHz on-chip oscillator stopped <br> CM15 = 0 (drive capacity Low) <br> A/D converter stopped |  | 10.1 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz} \text { (no division) } \\ & \text { XIN }=20 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \mathrm{CM} 15=1 \text { (drive capacity High) } \\ & \text { PCLKSTP1 = FF (peripheral clock stop) } \\ & \hline \end{aligned}$ |  | 9.1 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz} \text { (no division) } \\ & \mathrm{XIN}=20 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \mathrm{CM} 15=0 \text { (drive capacity Low) } \\ & \text { PCLKSTP1 = FF (peripheral clock stopped) } \\ & \hline \end{aligned}$ |  | 8.5 |  | mA |
|  |  | 40 MHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator on, divide-by-2 ${ }_{\left({ }_{( }{ }_{(B C L K)}=20 \mathrm{MHz}\right)}$ <br> 125 kHz on-chip oscillator stopped |  | 9.0 |  | mA |
|  |  | 125 kHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator stopped, 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) |  | 450.0 |  | $\mu \mathrm{A}$ |
|  |  | Low-power mode | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=32 \mathrm{kHz} \\ & \text { FMR22 }=\text { FMR23 }=1 \text { (in low current consumption } \\ & \text { read mode }) \\ & \text { On flash memory }{ }^{(1)} \\ & \hline \end{aligned}$ |  | 80.0 |  | $\mu \mathrm{A}$ |
|  |  | Wait mode | $\begin{aligned} & f_{(B C L K)}=32 \mathrm{kHz} \\ & \text { Main clock stopped } \\ & 40 \mathrm{MHz} \text { on-chip oscillator stopped } \\ & 125 \mathrm{kHz} \text { on-chip oscillator on } \\ & \text { PM25 = } 1 \text { (peripheral function clock fC operating) } \\ & \mathrm{T}_{\text {opr }}=25^{\circ} \mathrm{C} \\ & \text { Real-time clock operating } \\ & \hline \end{aligned}$ |  | 5.6 |  | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \hline f_{(B C L K)}=32 \mathrm{kHz} \\ & \text { Main clock stopped } \\ & 40 \mathrm{MHz} \text { on-chip oscillator stopped } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \text { PM25 }=0 \text { (peripheral function clock fC stopped) } \\ & \mathrm{T}_{\mathrm{opr}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 5.3 |  | $\mu \mathrm{A}$ |
|  |  | Stop mode | $\mathrm{T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 2.4 |  | $\mu \mathrm{A}$ |
|  |  | During flash memory program | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=10 \mathrm{MHz}, \text { PM17 = } 1 \text { (one wait) } \\ & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V} \end{aligned}$ |  | 20.0 |  | mA |
|  |  | During flash memory erase | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=10 \mathrm{MHz}, \text { PM17 }=1 \text { (one wait) } \\ & \mathrm{V}_{\mathrm{CC} 1}=5.0 \mathrm{~V} \end{aligned}$ |  | 30.0 |  | mA |

Notes:

1. This indicates the memory in which the program to be executed exists.
2. A/D conversion is executed in repeat mode.

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

### 5.2.2 Timing Requirements (Peripheral Functions and Others)

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified)

### 5.2.2.1 Reset Input ( $\overline{\operatorname{RESET}}$ Input)

Table 5.22 Reset Input ( $\overline{\text { RESET Input) }}$

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |



Figure 5.6 Reset Input ( $\overline{\text { RESET Input }}$ )

### 5.2.2.2 External Clock Input

Table 5.23 External Clock Input (XIN Input) (1)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. |  |  |

Note:

1. The condition is $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3.0$ to 5.0 V .


Figure 5.7 External Clock Input (XIN Input)

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.2.3 Timer A Input

Table 5.24 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |

Table 5.25 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TA) }}$ | TAilN input cycle time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAH) }}$ | TAilN input high pulse width | 200 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 200 |  | ns |

Table 5.26 Timer A Input (External Trigger Input in One-Shot Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TA) }}$ | TAilN input cycle time | 200 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAH) }}$ | TAilN input high pulse width | 100 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 100 |  | ns |

Table 5.27 Timer A Input (External Trigger Input in Pulse Width Modulation Mode and Programmable Output Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{W} \text { (TAH) }}$ | TAilN input high pulse width | 100 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 100 |  | ns |



Figure 5.8 Timer A Input

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

Table 5.28 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TA) }}$ | TAilN input cycle time | 800 |  | ns |
| $\mathrm{t}_{\text {su(TAIN-TAOUT) }}$ | TAiOUT input setup time | 200 |  | ns |
| $\mathrm{t}_{\text {su(TAOUT-TAIN })}$ | TAilN input setup time | 200 |  | ns |



Figure 5.9 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.2.4 Timer B Input

Table 5.29 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time (counted on one edge) | 100 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBilN input high pulse width (counted on one edge) | 40 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width (counted on one edge) | 40 |  | ns |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time (counted on both edges) | 200 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBilN input high pulse width (counted on both edges) | 80 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width (counted on both edges) | 80 |  | ns |

Table 5.30 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBilN input high pulse width | 200 |  | ns |
| $\mathrm{t}_{\text {w(TBL) }}$ | TBilN input low pulse width | 200 |  | ns |

Table 5.31 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBiIN input high pulse width | 200 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width | 200 |  | ns |



Figure 5.10 Timer B Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.2.5 Serial Interface

Table 5.32 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |



Figure 5.11 Serial Interface

### 5.2.2.6 External Interrupt $\overline{\mathrm{NT} \text { Ti }}$ Input

Table 5.33 External Interrupt $\overline{\text { INTi }}$ Input

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{INH})}$ | $\overline{\text { INTi input high pulse width }}$ | 250 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{INL})}$ | $\overline{\text { INTi input low pulse width }}$ | 250 |  | ns |



Figure 5.12 External Interrupt $\overline{\text { INTi }}$ Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.2.7 Multi-master I²C-bus

Table 5.34 Multi-master ${ }^{2}$ ²-bus

| Symbol | Parameter | Standard Clock Mode |  | Fast-mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{S}$ |
| thd; STA | Hold time in start condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tow | Hold time in SCL clock 0 status | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | SCL, SDA signals' rising time |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| $\mathrm{t}_{\text {HD; } \mathrm{DAT} \text { }}$ | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Hold time in SCL clock 1 status | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{F}}$ | SCL, SDA signals' falling time |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| $\mathrm{t}_{\text {su; DAT }}$ | Data setup time | 250 |  | 100 |  | ns |
| $\mathrm{t}_{\text {su; STA }}$ | Setup time in restart condition | 4.7 |  | 0.6 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {su; }}$ STO | Stop condition setup time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |



Figure 5.13 Multi-master $I^{2} \mathrm{C}$-bus

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 5.35 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\text {ac1 }}$ (RD-DB) | Data input access time (for setting with no wait) |  | (Note 1) | ns |
| tac2(RD-DB) | Data input access time (for setting with 1 to 3 waits) |  | (Note 2) | ns |
| $\mathrm{t}_{\text {ac3(RD-DB) }}$ | Data input access time (when accessing multiplex bus area) |  | (Note 3) | ns |
| $\mathrm{tac4}_{\text {(RD-DB) }}$ | Data input access time (for setting with $2 \phi+3 \phi$ or more) |  | (Note 4) | ns |
| $\mathrm{t}_{\text {su( }}$ (DB-RD) | Data input setup time | 40 |  | ns |
| $\mathrm{t}_{\text {su(RDY-BCLK) }}$ | $\overline{\mathrm{RDY}}$ input setup time | 80 |  | ns |
| $\mathrm{t}_{\text {h(RD-DB) }}$ | Data input hold time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-RDY) }}$ | $\overline{\mathrm{RDY}}$ input hold time | 0 |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{\text {(BCLK) }}}-45[n s]$
2. Calculated according to the BCLK frequency as follows:
$\frac{(n+0.5) \times 10^{9}}{f_{(B C L K)}}-45[n s] \quad \mathrm{n}$ is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.
3. Calculated according to the BCLK frequency as follows:
$\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-45[n s] \quad \mathrm{n}$ is 2 for 2 waits setting, and 3 for 3 waits setting.
4. Calculated according to the BCLK frequency as follows:
$\frac{n \times 10^{9}}{f_{(B C L K)}}-45[n s] \quad \mathrm{n}$ is 3 for $2 \phi+3 \phi, 4$ for $2 \phi+4 \phi, 4$ for $3 \phi+4 \phi$, and 5 for $4 \phi+5 \phi$.


Figure 5.14 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

### 5.2.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.4.1 In No Wait State Setting

Table 5.36 Memory Expansion Mode and Microprocessor Mode (in No Wait State Setting)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-AD) }}$ | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (RD-AD) }}$ | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\text {( }}$ (BCLK-CS ) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 15 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-ALE) }}$ | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 25 | ns |
| $\mathrm{th}_{\text {(BCLK-RD }}$ | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-WR) }}$ | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\text {d(BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{th}_{\text {( }}$ (WR-DB) | Data output hold time (in relation to WR) ${ }^{(3)}$ |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-40[n s] f_{(B C L K)}$ is 12.5 MHz or less.
2. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(\text {BCLK })}}-10[n s]$
3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / V_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$
$=6.7 \mathrm{~ns}$.



Figure 5.15 Ports P0 to P10 Measurement Circuit

Memory Expansion Mode and Microprocessor Mode (in no wait state setting)

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

Read timing


Write timing

$$
\mathrm{t}_{\mathrm{cyc}}=\frac{1}{\mathrm{f}_{(\mathrm{BCLK})}}
$$

Measuring conditions

- $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}$
- Input timing voltage: $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.0 \mathrm{~V}$
- Output timing voltage: $\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.4 \mathrm{~V}$

Figure 5.16 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.4.2 In $\mathbf{1}$ to $\mathbf{3}$ Waits Setting and When Accessing External Area

Table 5.37 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See Figure 5.15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-AD) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ RD-AD) | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 25 | ns |
| $\mathrm{th}_{\mathrm{h} \text { (BCLK-CS) }}$ | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 15 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{BCLK}-\mathrm{RD})}$ | RD signal output delay time |  |  | 25 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{BCLK}-W R)}$ | WR signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\text { (DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $t_{\text {h }}(W R-D B)$ | Data output hold time (in relation to WR)(3) |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-40[n s]$
n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting. When $\mathrm{n}=1, \mathrm{f}_{(\mathrm{BCLL})}$ is 12.5 MHz or less.
2. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[n s]$
3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$

$=6.7 \mathrm{~ns}$.

Memory Expansion Mode and Microprocessor Mode

$$
V_{C C 1}=V_{C C 2}=5 V
$$

(in 1 to 3 waits setting and when accessing external area)
Read timing


$$
\mathrm{t}_{\mathrm{cyc}}=\frac{1}{\mathrm{f}_{(\mathrm{BCLK})}}
$$

Measuring conditions

- $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}$
- Input timing voltage: $\mathrm{VL}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.0 \mathrm{~V}$
- Output timing voltage: $\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{KH}}=2.4 \mathrm{~V}$
n: 1 (when 1 wait)
2 (when 2 waits)
3 (when 3 waits)

Figure 5.17 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

Table 5.38 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) (5)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-AD) }}$ | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RD-AD) | Address output hold time (in relation to RD) |  | (Note 1) |  | ns |
| $t_{\text {h( }}$ WR-AD) | Address output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-CS) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\text {(RD-CS) }}$ | Chip select output hold time (in relation to RD) |  | (Note 1) |  | ns |
| th(WR-CS) | Chip select output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{BCLK}}$-RD) | RD signal output delay time |  |  | 25 | ns |
| $\mathrm{th}_{\text {( }}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\text {d(BCLK-WR) }}$ | WR signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-WR) }}$ | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{BCLK} \text {-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (WR-DB) }}$ | Data output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time (in relation to BCLK) |  |  | 15 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-ALE) | ALE signal output hold time (in relation to BCLK) |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (AD-ALE) }}$ | ALE signal output delay time (in relation to Address) |  | (Note 3) |  | ns |
| $t_{\text {h }}$ (AD-ALE) | ALE signal output hold time (in relation to Address) |  | (Note 4) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (AD-RD) }}$ | RD signal output delay from the end of address |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (AD-WR) }}$ | WR signal output delay from the end of address |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{dz} \text { (RD-AD) }}$ | Address output floating start time |  |  | 8 | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[n s]$
2. Calculated according to the BCLK frequency as follows:
$\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-40[n s] n$ is 2 for 2 -wait setting, 3 for 3 -wait setting.
3. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{\text {(BCLK) }}}-25[n s]$
4. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-15[n s]$
5. When using multiplex bus, set $\mathrm{f}_{(B C L K)} 12.5 \mathrm{MHz}$ or less.


Figure 5.18 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.4.4 In Wait State Setting $2 \phi+3 \phi, 2 \phi+4 \phi, 3 \phi+4 \phi$, and $4 \phi+5 \phi$, and When Accessing External Area

Table 5.39 Memory Expansion Mode and Microprocessor Mode (in Wait State Setting $2 \phi+3 \phi, 2 \phi$ $+4 \phi, \mathbf{3} \phi+4 \phi$, and $4 \phi+5 \phi$, and When Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See Figure 5.15 |  | 25 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-AD) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}} \mathrm{RD}-\mathrm{AD}$ ) | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-CS) }}$ | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 15 | ns |
| $t_{\text {(BCLK-ALE }}$ ) | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 25 | ns |
| $t_{\text {h(BCLK-WR) }}$ | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{DB}-W R)}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $t_{\text {h }}$ (WR-DB) | Data output hold time (in relation to WR) (3) |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$
\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-40[n s] \quad \mathrm{n} \text { is } 3 \text { for } 2 \phi+3 \phi, 4 \text { for } 2 \phi+4 \phi, 4 \text { for } 3 \phi+4 \phi \text {, and } 5 \text { for } 4 \phi+5 \phi .
$$

2. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[n s]$
3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$

$=6.7 \mathrm{~ns}$.


Figure 5.19 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.2.4.5 In Wait State Setting $2 \phi+3 \phi, 2 \phi+4 \phi, 3 \phi+4 \phi$, and $4 \phi+5 \phi$, and When Inserting 1 to 3 Recovery Cycles and Accessing External Area

Table 5.40 Memory Expansion and Microprocessor Modes (in Wait State Setting $2 \phi+3 \phi, 2 \phi+4 \phi$, $3 \phi+4 \phi$, and $4 \phi+5 \phi$, and When Inserting 1 to 3 Recovery Cycles and Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-AD }}$ ) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\text {(RD-AD }}$ ) | Address output hold time (in relation to RD) |  | (Note 4) |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\text {( }}$ (BCLK-CS) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 15 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-ALE) }}$ | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 25 | ns |
| $\mathrm{th}_{\text {(BCLK-WR) }}$ | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (WR-DB) }}$ | Data output hold time (in relation to WR) ${ }^{(3)}$ |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$
\frac{n \times 10^{9}}{f_{(B C L K)}}-40[n s] \quad n \text { is } 3 \text { for } 2 \phi+3 \phi, 4 \text { for } 2 \phi+4 \phi, 4 \text { for } 3 \phi+4 \phi, \text { and } 5 \text { for } 4 \phi+5 \phi .
$$

2. Calculated according to the BCLK frequency as follows:

$$
\begin{array}{ll}
\frac{m \times 10^{9}}{f_{(B C L K)}}-10[n s] & \begin{array}{l}
m \text { is } 1 \text { when } 1 \text { recovery cycle is inserted, } 2 \text { when } 2 \text { recovery cycles are inserted, and } \\
3 \text { when } 3 \text { recovery cycles are inserted. }
\end{array}
\end{array}
$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output
low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$

$$
\text { = } 6.7 \text { ns. }
$$


4. Calculated according to the BCLK frequency as follows:

$$
\frac{m \times 10^{9}}{f_{(B C L K)}}+0[n s] \quad \begin{aligned}
& m \text { is } 1 \text { when } 1 \text { recovery cycle is inserted, } 2 \text { when } 2 \text { recovery cycles are inserted, and } \\
& 3 \text { when } 3 \text { recovery cycles are inserted. }
\end{aligned}
$$



Figure 5.20 Timing Diagram

### 5.3 Electrical Characteristics $\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}\right)$

### 5.3.1 Electrical Characteristics

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

Table 5.41 Electrical Characteristics (1) (1)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter |  |  |  | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage | $\|$P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, <br> P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.5$ |  | $\mathrm{V}_{\mathrm{CC} 1}$ | V |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 2}-0.5$ |  | $\mathrm{V}_{\mathrm{CC} 2}$ |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage XOUT |  |  | HIGHPOWER | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.5$ |  | $\mathrm{V}_{\mathrm{CC} 1}$ | V |  |
|  |  |  |  | LOWPOWER | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.5$ |  | $\mathrm{V}_{\mathrm{CC1}}$ |  |  |
|  | High output voltage XCOUT |  |  |  | With no load applied |  | 1.5 |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage | $\begin{aligned} & \text { P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, } \\ & \text { P9_0 to P9_7, P10_0 to P10_7 } \end{aligned}$ |  |  | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.5 | V |  |
|  |  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 |  |  | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.5 |  |  |
|  |  | CEC |  |  | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  | 0 | 0.5 | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage XOUT |  |  | HIGHPOWER | $\mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ |  |  | 0.5 | V |  |
|  |  |  |  | LOWPOWER | $\mathrm{IOL}=50 \mu \mathrm{~A}$ |  |  | 0.5 |  |  |
|  | Low output voltage XCOUT |  |  |  | With no load applied |  | 0 |  | V |  |
| $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\mathrm{T}-}}$ | Hysteresis | $\overline{\text { HOLD }}, \overline{\text { RDY }}$, TAOIN to TA4IN, TBOIN to TB5IN, $\overline{\text { INTO }}$ to $\overline{\text { INT7, }} \overline{\text { NMI }}$, $\overline{\text { ADTRG, }} \overline{\mathrm{CTS}}$ to $\overline{\mathrm{CTS}}$, $\overline{\mathrm{CTS5}}$ to $\overline{\mathrm{CTS}}$, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI7}}$, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, $\overline{\text { SD }}$, PMC0, PMC1, SCLMM, SDAMM, ZP, IDU, IDV, IDW |  |  |  | 0.2 |  | 1.0 | V |  |
|  |  | CEC |  |  |  | 0.2 | 0.5 | 1.0 | V |  |
|  |  | $\overline{\text { RESET }}$ |  |  |  | 0.2 |  | 1.8 | V |  |
| ${ }_{1 \mathrm{H}}$ | High input current |  |  | 7, P2_0 to P2_7, <br> 7, P5_0 to P5_7, <br> _7, P8_0 to P8_7, <br> 10_7 <br> TE | $\mathrm{V}_{1}=3 \mathrm{~V}$ |  |  | 4.0 | $\mu \mathrm{A}$ |  |
| - | Leakage current in powered-off state ${ }^{\text {CEC }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC} 1}=0 \mathrm{~V}$ |  |  | 1.8 | $\mu \mathrm{A}$ |  |
| IIL | Low input current | $\begin{aligned} & \text { P0_0 to } \\ & \text { P3_0 to } \\ & \text { P6_0 to } \\ & \text { PG_0 to } \\ & \text { XIN, } \overline{\mathrm{RE}} \end{aligned}$ |  | 7, P2_0 to P2_7 <br> 7, P5_0 to P5_7, <br> _7, P8_0 to P8_7, <br> 10_7 | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | -4.0 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Pull-up resistance | $\left\lvert\, \begin{aligned} & \text { P0_0 to } \\ & \text { P3_0 to } \\ & \text { P6_0 to } \\ & \text { P8_6, } \end{aligned}\right.$ |  | 7, P2_0 to P2_7, <br> 7, P5_0 to P5_7, <br> 7, P8_0 to P8_4, <br> 7, P10_0 to P10_7 | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 50 | 100 | 500 | $\mathrm{k} \Omega$ |  |
| $\mathrm{R}_{\mathrm{fXIN}}$ | Feedback | resistanc | XIN |  |  |  | 0.8 |  | $\mathrm{M} \Omega$ |  |
| $\mathrm{R}_{\mathrm{fXCIN}}$ | Feedback | resistanc | XCIN |  |  |  | 8 |  | $\mathrm{M} \Omega$ |  |
| $\mathrm{V}_{\text {RAM }}$ | RAM reten | tion volta |  |  | In stop mode | 1.8 |  |  | V |  |

Note:

1. When $\mathrm{V}_{\mathrm{CC} 1} \neq \mathrm{V}_{\mathrm{CC} 2}$, refer to $5 \mathrm{~V}, 3 \mathrm{~V}$, or 1.8 V standard depending on the voltage.

$$
V_{C C 1}=V_{C C 2}=3 \mathrm{~V}
$$

Table 5.42 Electrical Characteristics (2)
$\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=2.7$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {c C }}$ | Power supply current <br> In single-chip, mode, the output pin are open and other pins are $\mathrm{V}_{\mathrm{SS}}$ | High-speed mode | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz} \text { (no division) } \\ & \text { XIN =20 MHz (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \mathrm{CM} 15=1 \text { (drive capacity High) } \\ & \text { A/D converter stopped } \end{aligned}$ |  | 9.5 |  | mA |
|  |  |  | $\mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}$ (no division) XIN $=20 \mathrm{MHz}$ (square wave) 125 kHz on-chip oscillator stopped CM15 = 1 (drive capacity High) A/D converter operating (2) |  | 10.2 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz} \\ & \mathrm{XIN}=20 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \mathrm{CM} 15=0 \text { (drive capacity Low) } \\ & \text { A/D converter stopped } \end{aligned}$ |  | 9.2 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz} \text { (no division) } \\ & \mathrm{XIN}=20 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \text { CM15 = } 1 \text { (drive capacity High) } \\ & \text { PCLKSTP1 = FF (peripheral clock stopped) } \end{aligned}$ |  | 7.9 |  | mA |
|  |  |  | $\begin{aligned} & { }^{f}(\text { BCLK })=20 \mathrm{MHz} \text { (no division) } \\ & \text { XIN }=20 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \text { CM15 = } 0 \text { (drive capacity Low) } \\ & \text { PCLKSTP1 = FF (peripheral clock stopped) } \end{aligned}$ |  | 7.6 |  | mA |
|  |  | 40 MHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator on, divide-by-2 $\left(\mathrm{f}_{(\mathrm{BCLK})}=20 \mathrm{MHz}\right)$ 125 kHz on-chip oscillator stopped |  | 9.0 |  | mA |
|  |  | 125 kHz on-chip oscillator mode | Main clock stopped 40 MHz on-chip oscillator stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) |  | 450.0 |  | $\mu \mathrm{A}$ |
|  |  | Low-power mode | $\mathrm{f}_{(\mathrm{BCLK})}=32 \mathrm{MHz}$ <br> FMR 22 = FMR23 = 1 (in low-current consumption read mode) <br> On flash memory (1) |  | 80.0 |  | $\mu \mathrm{A}$ |
|  |  | Wait mode | $\begin{aligned} & \mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz} \\ & \text { Main clock stopped } \\ & 40 \mathrm{MHz} \text { on-chip oscillator stopped } \\ & 125 \mathrm{kHz} \text { on-chip oscillator on } \\ & \mathrm{PM} 25=1 \text { (peripheral function clock } \mathrm{fC} \text { operating) } \\ & \mathrm{T}_{\mathrm{opr}}=25^{\circ} \mathrm{C} \\ & \text { Real-time clock operating } \\ & \hline \end{aligned}$ |  | 5.3 |  | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & { }^{f}(B C L K)=32 \mathrm{MHz} \\ & 40 \mathrm{MHz} \text { on-chip oscillator stopped } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stopped } \\ & \text { PM25 }=0 \text { (peripheral function clock fC stopped) } \\ & \mathrm{T}_{\text {opr }}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 5.0 |  | $\mu \mathrm{A}$ |
|  |  | Stop mode | $\mathrm{T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 2.2 |  | $\mu \mathrm{A}$ |
|  |  | During flash memory program | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=10 \mathrm{MHz}, \mathrm{PM} 17=1 \text { (one wait) } \\ & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \end{aligned}$ |  | 20.0 |  | mA |
|  |  | During flash memory erase | $\begin{aligned} & { }^{f}(\mathrm{BCLK})=10 \mathrm{MHz}, \mathrm{PM} 17=1 \text { (one wait) } \\ & \mathrm{V}_{\mathrm{CC} 1}=3.0 \mathrm{~V} \end{aligned}$ |  | 30.0 |  | mA |

Notes:

1. This indicates the memory in which the program to be executed exists.
2. A/D conversion is executed in repeat mode.

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

### 5.3.2 Timing Requirements (Peripheral Functions and Others)

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\text {opr }}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified)

### 5.3.2.1 Reset Input ( $\overline{\operatorname{RESET}}$ Input)

Table 5.43 Reset Input ( $\overline{\text { RESET }}$ Input)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (RSTL) }}$ | $\overline{\text { RESET input low pulse width }}$ | 10 |  | $\mu \mathrm{s}$ |



Figure 5.21 Reset Input ( $\overline{\text { RESET }}$ Input)

### 5.3.2.2 External Clock Input

Table 5.44 External Clock Input (XIN Input) (1)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c}}$ | External clock input cycle time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{H})}$ | External clock input high pulse width | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{L})}$ | External clock input low pulse width | 20 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | External clock rise time |  | 9 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | External clock fall time |  | 9 | ns |

Note:

1. The condition is $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=2.7$ to 3.0 V .


Figure 5.22 External Clock Input (XIN Input)

$$
V_{C C 1}=V_{C C 2}=3 V
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.2.3 Timer A Input

Table 5.45 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TA) }}$ | TAilN input cycle time | 150 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAH) }}$ | TAilN input high pulse width | 60 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 60 |  | ns |

Table 5.46 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |

Table 5.47 Timer A Input (External Trigger Input in One-Shot Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{TA})}$ | TAilN input cycle time | 300 |  |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{TAH})}$ | TAilN input high pulse width | 150 |  |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{TAL})}$ | TAilN input low pulse width | 150 | ns |  |

Table 5.48 Timer A Input (External Trigger Input in Pulse Width Modulation Mode and Programmable Output Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (TAH) }}$ | TAilN input high pulse width | 150 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 150 |  | ns |



Figure 5.23 Timer A Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

Table 5.49 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TA) }}$ | TAilN input cycle time | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su(TAIN-TAOUT) }}$ | TAiOUT input setup time | 500 |  | ns |
| $\mathrm{t}_{\text {su(TAOUT-TAIN) }}$ | TAilN input setup time | 500 |  | ns |

> Two-phase pulse input in event counter mode


Figure 5.24 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.2.4 Timer B Input

Table 5.50 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time (counted on one edge) | 150 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBilN input high pulse width (counted on one edge) | 60 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width (counted on one edge) | 60 |  | ns |
| $\mathrm{t}_{\text {c(TB) }}$ | TBilN input cycle time (counted on both edges) | 300 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBH) }}$ | TBilN input high pulse width (counted on both edges) | 120 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBiIN input low pulse width (counted on both edges) | 120 |  | ns |

Table 5.51 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time | 600 |  | ns |
| $\mathrm{t}_{\text {w(TBH }}$ | TBilN input high pulse width | 300 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width | 300 |  | ns |

Table 5.52 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |



Figure 5.25 Timer B Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.2.5 Serial Interface

Table 5.53 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (CK) }}$ | CLKi input cycle time | 300 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CKH) }}$ | CLKi input high pulse width | 150 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CKL) }}$ | CLKi input low pulse width | 150 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{C}-\mathrm{Q})}$ | TXDi output delay time |  | 160 | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{C}-\mathrm{Q})$ | TXDi hold time | 0 |  | ns |
| $\mathrm{t}_{\text {su(D-C) }}$ | RXDi input setup time | 100 |  | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{C}-\mathrm{D})}$ | RXDi input hold time | 90 |  | ns |



Figure 5.26 Serial Interface

### 5.3.2.6 External Interrupt $\overline{\mathrm{NT}}$ Input

Table 5.54 External Interrupt $\overline{\text { INTi }}$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (INH) }}$ | $\overline{\text { INTi input high pulse width }}$ | 380 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (INL) }}$ | $\overline{\text { INTi input low pulse width }}$ | 380 |  | ns |



Figure 5.27 External Interrupt $\overline{\text { INTi }}$ Input

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.2.7 Multi-master ${ }^{2}$ ²-bus

Table 5.55 Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus

| Symbol | Parameter | Standard Clock Mode |  | Fast-mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | Hold time in start condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tow | Hold time in SCL clock 0 status | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | SCL, SDA signals' rising time |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Hold time in SCL clock 1 status | 4.0 |  | 0.6 |  | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\mathrm{F}}$ | SCL, SDA signals' falling time |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| $\mathrm{t}_{\text {su; }}$ DAT | Data setup time | 250 |  | 100 |  | ns |
| $\mathrm{t}_{\text {su; }}$ STA | Setup time in restart condition | 4.7 |  | 0.6 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {su; }}$ STO | Stop condition setup time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |



Figure 5.28 Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 5.56 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\text {ac1 }}$ (RD-DB) | Data input access time (for setting with no wait) |  | (Note 1) | ns |
| tac2(RD-DB) | Data input access time (for setting with wait) |  | (Note 2) | ns |
| $\mathrm{t}_{\text {ac3(RD-DB) }}$ | Data input access time (when accessing multiplex bus area) |  | (Note 3) | ns |
| $\mathrm{tac4}_{\text {(RD-DB) }}$ | Data input access time (for setting with $2 \phi+3 \phi$ or more) |  | (Note 4) | ns |
| $\mathrm{t}_{\text {su( }}$ (DB-RD) | Data input setup time | 50 |  | ns |
| $\mathrm{t}_{\text {su(RDY-BCLK) }}$ | $\overline{\mathrm{RDY}}$ input setup time | 85 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (RD-DB) }}$ | Data input hold time | 0 |  | ns |
| $\mathrm{t}_{\text {( }}$ BCLK-RDY) | $\overline{\mathrm{RDY}}$ input hold time | 0 |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{\text {(BCLK) }}}-60[n s]$
2. Calculated according to the BCLK frequency as follows:
$\frac{(n+0.5) \times 10^{9}}{f_{(B C L K)}}-60[n s] \quad \mathrm{n}$ is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.
3. Calculated according to the BCLK frequency as follows:
$\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-60[n s] \quad \mathrm{n}$ is 2 for 2 waits setting, 3 for 3 waits setting.
4. Calculated according to the BCLK frequency as follows:
$\frac{n \times 10^{9}}{f_{(B C L K)}}-60[n s] \quad \mathrm{n}$ is 3 for $2 \phi+3 \phi, 4$ for $2 \phi+4 \phi, 4$ for $3 \phi+4 \phi, 5$ for $4 \phi+5 \phi$, .


Figure 5.29 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

### 5.3.4 Switching Characteristics (Memory Expansion Mode and Microprocessor Mode)

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.4.1 In No Wait State Setting

Table 5.57 Memory Expansion and Microprocessor Modes (in No Wait State Setting)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d}(\text { BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.30 |  | 30 | ns |
| $\mathrm{t}_{\text {( }}$ (BCLK-AD) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (RD-AD) }}$ | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{th}_{\text {( }}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS }}$ | Chip select output delay time |  |  | 30 | ns |
| $\mathrm{th}_{\text {(BCLK-CS }}$ | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-ALE) }}$ | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\text { BCLK-RD) }}$ | RD signal output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\text {h(BCLK-RD) }}$ | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\text {( }}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\text {(BCLLK-DB) }}$ | Data output hold time (in relation to BCLK) ${ }^{(3)}$ |  | 0 |  | ns |
| $\mathrm{t}_{\text {d(DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-DB) | Data output hold time (in relation to WR) ${ }^{(3)}$ |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-40[n s] \quad f_{(B C L K)}$ is 12.5 MHz or less.
2. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(\text {BCLK })}}-10[n s]$
3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$,
hold time of output low level is

$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$
$=6.7 \mathrm{~ns}$.


Figure 5.30 Ports P0 to P10 Measurement Circuit

Memory Expansion Mode and Microprocessor Mode (in no wait state setting)

$$
V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$



Figure 5.31 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.4.2 In 1 to $\mathbf{3}$ Waits Setting and When Accessing External Area

Table 5.58 Memory Expansion Mode and Microprocessor Mode (in 1 to 3 Waits Setting and When Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.30 |  | 30 | ns |
| $\mathrm{th}_{\mathrm{h} \text { (BCLK-AD) }}$ | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ RD-AD) | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 30 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-CS) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 30 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{th}_{\mathrm{h} \text { (BCLK-DB) }}$ | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{DB}-W R)}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-DB) | Data output hold time (in relation to WR) (3) |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$
\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-40[n s]
$$

n is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.
When $\mathrm{n}=1, \mathrm{f}_{(\mathrm{BCLL})}$ is 12.5 MHz or less.
2. Calculated according to the BCLK frequency as follows:

$$
\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[n s]
$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / V_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC2}}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$

$=6.7 \mathrm{~ns}$.

Memory Expansion Mode and Microprocessor Mode

$$
V_{C C 1}=V_{C C 2}=3 V
$$

(in 1 to 3 waits setting and when accessing external area)


Figure 5.32 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.4.3 In 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus

Table 5.59 Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When Accessing External Area and Using Multiplexed Bus) (5)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.30 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-AD) }}$ | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (RD-AD) }}$ | Address output hold time (in relation to RD) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-CS) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\text {(RD-CS }}$ | Chip select output hold time (in relation to RD) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (WR-CS) }}$ | Chip select output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 40 | ns |
| $\mathrm{t}_{\text {( }}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-DB) | Data output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\text {d(DB-WR) }}$ | Data output delay time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-DB) | Data output hold time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time (in relation to BCLK) |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-ALE) | ALE signal output hold time (in relation to BCLK) |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (AD-ALE) }}$ | ALE signal output delay time (in relation to Address) |  | (Note 3) |  | ns |
| $t_{\text {h (AD-ALE) }}$ | ALE signal output hold time (in relation to Address) |  | (Note 4) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (AD-RD) }}$ | RD signal output delay from the end of address |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{AD}-\mathrm{WR})}$ | WR signal output delay from the end of address |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{dz} \text { (RD-AD) }}$ | Address output floating start time |  |  | 8 | ns |

## Notes:

1. Calculated according to the BCLK frequency as follows: $\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[\mathrm{~ns}]$
2. Calculated according to the BCLK frequency as follows:

$$
\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-50[n s] \quad n \text { is } 2 \text { for } 2 \text { waits setting, } 3 \text { for } 3 \text { waits setting. }
$$

3. Calculated according to the BCLK frequency as follows: $\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-40[\mathrm{~ns}]$
4. Calculated according to the BCLK frequency as follows: $\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-15[\mathrm{~ns}]$
5. When using multiplexed bus, set ${ }_{(B C L K)} 12.5 \mathrm{MHz}$ or less.
$\begin{aligned} & \text { Memory Expansion Mode and Microprocessor Mode } \\ & \text { (in } 2 \text { or } 3 \text { waits setting, and when accessing external area and using multiplexed bus) }\end{aligned} V_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}$


Write timing

$\mathrm{t}_{\mathrm{cyc}}=\frac{1}{\mathrm{f}_{(\mathrm{BCLK})}}$
Measuring conditions
n: 2 (when 2 waits)

- $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}$

3 (when 3 waits)

- Input timing voltage: $\mathrm{V}_{\mathrm{L}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=2.4 \mathrm{~V}$
- Output timing voltage: $\mathrm{V}_{\mathrm{L}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=1.5 \mathrm{~V}$

Figure 5.33 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.4.4 In Wait State Setting $2 \phi+3 \phi, 2 \phi+4 \phi, 3 \phi+4 \phi$, and $4 \phi+5 \phi$, and When Accessing External Area

Table 5.60 Memory Expansion and Microprocessor Modes (in Wait State Setting 2 $\phi+3 \phi, 2 \phi+4 \phi$, $3 \phi+4 \phi$, and $4 \phi+5 \phi$, and When Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.30 |  | 30 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-AD) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ RD-AD) | Address output hold time (in relation to RD) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-CS) | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 25 | ns |
| $t_{\text {h }}$ (BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{BCLK}-W R)}$ | WR signal output delay time |  |  | 30 | ns |
| $\mathrm{th}_{\mathrm{h}}$ (BCLK-WR) | WR signal output hold time |  | 0 |  | nS |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{th}_{\text {(BCLK-DB) }}$ | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{DB}-W R)}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ (WR-DB) | Data output hold time (in relation to WR) (3) |  | (Note 2) |  | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$
\frac{(n-0.5) \times 10^{9}}{f_{(B C L K)}}-40[n s] \quad n \text { is } 3 \text { for } 2 \phi+3 \phi, 4 \text { for } 2 \phi+4 \phi, 4 \text { for } 3 \phi+4 \phi \text {, and } 5 \text { for } 4 \phi+5 \phi .
$$

2. Calculated according to the BCLK frequency as follows:
$\frac{0.5 \times 10^{9}}{f_{(B C L K)}}-10[n s]$
3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$,
hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$

$=6.7 \mathrm{~ns}$.


Figure 5.34 Timing Diagram

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}
$$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.3.4.5 In Wait State Setting $2 \phi+3 \phi, 2 \phi+4 \phi, 3 \phi+4 \phi$, and $4 \phi+5 \phi$, and Inserting 1 to 3 Recovery Cycles and Accessing External Area

Table 5.61 Memory Expansion Mode and Microprocessor Mode (in Wait State Setting 2 $\phi+3 \phi, 2 \phi+$ $4 \phi, 3 \phi+4 \phi$, and $4 \phi+5 \phi$, and Inserting 1 to 3 Recovery Cycles and Accessing External Area)

| Symbol | Parameter | Measuring Condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-AD) }}$ | Address output delay time | See <br> Figure 5.30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-AD }}$ ) | Address output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{th}_{\text {(RD-AD }}$ ) | Address output hold time (in relation to RD) |  | (Note 4) |  | ns |
| $t_{\text {h( }}$ WR-AD) | Address output hold time (in relation to WR) |  | (Note 2) |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-CS) }}$ | Chip select output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\text {h(BCLK-CS }}$ | Chip select output hold time (in relation to BCLK) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-ALE) }}$ | ALE signal output delay time |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-ALE) }}$ | ALE signal output hold time |  | -4 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-RD) }}$ | RD signal output delay time |  |  | 30 | ns |
| $\mathrm{th}_{\text {(BCLK-RD }}$ | RD signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-WR) }}$ | WR signal output delay time |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-WR) }}$ | WR signal output hold time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (BCLK-DB) }}$ | Data output delay time (in relation to BCLK) |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BCLK-DB) }}$ | Data output hold time (in relation to BCLK) (3) |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{DB}-\mathrm{WR})}$ | Data output delay time (in relation to WR) |  | (Note 1) |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ (WR-DB) | Data output hold time (in relation to WR) (3) |  | (Note 2) |  | ns |

## Notes:

1. Calculated according to the BCLK frequency as follows:

$$
\frac{n \times 10^{9}}{f_{(B C L K)}}-40[n s] \quad \mathrm{n} \text { is } 3 \text { for } 2 \phi+3 \phi, 4 \text { for } 2 \phi+4 \phi, 4 \text { for } 3 \phi+4 \phi, \text { and } 5 \text { for } 4 \phi+5 \phi
$$

2. Calculated according to the BCLK frequency as follows:

$$
\begin{array}{ll}
\frac{m \times 10^{9}}{f_{(R C I K)}}-10[n s] & \begin{array}{l}
m \text { is } 1 \text { when } 1 \text { recovery cycle is inserted, } 2 \text { when } 2 \text { recovery cycles are inserted, and } \\
3 \text { when } 3 \text { recovery cycles are inserted. }
\end{array}
\end{array}
$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in
$\mathrm{t}=-\mathrm{CR} \times \ln \left(1-\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{CC} 2}\right)$
by a circuit of the right figure.
For example, when $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output low level is
$\mathrm{t}=-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln \left(1-0.2 \mathrm{~V}_{\mathrm{CC} 2} / \mathrm{V}_{\mathrm{CC} 2}\right)$
$=6.7 \mathrm{~ns}$.

4. Calculated according to the BCLK frequency as follows:

$$
\begin{array}{ll}
\frac{m \times 10^{9}}{f_{(B C L K)}}+0[n s] & \begin{array}{l}
m \text { is } 1 \text { when } 1 \text { recovery cycle is inserted, } 2 \text { when } 2 \text { recovery cycles are inserted, and } \\
3 \text { when } 3 \text { recovery cycles are inserted. }
\end{array}
\end{array}
$$



Figure 5.35 Timing Diagram

### 5.4 Electrical Characteristics ( $\left.\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}\right)$

### 5.4.1 Electrical Characteristics

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

Table 5.62 Electrical Characteristics (1) (1)
$1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}<2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter |  |  |  | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage | $\|$P6_0 to P6_7, P7_2 to P7_7, <br> P8_0 to P8_4, P8_6, P8_7, <br> P9_0 to P9_7, P10_0 to P10_7 |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.5$ |  | $\mathrm{V}_{\text {CC1 }}$ | V |
|  |  |  |  |  | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC2} 2}-0.5$ |  | $\mathrm{V}_{\mathrm{CC2}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High output voltage |  | XOUT | HIGHPOWER | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC1} 1}-0.5$ |  | $\mathrm{V}_{\text {CC1 }}$ | V |
|  |  |  |  | LOWPOWER | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC} 1}-0.5$ |  | $\mathrm{V}_{\mathrm{CC1}}$ |  |
|  | High output voltage XCOUT |  |  |  | With no load applied |  | 1.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 |  |  | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  |  |  | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.5 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low output voltage XOUT |  |  | HIGHPOWER | $\mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  |  | LOWPOWER | $\mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}$ |  |  | 0.5 |  |
|  | Low output voltage XCOUT |  |  |  | With no load applied |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\text {T- }}}$ | Hysteresis |  | RDY, TAO TB5IN, CTSO to SCL2, S SDA2, SD CLK7, I7, RXD0 RXD7, S SDAMM | A4IN, <br> o $\overline{\text { INT7, }} \overline{\mathrm{NMI}}$, <br> $\overline{\text { CTS5 }}$ to $\overline{\text { CTS7 }}$, <br> SCL7, <br> o SDA7, <br> T to TA4OUT, <br> XD2, <br> SIN4, $\overline{S D}, ~ P M C O$, | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}$ | 0.02 |  | 0.1 | V |
| $\mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\mathrm{T}-}}$ | Hysteresis | RESET |  |  | $\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}$ | 0.05 |  | 0.15 | V |
| IIH | High input current | $\begin{aligned} & \text { P0_0 tc } \\ & \text { P2_0 tc } \\ & \text { P4_0 tc } \\ & \text { P6_0 tc } \\ & \text { P8_0 tc } \\ & \text { P10_0 } \\ & \text { XIN, } \end{aligned}$ | $\begin{aligned} & \text { P0_7, P1 } \\ & \text { P2-7, P3 } \\ & \text { P4-7, P5 } \\ & \text { P6-7, P7 } \\ & \text { P8_7, P9 } \\ & 0 \text { P10_7 } \\ & \hline \text { SET, CNV } \end{aligned}$ | P1_7 <br> P3_7, <br> P5_7, <br> P7 7, <br> P9_7, <br> BYTE | $\mathrm{V}_{1}=1.8 \mathrm{~V}$ |  |  | 2.0 | $\mu \mathrm{A}$ |

Note:

1. When $\mathrm{V}_{\mathrm{CC} 1} \neq \mathrm{V}_{\mathrm{CC} 2}$, refer to $5 \mathrm{~V}, 3 \mathrm{~V}$, or 1.8 V standard depending on the voltage.

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

Table 5.63 Electrical Characteristics (2) (1)
$1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}<2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20$ to $85^{\circ} \mathrm{C} /-40$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter |  | Measuring Condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ${ }_{\text {ILI }}$ | Low input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10 0 to P10 7 <br> XIN, $\overline{\text { RESET, }}$ CNVSS, BYTE |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | -2.0 | $\mu \mathrm{A}$ |
| R PULLUP | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 70 | 140 | 700 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{fXIN}}$ | Feedback resistance XIN |  |  |  | 0.8 |  | $\mathrm{M} \Omega$ |
| $\mathrm{R}_{\mathrm{fXCIN}}$ | Feedback resistance XCIN |  |  |  | 8 |  | $\mathrm{M} \Omega$ |
| $\mathrm{V}_{\text {RAM }}$ | RAM retention voltage |  |  | 1.8 |  |  | V |

Note:

1. When $\mathrm{V}_{\mathrm{CC} 1} \neq \mathrm{V}_{\mathrm{CC} 2}$, refer to $5 \mathrm{~V}, 3 \mathrm{~V}$, or 1.8 V standard depending on the voltage.

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

Table 5.64 Electrical Characteristics (3)
$1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}<2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ${ }^{\text {cc }}$ | Power supply current <br> In single-chip, mode, the output pin are open and other pins are $V_{S S}$ | High-speed mode | ${ }^{( }{ }_{(B C L K)}=5 \mathrm{MHz}$ (no division) XIN $=5 \mathrm{MHz}$ (square wave), 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter stop |  | 2.6 |  | mA |
|  |  |  | $\mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz}$ (no division), XIN $=5 \mathrm{MHz}$ (square wave) 125 kHz on-chip oscillator stop CM15 = 1 (drive capacity High) A/D converter operating (2) |  | 3.3 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz} \\ & \mathrm{XIN}=5 \mathrm{MHz} \text { (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stop } \\ & \text { CM15 = } 0 \text { (drive capacity Low) } \\ & \text { A/D converter stop } \\ & \hline \end{aligned}$ |  | 2.6 |  | mA |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz} \text { (no division) } \\ & \text { XIN =5 MHz (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stop } \\ & \mathrm{CM} 15=1 \text { (drive capacity High) } \\ & \text { PCLKSTP1 = FF (peripheral clock stop) } \end{aligned}$ |  | 2.2 |  | mA |
|  |  |  | $\begin{aligned} & \hline \mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz} \text { (no division) } \\ & \text { XIN =5 MHz (square wave) } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stop } \\ & \mathrm{CM} 15=0 \text { (drive capacity Low) } \\ & \text { PCLKSTP1 = FF (peripheral clock stop) } \end{aligned}$ |  | 2.2 |  | mA |
|  |  | 40 MHz on-chip oscillator mode | Main clock stop 40 MHz on-chip oscillator on, divide-by-8 $\left(\mathrm{f}_{(\mathrm{BCLK})}=5 \mathrm{MHz}\right)$ 125 kHz on-chip oscillator stop |  | 2.8 |  | mA |
|  |  | 125 kHz on-chip oscillator mode | Main clock stop 40 MHz on-chip oscillator stop 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) |  | 450.0 |  | $\mu \mathrm{A}$ |
|  |  | Low-power mode | $f_{(B C L K)}=32 \mathrm{MHz}$ <br> FMR 22 = FMR23 = 1 (in low-current consumption read mode) on flash memory (1) |  | 80.0 |  | $\mu \mathrm{A}$ |
|  |  | Wait mode | $\mathrm{f}(\mathrm{BCLK})=32 \mathrm{kHz}$ <br> Main clock stop <br> 40 MHz on-chip oscillator stop <br> 125 kHz on-chip oscillator on <br> PM25 = 1 (peripheral function clock fC operating) $\mathrm{T}_{\mathrm{opr}}=25^{\circ} \mathrm{C}$ <br> Real-time clock operating |  | 5.3 |  | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{f}_{(\mathrm{BCLK})}=32 \mathrm{MHz} \\ & \text { Main clock stop } \\ & 40 \mathrm{MHz} \text { on-chip oscillator stop } \\ & 125 \mathrm{kHz} \text { on-chip oscillator stop } \\ & \mathrm{PM} 25=0 \text { (peripheral function clock fC stop) } \\ & \mathrm{T}_{\mathrm{opr}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 5.0 |  | $\mu \mathrm{A}$ |
|  |  | Stop mode | $\mathrm{T}_{\text {opr }}=25^{\circ} \mathrm{C}$ |  | 2.2 |  | $\mu \mathrm{A}$ |

Notes:

1. This indicates the memory in which the program to be executed exists
2. $A / D$ conversion is executed in repeat mode.

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

### 5.4.2 Timing Requirements (Peripheral Functions and Others)

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified)

### 5.4.2.1 Reset Input ( $\overline{\text { RESET }}$ Input)

Table 5.65 Reset Input ( $\overline{\text { RESET }}$ Input)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (RSTL) }}$ | $\overline{\text { RESET input low pulse width }}$ | 10 |  | $\mu \mathrm{s}$ |



Figure 5.36 Reset Input ( $\overline{\text { RESET }}$ Input)

### 5.4.2.2 External Clock Input

Table 5.66 External Clock Input (XIN Input) (1)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c}}$ | External clock input cycle time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{H})}$ | External clock input high pulse width | 40 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{L})}$ | External clock input low pulse width | 40 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | External clock rise time |  | 9 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | External clock fall time |  | 9 | ns |

Note:

1. The condition is $1.8 \mathrm{~V} \leq \mathrm{VCC} 1=\mathrm{VCC} 2<2.7 \mathrm{~V}$.


Figure 5.37 External Clock Input (XIN Input)

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.4.2.3 Timer A Input

Table 5.67 Timer A Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |

Table 5.68 Timer A Input (Gating Input in Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |

Table 5.69 Timer A Input (External Trigger Input in One-Shot Timer Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c}(\mathrm{TA})}$ | TAilN input cycle time | 800 |  |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{TAH})}$ | TAilN input high pulse width | 400 |  |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{TAL})}$ | TAilN input low pulse width | 400 | ns |  |

Table 5.70 Timer A Input (External Trigger Input in Pulse Width Modulation Mode and Programmable Output Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (TAH) }}$ | TAilN input high pulse width | 400 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TAL) }}$ | TAilN input low pulse width | 400 |  | ns |



Figure 5.38 Timer A Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$
Table 5.71 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c}(\text { TA })}$ | TAilN input cycle time | 3 |  |  |
| $\mathrm{t}_{\text {su(TAIN-TAOUT })}$ | TAiOUT input setup time | 800 |  | ns |
| $\mathrm{t}_{\text {su(TAOUT-TAIN })}$ | TAilN input setup time | 800 |  | ns |

Two-phase pulse input in event counter mode


Figure 5.39 Timer A Input (Two-Phase Pulse Input in Event Counter Mode)

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.4.2.4 Timer B Input

Table 5.72 Timer B Input (Counter Input in Event Counter Mode)

| Symbol |  | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: |
|  |  | Min. |  |  |

Table 5.73 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time | 1000 |  | ns |
| $\mathrm{t}_{\text {w }}$ (TBH) | TBilN input high pulse width | 500 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (TBL) }}$ | TBilN input low pulse width | 500 |  | ns |

Table 5.74 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (TB) }}$ | TBilN input cycle time | 1000 |  | ns |
| $\mathrm{t}_{\text {w(TBH }}{ }^{\text {( }}$ | TBilN input high pulse width | 500 |  | ns |
| tw(TBL) | TBiIN input low pulse width | 500 |  | ns |



Figure 5.40 Timer B Input

$$
V_{C C 1}=V_{C C 2}=1.8 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.4.2.5 Serial Interface

Table 5.75 Serial Interface

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{c} \text { (CK) }}$ | CLKi input cycle time | 800 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CKH) }}$ | CLKi input high pulse width | 400 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CKL) }}$ | CLKi input low pulse width | 400 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{C}-\mathrm{Q})}$ | TXDi output delay time |  | 240 | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{C}-\mathrm{Q})$ | TXDi hold time | 0 |  | ns |
| $\mathrm{t}_{\text {su(D-C) }}$ | RXDi input setup time | 200 |  | ns |
| $\mathrm{th}_{\mathrm{h}(\mathrm{C}-\mathrm{D})}$ | RXDi input hold time | 90 |  | ns |



Figure 5.41 Serial Interface

### 5.4.2.6 External Interrupt $\overline{\mathrm{NTI}}$ Input

Table 5.76 External Interrupt $\overline{\text { INTi }}$ Input

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{w} \text { (INH) }}$ | $\overline{\text { INTi input high pulse width }}$ | 1000 |  | ns |
| ${ }^{\text {w }}$ (INL) | $\overline{\text { INTi input low pulse width }}$ | 1000 |  | ns |
| tr(INT) | $\overline{\text { INTi input rising time }}$ |  | 100 | $\mu \mathrm{S}$ |
| tf(INT) | $\overline{\text { INTi input falling time }}$ |  | 100 | $\mu \mathrm{S}$ |



Figure 5.42 External Interrupt $\overline{\mathrm{INTi}}$ Input

$$
\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}
$$

## Timing Requirements

$\left(\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$, at $\mathrm{T}_{\mathrm{opr}}=-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} /-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ unless otherwise specified $)$

### 5.4.2.7 Multi-master ${ }^{2}$ ²-bus

Table 5.77 Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus

| Symbol | Parameter | Standard Clock Mode |  | Fast-mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | Hold time in start condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tow | Hold time in SCL clock 0 status | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | SCL, SDA signals' rising time |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Hold time in SCL clock 1 status | 4.0 |  | 0.6 |  | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\mathrm{F}}$ | SCL, SDA signals' falling time |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| $\mathrm{t}_{\text {su; }}$ DAT | Data setup time | 250 |  | 100 |  | ns |
| $\mathrm{t}_{\text {su; }}$ STA | Setup time in restart condition | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su; }}$ STO | Stop condition setup time | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |



Figure 5.43 Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus

## Appendix 1. Package Dimensions

The information on the latest package dimensions or packaging may be obtained from "Packages" on the Renesas Electronics website.



| REVISION HISTORY |  |  | M16C/63 Group Datasheet |
| :---: | :---: | :---: | :---: |
| Rev. | Date |  | Description |
|  |  | Page | Summary |
| 0.30 | Jul 15, 2009 | - | First Edition issued. |
| 0.40 | Aug 18, 2009 | 3 | Table 1.2 "Specifications for the 100-Pin Package (2/2)" partially modified |
|  |  | 6 | Table 1.5 "Product List" partially modified |
|  |  | 7 | Figure 1.1 "Part No., with Memory Size and Package" partially modified |
|  |  | 12 | Figure 1.7 "Pin Assignment for the 100-Pin Package" added |
|  |  | 13 | Table 1.6 "Pin Names for the 100-Pin Package (1/2)" partially modified |
|  |  | 14 | Table 1.7 "Pin Names for the 100-Pin Package (2/2)" partially modified |
|  |  | 107 | Table 5.65 "External Clock Input (XIN Input)" partially modified |
|  |  | 112 | Appendix 1. "Package Dimensions" PTLG0100KA-A added |
| 0.41 | Aug 25, 2009 | 6 | Table 1.5 "Product List" Part No. partially modified |
|  |  | 7 | Figure 1.3 "Marking Diagram (Top View) (2/2)" added |
| 1.00 | Sep 15, 2009 | 52 | Table 5.6 "A/D Conversion Characteristics (1/2)" note 3 added |
| 2.00 | Feb 07, 2011 | Overall | 001Ah Voltage Detector Operation Enable Register: Changed reset value from "000X 0000b". |
|  |  | Overall | 002Ah Voltage Monitor 0 Control Register: Changed reset value from "1100 XX10b". |
|  |  | Overall | 002Bh Voltage Monitor 1 Control Register: Changed reset value from "1000 1X10b". |
|  |  | Overall | 0324h Increment/Decrement Flag: Changed name from Up/Down Flag. |
|  |  | Overall | 03DCh D/A Control Register: Changed reset value from "XXXX XX00b". |
|  |  | Overall | D08Ah to D08Bh PMC0 Counter Value Register: Deleted. |
|  |  | Overall | D09Eh to D09Fh PMC1 Counter Value Register: Deleted. |
|  |  | Overview |  |
|  |  | 3,5 | Table 1.2 and Table 1.4 Specifications for the 100/80-Pin Package: Deleted note 1. |
|  |  | 6 | Table 1.5 Product List: Changed the development status. |
|  |  | 18 | Table 1.10 Pin Functions for the 100-Pin Package (1/3): Changed the descriptions of the HOLD pin. |
|  |  | Address Space |  |
|  |  | 27 | Figure 3.2 Memory Map: Added note 1 and 3 to the reserved areas. |
|  |  | Special Function Registers (SFRs) |  |
|  |  | 29 | Table 4.1 SFR Information (1): <br> - Deleted "the VCR1 register, the VCR2 register" from note 2. <br> - Deleted notes 5 to 6 and added note 5 . |
|  |  | 30 | Table 4.2 SFR Information (2): Deleted notes 2 to 7 and added note 2. |
|  |  | 47 | 4.2.1 Register Settings: Added the description regarding read-modify-write instructions. |
|  |  | 48 | Table 4.20 Read-Modify-Write Instructions: Added. |
|  |  | Electrical Characteristics |  |
|  |  | 49 | Table 5.1 Absolute Maximum Ratings: <br> Divide a row for $\mathrm{T}_{\text {opr }}$ (Flash program erase) into Program area and Data area. |
|  |  | 50 | Table 5.2 Recommended Operating Conditions (1/4): Added rows for the CEC value to $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{IL}}$. |
|  |  | 56 | Table 5.9 CPU Clock When Operating Flash Memory (f ${ }_{(\text {BCLK })}$ ): Added note 3. |
|  |  | 56 | Table 5.10 Flash Memory (Program ROM 1, 2) Electrical Characteristics: Added a condition to the Read voltage row. |
|  |  | 59 | Table 5.15 Power-On Reset Circuit: <br> - Changed the maximum value for $\mathrm{V}_{\text {por1 }}$ from 0.1. <br> - Added the $\mathrm{t}_{\mathrm{w}(\mathrm{por})}$ row. <br> - Added the last line in note 1. |
|  |  | 59 | Figure 5.4 Power-On Reset Circuit Electrical Characteristics: Deleted note 2. |
|  |  | 61 | Table 5.1740 MHz On-Chip Oscillator Electrical Characteristics: Deleted note 1. |
|  |  | 63 | Table 5.20 Electrical Characteristics (2): Added "ZP, IDU, IDV, IDW" to the $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ row. |
|  |  | 70, 91, 113 | 5.2.2.7, 5.3.2.7, and 5.4.2.7 Multi-master $I^{2} \mathrm{C}$-bus: Added. |
|  |  | 71 | Table 5.35 Memory Expansion Mode and Microprocessor Mode: Changed $\overline{\mathrm{RDY}}$ input setup time from 30. |

## REVISION HISTORY

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 2.00 | Feb 07, 2011 | $\begin{gathered} 71 \text { to } 78,92 \\ \text { to } 99 \end{gathered}$ | Table 5.35 to Table 5.40 and Table 5.56 to Table 5.61 Memory Expansion Mode and Microprocessor Mode: <br> Deleted the following: <br> - $\overline{\text { HOLD }}$ input setup time <br> - HOLD input hold time <br> - $\overline{\text { HLDA }}$ output delay time |
|  |  | 72, 93 | Figure 5.14 and Figure 5.29 Timing Diagram: <br> Deleted lower figure (Common to wait state and no wait state settings). |
|  |  | 83, 104 | Figure 5.20 and Figure 5.35 Timing Diagram: Changed the width of th(RD-AD). |
|  |  | 84 | Table 5.41 Electrical Characteristics (1): <br> - Added rows for the CEC value to $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{T}_{+}-\mathrm{V}_{\mathrm{T}} \text {, and }}$ Leakage current in powered-off state. <br> - Added "ZP, IDU, IDV, IDW" to the $\mathrm{V}_{\mathrm{T}_{+}}-\mathrm{V}_{\mathrm{T}_{-}}$row. |
|  |  | 85 | Table 5.42 Electrical Characteristics (2): Changed "VCC1 $=5.0 \mathrm{~V}$ " to "VCC1 $=3.0 \mathrm{~V}$ " in the During flash memory program and During flash memory erase rows. |
|  |  | 92 | Table 5.56 Memory Expansion Mode and Microprocessor Mode: Changed $\overline{\mathrm{RDY}}$ input setup time from 40. |
|  |  | 105 | Table 5.62 Electrical Characteristics (1): <br> - Changed the Measuring Condition over the table. <br> - Added "ZP, IDU, IDV, IDW" to the Parameter column and the value to the Measuring Condition in the $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}}$ row. <br> - Changed the Measuring Condition in the $\mathrm{I}_{\mathrm{IH}}$ row. |
|  |  | 106, 107 | Table 5.63 Electrical Characteristics (2) and Table 5.64 Electrical Characteristics (3): Changed the Measuring Condition over the table. |
|  |  | 108 | Table 5.66 External Clock Input (XIN Input): Changed the condition in note 1. |
| 2.20 | Nov 01, 2012 | Overview |  |
|  |  | 2 | Table 1.1 Specifications for the 100-Pin Package (1/2): Added the condition for 100.0 ns and changed the condition for 200 ns in the Minimum instruction execution time in the Description column of the CPU. |
|  |  | 3 | Table 1.2 Specifications for the 100-Pin Package (2/2): Added " $10 \mathrm{MHz} / \mathrm{VCC1}=2.1$ to 5.5 V , VCC2 $=2.1 \mathrm{~V}$ to $\mathrm{VCC1} 1$ " to the Description column of the Operation Frequency/Supply Voltage. |
|  |  | 4 | Table 1.3 Specifications for the 80-Pin Package (1/2): Added the condition for 100.0 ns and changed the condition for 200 ns in the Minimum instruction execution time in the Description column of the CPU. |
|  |  | 5 | Table 1.4 Specifications for the 80-Pin Package (2/2): Added " $10 \mathrm{MHz} / \mathrm{VCC1}=2.1$ to 5.5 V " to the Description column of the Operation Frequency/Supply Voltage. |
|  |  | Electrical Ch | aracteristics |
|  |  | 52 | Table 5.4 Recommended Operating Conditions (3/4) <br> - Changed the Parameter " $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<5.5 \mathrm{~V}$ " to " $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<5.5 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}_{(\mathrm{XIN})} \leq 20$ $M H z^{\prime \prime}$ in $f_{(B C L K)}$. <br> - Added the line for " $2.1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}(\mathrm{XIN}) \leq 10 \mathrm{MHz}^{\prime}$ in $\mathrm{f}_{(\mathrm{BCLK})}$. <br> - Changed the Parameter "1.8 V $\leq \mathrm{V}_{\mathrm{CC} 1}<2.7 \mathrm{~V}$ " to "1.8 $\mathrm{V} \leq \mathrm{V}_{\mathrm{CC} 1}<2.1 \mathrm{~V}, 1 \mathrm{MHz} \leq \mathrm{f}_{(\mathrm{XIN})} \leq 10$ $M H z^{\prime \prime}$ in $f_{(B C L K)}$. |
|  |  | 53 | Figure 5.1 Relation between $\mathrm{f}_{(\mathrm{BCLK})}$ and $\mathrm{V}_{\mathrm{CC1}}$ : Modified the range of $2.1 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC1}}<2.7 \mathrm{~V}$. |

All trademarks and registered trademarks are the property of their respective owners.
HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.


## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltag range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronic products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## ReNESAS

SALES OFFICES
Renesas Electronics Corporation
Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A
Tel: $+1-408-588-6000$, Fax: $+1-408-588-6130$
Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renesas Electronics Europe Limited
Dukes Meadow, Milllboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: $+44-1628-651-700$, Fax: $+44-1628-651-804$
Tel: +44-1628-651-700, Fax: +44-1628-651-804
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: $+49-211-65030$, Fax: $+49-211-6503-1327$
Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No. 27 ŽhiChunLu Haidian District, Beijing 100083, P.R.China
Renesas Electronics (Shanghai) Co Ltd
Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel + $86-21-5877-1818$ Fax: $86-21-6887-7858 /-7898$
Tel: $+86-21-5877-1818$, Fax: $+86-21-6887-7858 /-7898$
Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: $+852-2886-9318$, Fax: $+8522886-9022 / 9044$
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hyflux Innovation Centre Singapore 339949
Renesas Electronics Malaysia Sdn.Bhd
Unit 906 , Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics Korea Co., Ltd.
Renesas Electronics Korea Co., Ltd.
11 F., Samik Lavied'or Bldg., $720-2$ Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: $+82-2-558-3737$, Fax: $+82-2-558-5141$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 16-bit Microcontrollers - MCU category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
MB90F036APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APFM-GE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F683RBPMC-GSAE1 R5F11BGEAFB\#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP\#X0 R5F11B7EANA\#U0 R5F21172DSP\#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMCGE1 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GS-N2E2 MB96F395RSAPMC-GSE2 MB96F623RBPMC1-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP\#U3A R5F104AEASP\#V0 R5F100BCANA\#U0 R5F100ACASP\#V0 R5F117BCGFP\#30 M30626FJPGP\#U5C R5F11AGGANB\#20 R5F11B7CANA\#U0 MB90F362TESPMCR-GN9E1 MB91F248PFV-GE1 LC88F58B0AU-SQFPH

