## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8SX/1653 Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

> H8SX/1653 R5F61653 H8SX/1654 R5F61654

Rev.1.00 Sep. 08, 2005 Page ii of xlviii

RENESAS

- a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of an party's rights, originating in the use of any product data, diagrams, charts, programs, algorith
- circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvements
- other reasons. It is therefore recommended that customers contact Renesas Technology Co an authorized Renesas Technology Corp. product distributor for the latest product informatio before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com 4. When using any or all of the information contained in these materials, including product data. diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a t
  - system before making a final decision on the applicability of the information and products. R Technology Corp. assumes no responsibility for any damage, liability or other loss resulting f
  - information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a designed or manufac
  - - system that is used under circumstances in which human life is potentially at stake. Please of Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor v considering the use of a product contained herein for any specific purposes, such as apparat
    - systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials.
  - 7. If these products or technologies are subject to the Japanese export control restrictions, they be exported under a license from the Japanese government and cannot be imported into a control of the control o other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or
  - country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the produ contained therein.



RENESAS

Rev.1.00 Sep. 08, 2005 Pa

are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

#### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI impafter the power supply has been turned on.

#### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

Rev.1.00 Sep. 08, 2005 Page iv of xlviii



- CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to t module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Exincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier verbis does not include all of the revised contents. For details, see the actual locations in t

11. Index

manual.



Rev.1.00 Sep. 08, 2005 Pa

characteristics of the H8SX/1653 Group to the target users.

Refer to the H8SX Family Software Manual for a detailed description of instruction set.

#### Notes on reading this manual:

- In order to understand the overall functions of the chip
  - Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristic
- In order to understand the details of the CPU's functions

Read the H8SX Family Software Manual.

- In order to understand the details of a register when its name is known
  - Read the index that is the final part of the manual to find the page number of the entry register. The addresses, bits, and initial values of the registers are summarized in section

Related Manuals:

| List of Regi | sters.         |   |
|--------------|----------------|---|
| Examples:    | Register name: | The following notation is used for cases when the     |
|              |                | similar function, e.g. 16-bit timer pulse unit or ser |

communication interface, is implemented on more channel:

XXX\_N (XXX is the register name and N is the c number)

Bit order: The MSB is on the left and the LSB is on the right

Signal notation:

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal An overbar is added to a low-active signal: xxxx

The latest versions of all related manuals are available from our wel Please ensure you have the latest versions of all documents you requ http://www.renesas.com/

Rev.1.00 Sep. 08, 2005 Page vi of xlviii



Rev.1.00 Sep. 08, 2005 Pag

Rev.1.00 Sep. 08, 2005 Page viii of xlviii



| Sect          | ion 2               | CPU                                |  |  |
|---------------|---------------------|------------------------------------|--|--|
| 2.1           | Features            |                                    |  |  |
| 2.2           | CPU Operating Modes |                                    |  |  |
|               | 2.2.1               | Normal Mode                        |  |  |
|               | 2.2.2               | Middle Mode                        |  |  |
|               | 2.2.3               | Advanced Mode                      |  |  |
|               | 2.2.4               | Maximum Mode                       |  |  |
| 2.3           | Instruc             | tion Fetch                         |  |  |
| 2.4           | Addres              | dress Space                        |  |  |
| 2.5 Registers |                     | ers                                |  |  |
|               | 2.5.1               | General Registers                  |  |  |
|               | 2.5.2               | Program Counter (PC)               |  |  |
|               | 2.5.3               | Condition-Code Register (CCR)      |  |  |
|               | 2.5.4               | Extended Control Register (EXR)    |  |  |
|               | 2.5.5               | Vector Base Register (VBR)         |  |  |
|               | 2.5.6               | Short Address Base Register (SBR)  |  |  |
|               | 2.5.7               | Multiply-Accumulate Register (MAC) |  |  |
|               | 2.5.8               | Initial Values of CPU Registers    |  |  |
| 2.6           | Data F              | ormats                             |  |  |

2.6.1

2.6.2

2.7.1 2.7.2

2.7.3

2.8.1 2.8.2

2.7

2.8

RENESAS

General Register Data Formats.....

Memory Data Formats.....

Instructions and Addressing Modes.....

Table of Instructions Classified by Function .....

Basic Instruction Formats .....

Register Direct—Rn

Register Indirect—@ERn....

Rev.1.00 Sep. 08, 2005 Pa

Instruction Set

Addressing Modes and Effective Address Calculation.....

| Sect | tion 3 | MCU Operating Modes             |
|------|--------|---------------------------------|
| 3.1  | Operat | ting Mode Selection             |
| 3.2  | Regist | er Descriptions                 |
|      | 3.2.1  | Mode Control Register (MDCR)    |
|      | 3.2.2  | System Control Register (SYSCR) |
| 3.3  | Operat | ting Mode Descriptions          |
|      | 3.3.1  | Mode 2                          |
|      | 3.3.2  | Mode 4                          |
|      | 3.3.3  | Mode 5                          |
|      | 3.3.4  | Mode 6                          |
|      | 3.3.5  | Mode 7                          |
|      | 3.3.6  | Pin Functions                   |
| 3.4  | Addre  | ss Map                          |
|      | 3.4.1  | Address Map                     |

Rev.1.00 Sep. 08, 2005 Page x of xlviii

4.2

4.3

4.4

4.5

4.3.1

4.3.2

4.3.3



Exception Sources and Exception Handling Vector Table .....

Reset

Traces.....

Address Error

Reset Exception Handling .....

Interrupts after Reset.....

On-Chip Peripheral Functions after Reset Release.....

| 5.2 | Input/C | Output Pins   |
|-----|---------|---|
| 5.3 | Registe | er Descriptions   |
|     | 5.3.1   | Interrupt Control Register (INTCR)                          |
|     | 5.3.2   | CPU Priority Control Register (CPUPCR)                      |
|     | 5.3.3   | Interrupt Priority Registers A to C, E to I, K, L, Q, and R |
|     |         | (IPRA to IPRC, IPRE to IPRI, IPRK, IPRL, IPRQ, and IPRR)    |
|     | 5.3.4   | IRQ Enable Register (IER)                                   |
|     | 5.3.5   | IRQ Sense Control Registers H and L (ISCRH, ISCRL)          |
|     | 5.3.6   | IRQ Status Register (ISR)                                   |
|     | 5.3.7   | Software Standby Release IRQ Enable Register (SSIER)        |
| 5.4 | Interru | pt Sources  |
|     | 5.4.1   | External Interrupts   |
|     | 5.4.2   | Internal Interrupts   |
|     | 5.4.3   | Sleep Interrupt   |
| 5.5 | Interru | pt Exception Handling Vector Table                          |
| 5.6 | Interru | pt Control Modes and Interrupt Operation                    |
|     | 5.6.1   | Interrupt Control Mode 0                                    |
|     | 5.6.2   | Interrupt Control Mode 2                                    |
|     | 5.6.3   | Interrupt Exception Handling Sequence                       |
|     | 5.6.4   | Interrupt Response Times                                    |
|     | 5.6.5   | DTC and DMAC Activation by Interrupt                        |
| 5.7 | CPU P   | riority Control Function Over DTC and DMAC                  |

5.1

5.8

5.8.1

5.8.2

5.8.3

5.8.4

Section 5 Interrupt Controller.....

Features.....

Usage Notes

Conflict between Interrupt Generation and Disabling .....

Instructions that Disable Interrupts.....

Times when Interrupts are Disabled .....

Interrupts during Execution of EEPMOV Instruction.....

RENESAS

Rev.1.00 Sep. 08, 2005 Pa

| 6.5   | Extern   | al Bus   |
|-------|----------|--|
|       | 6.5.1    | Input/Output Pins                              |
|       | 6.5.2    | Area Division                                  |
|       | 6.5.3    | Chip Select Signals                            |
|       | 6.5.4    | External Bus Interface                         |
|       | 6.5.5    | Area and External Bus Interface                |
|       | 6.5.6    | Endian and Data Alignment                      |
| 6.6   | Basic l  | Bus Interface                                  |
|       | 6.6.1    | Data Bus                                       |
|       | 6.6.2    | I/O Pins Used for Basic Bus Interface          |
|       | 6.6.3    | Basic Timing                                   |
|       | 6.6.4    | Wait Control                                   |
|       | 6.6.5    | Read Strobe (RD) Timing                        |
|       | 6.6.6    | Extension of Chip Select (CS) Assertion Period |
|       | 6.6.7    | DACK Signal Output Timing                      |
| 6.7   | Byte C   | Control SRAM Interface                         |
|       | 6.7.1    | Byte Control SRAM Space Setting                |
|       | 6.7.2    | Data Bus                                       |
|       | 6.7.3    | I/O Pins Used for Byte Control SRAM Interface  |
|       | 6.7.4    | Basic Timing                                   |
|       |          |  |
| Rev.1 | .00 Sep. | 08, 2005 Page xii of xlviii                    |
|       |          | RENESAS  |
|       |          |  |
|       |          |  |

6.2.6 6.2.7

6.2.8

6.2.9

6.2.10

6.2.11

6.3

6.4

Idle Control Register (IDLCR)

Bus Control Register 1 (BCR1)..... Bus Control Register 2 (BCR2)

Endian Control Register (ENDIANCR)

SRAM Mode Control Register (SRAMCR).....

Burst ROM Interface Control Register (BROMCR)

6.2.12 Address/Data Multiplexed I/O Control Register (MPXCR).....

Bus Configuration..... Multi-Clock Function and Number of Access Cycles .....

|      | 6.9.1 Address/Data Multiplexed I/O Space Setting                           |
|------|--|
|      | 6.9.2 Address/Data Multiplex   |
|      | 6.9.3 Data Bus   |
|      | 6.9.4 I/O Pins Used for Address/Data Multiplexed I/O Interface             |
|      | 6.9.5 Basic Timing   |
|      | 6.9.6 Address Cycle Control  |
|      | 6.9.7 Wait Control   |
|      | 6.9.8 Read Strobe (\overline{RD}) Timing                                   |
|      | 6.9.9 Extension of Chip Select ( $\overline{\text{CS}}$ ) Assertion Period |
|      | 6.9.10 DACK Signal Output Timing   |
| 6.10 | Idle Cycle   |
|      | 6.10.1 Operation   |
|      | 6.10.2 Pin States in Idle Cycle  |
| 6.11 | Bus Release  |
|      | 6.11.1 Operation   |
|      | 6.11.2 Pin States in External Bus Released State                           |
|      | 6.11.3 Transition Timing   |
| 6.12 | Internal Bus   |
|      | 6.12.1 Access to Internal Address Space                                    |
| 6.13 | Write Data Buffer Function   |
|      | 6.13.1 Write Data Buffer Function for External Data Bus                    |
|      | 6.13.2 Write Data Buffer Function for Peripheral Modules                   |
| 6.14 | Bus Arbitration  |
|      | 6.14.1 Operation   |
|      | 6.14.2 Bus Transfer Timing   |
| 6.15 | Bus Controller Operation in Reset  |
| 6.16 | Usage Notes  |
|      |  |
|      | Rev.1.00 Sep. 08, 2005 Page  |
|      |  |
|      |  |
|      |  |
|      |  |

6.9

Extension of Chip Select (CS) Assertion Period.....

Address/Data Multiplexed I/O Interface.....

| 1.5  | Operations   |
|------|--|
|      | 7.5.1 Address Modes                                    |
|      | 7.5.2 Transfer Modes                                   |
|      | 7.5.3 Activation Sources                               |
|      | 7.5.4 Bus Access Modes                                 |
|      | 7.5.5 Extended Repeat Area Function                    |
|      | 7.5.6 Address Update Function using Offset             |
|      | 7.5.7 Register during DMA Transfer                     |
|      | 7.5.8 Priority of Channels                             |
|      | 7.5.9 DMA Basic Bus Cycle                              |
|      | 7.5.10 Bus Cycles in Dual Address Mode                 |
|      | 7.5.11 Bus Cycles in Single Address Mode               |
| 7.6  | DMA Transfer End                                       |
| 7.7  | Relationship among DMAC and Other Bus Masters          |
|      | 7.7.1 CPU Priority Control Function Over DMAC          |
|      | 7.7.2 Bus Arbitration among DMAC and Other Bus Masters |
| 7.8  | Interrupt Sources                                      |
| 7.9  | Notes on Usage   |
|      |  |
| Sect | ion 8 Data Transfer Controller (DTC)                   |
| 8.1  | Features   |
| 8.2  | Register Descriptions                                  |
|      | 8.2.1 DTC Mode Register A (MRA)                        |

7.3.8

8.2.2

8.2.3

8.2.4

8.2.5

Rev.1.00 Sep. 08, 2005 Page xiv of xlviii

7.4

DMA Module Request Select Register (DMRSR)

DTC Mode Register B (MRB).....

DTC Source Address Register (SAR).....

DTC Destination Address Register (DAR).....

DTC Transfer Count Register A (CRA)

RENESAS

Transfer Modes.....

|       | 8.5.7    | Chain Transfer  |
|-------|----------|---|
|       | 8.5.8    | Operation Timing  |
|       | 8.5.9    | Number of DTC Execution Cycles  |
|       | 8.5.10   | DTC Bus Release Timing  |
|       | 8.5.11   | DTC Priority Level Control to the CPU                                   |
| 8.6   | DTC A    | ctivation by Interrupt  |
| 8.7   | Examp    | les of Use of the DTC   |
|       | 8.7.1    | Normal Transfer Mode  |
|       | 8.7.2    | Chain Transfer  |
|       | 8.7.3    | Chain Transfer when Counter = 0   |
| 8.8   | Interruj | pt Sources  |
| 8.9   | Usage 1  | Notes   |
|       | 8.9.1    | Module Stop Mode Setting  |
|       | 8.9.2    | On-Chip RAM   |
|       | 8.9.3    | DMAC Transfer End Interrupt   |
|       | 8.9.4    | DTCE Bit Setting  |
|       | 8.9.5    | Chain Transfer  |
|       | 8.9.6    | Transfer Information Start Address, Source Address,                     |
|       |          | and Destination Address   |
|       | 8.9.7    | Transfer Information Modification                                       |
|       | 8.9.8    | Endian Format   |
| Secti | on 9     | I/O Ports   |
| 9.1   |          | er Descriptions   |
|       | 9.1.1    | Data Direction Register (PnDDR) (n = 1, 2, 6, A, B, D to F, H, I, and M |
|       | 9.1.2    | Data Register (PnDR) (n = 1, 2, 6, A, B, D to F, H, I, and M)           |
|       |          |   |
|       |          | Rev.1.00 Sep. 08, 2005 P.   |
|       |          | RENESAS   |
|       |          |   |
|       |          |   |
|       |          |   |

Normal Transfer Mode .....

Repeat Transfer Mode.....

Block Transfer Mode

8.5.4

8.5.5

8.5.6

|         | 9.3.2     | Port Function Control Register 1 (PFCR1)                |
|---------|-----------|---|
|         | 9.3.3     | Port Function Control Register 2 (PFCR2)                |
|         | 9.3.4     | Port Function Control Register 4 (PFCR4)                |
|         | 9.3.5     | Port Function Control Register 6 (PFCR6)                |
|         | 9.3.6     | Port Function Control Register 7 (PFCR7)                |
|         | 9.3.7     | Port Function Control Register 9 (PFCR9)                |
|         | 9.3.8     | Port Function Control Register B (PFCRB)                |
|         | 9.3.9     | Port Function Control Register C (PFCRC)                |
| 9.4     | Usage l   | Notes   |
|         | 9.4.1     | Notes on Input Buffer Control Register (ICR) Setting    |
|         | 9.4.2     | Notes on Port Function Control Register (PFCR) Settings |
|         |           |   |
| Section | on 10     | 16-Bit Timer Pulse Unit (TPU)                           |
| 10.1    | Feature   | S   |
| 10.2    | Input/C   | Output Pins   |
| 10.3    | Registe   | er Descriptions   |
|         | 10.3.1    | Timer Control Register (TCR)                            |
|         | 10.3.2    | Timer Mode Register (TMDR)                              |
|         | 10.3.3    | Timer I/O Control Register (TIOR)                       |
|         | 10.3.4    | Timer Interrupt Enable Register (TIER)                  |
|         |           |   |
| Rev.1.0 | 00 Sep. ( | 08, 2005 Page xvi of xlviii                             |
|         | - 1       | RENESAS   |

Port B.....

Port D.....

Port E.....

Port F

Port H.....

Port I

Port Function Control Register 0 (PFCR0).....

9.2.12 Port M.....

Port Function Controller

9.2.6

9.2.7

9.2.8

9.2.9

9.2.10

9.2.11

9.3.1 932

9.3

| 10 | .7 DMAC Activation  |
|----|---|
| 10 | .8 A/D Converter Activation                                       |
| 10 | .9 Operation Timing   |
|    | 10.9.1 Input/Output Timing  |
|    | 10.9.2 Interrupt Signal Timing                                    |
| 10 | .10 Usage Notes   |
|    | 10.10.1 Module Stop Mode Setting                                  |
|    | 10.10.2 Input Clock Restrictions                                  |
|    | 10.10.3 Caution on Cycle Setting                                  |
|    | 10.10.4 Conflict between TCNT Write and Clear Operations          |
|    | 10.10.5 Conflict between TCNT Write and Increment Operations      |
|    | 10.10.6 Conflict between TGR Write and Compare Match              |
|    | 10.10.7 Conflict between Buffer Register Write and Compare Match  |
|    | 10.10.8 Conflict between TGR Read and Input Capture               |
|    | 10.10.9 Conflict between TGR Write and Input Capture              |
|    | 10.10.10 Conflict between Buffer Register Write and Input Capture |
|    | 10.10.11 Conflict between Overflow/Underflow and Counter Clearing |
|    | 10.10.12 Conflict between TCNT Write and Overflow/Underflow       |
|    | 10.10.13 Interrupts and Module Stop Mode                          |
|    |   |
| Se | ection 11 Programmable Pulse Generator (PPG)                      |
| 11 | .1 Features   |
| 11 | .2 Input/Output Pins  |
| 11 | .3 Register Descriptions  |
|    | 11.3.1 Next Data Enable Registers H, L (NDERH, NDERL)             |
|    | 11.3.2 Output Data Registers H, L (PODRH, PODRL)                  |
|    |   |
|    | Rev.1.00 Sep. 08, 2005 Pag  |
|    | RENESAS   |
|    |   |
|    |   |
|    |   |
|    |   |
|    |   |
|    |   |
|    |   |

10.5

10.4.6 Phase Counting Mode.....

Interrupt Sources..... 10.6 DTC Activation....

|       | 11.5.2  | Operation of Pulse Output Pins                   |
|-------|---------|--|
| Secti | ion 12  | 8-Bit Timers (TMR)                               |
| 12.1  |         | ·s   |
| 12.2  | Input/C | Output Pins                                      |
| 12.3  | Registe | er Descriptions                                  |
|       | 12.3.1  | Timer Counter (TCNT)                             |
|       | 12.3.2  | Time Constant Register A (TCORA)                 |
|       |         | Time Constant Register B (TCORB)                 |
|       |         | Timer Control Register (TCR)                     |
|       |         | Timer Counter Control Register (TCCR)            |
|       | 12.3.6  | Timer Control/Status Register (TCSR)             |
| 12.4  |         | on   |
|       | 12.4.1  | Pulse Output                                     |
|       |         | Reset Input                                      |
| 12.5  |         | on Timing  |
|       |         | TCNT Count Timing                                |
|       |         | Timing of CMFA and CMFB Setting at Compare Match |
|       |         | Timing of Timer Output at Compare Match          |
|       |         | Timing of Counter Clear by Compare Match         |
|       |         | Timing of TCNT External Reset*                   |
|       |         | Timing of Overflow Flag (OVF) Setting            |
| 12.6  |         | on with Cascaded Connection                      |
|       |         | 16-Bit Counter Mode                              |
|       |         | Compare Match Count Mode                         |

11.4.7 Inverted Pulse Output ..... 11.4.8 Pulse Output Triggered by Input Capture..... 11.5 Usage Notes 11.5.1 Module Stop Mode Setting.....



|       | 12.8.8  | Module Stop Mode Setting                                      |
|-------|---------|---|
|       | 12.8.9  | Interrupts in Module Stop Mode                                |
|       |         | •   |
| Secti | ion 13  | Watchdog Timer (WDT)  |
| 13.1  | Feature | S   |
| 13.2  |         | Output Pin  |
| 13.3  | Registe | r Descriptions  |
|       | 13.3.1  | Timer Counter (TCNT)  |
|       | 13.3.2  | Timer Control/Status Register (TCSR)                          |
|       | 13.3.3  | Reset Control/Status Register (RSTCSR)                        |
| 13.4  | Operati | on  |
|       | 13.4.1  | Watchdog Timer Mode   |
|       | 13.4.2  | Interval Timer Mode   |
| 13.5  | Interru | ot Source   |
| 13.6  |         | Notes   |
|       | _       | Notes on Register Access                                      |
|       |         | Conflict between Timer Counter (TCNT) Write and Increment     |
|       |         | Changing Values of Bits CKS2 to CKS0                          |
|       |         | Switching between Watchdog Timer Mode and Interval Timer Mode |
|       |         | Internal Reset in Watchdog Timer Mode                         |
|       |         | System Reset by WDTOVF Signal                                 |
|       | 13.6.7  | •   |
|       |         | ,   |
| Secti | ion 14  | Serial Communication Interface (SCI, IrDA, CRC)               |
| 14.1  |         | 98  |

RENESAS

14.2 Input/Output Pins..... 14.3 Register Descriptions..... 14.3.1 Receive Shift Register (RSR) 14.3.2 Receive Data Register (RDR).....

Rev.1.00 Sep. 08, 2005 Pag

|      | 14.4.2  | Receive Data Sampling Timing and Reception Margin in Asynchronous M     |
|------|---------|---|
|      | 14.4.3  | Clock   |
|      | 14.4.4  | SCI Initialization (Asynchronous Mode)                                  |
|      | 14.4.5  | Serial Data Transmission (Asynchronous Mode)                            |
|      | 14.4.6  | Serial Data Reception (Asynchronous Mode)                               |
| 14.5 | Multip  | rocessor Communication Function   |
|      | 14.5.1  | Multiprocessor Serial Data Transmission                                 |
|      | 14.5.2  | Multiprocessor Serial Data Reception                                    |
| 14.6 | Operati | ion in Clocked Synchronous Mode (SCI_0, 1, 2, and 4 only)               |
|      | 14.6.1  | Clock   |
|      | 14.6.2  | SCI Initialization (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only) |
|      | 14.6.3  | Serial Data Transmission (Clocked Synchronous Mode)                     |
|      |         | (SCI_0, 1, 2, and 4 only)   |
|      | 14.6.4  | Serial Data Reception (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 o  |
|      | 14.6.5  | Simultaneous Serial Data Transmission and Reception                     |
|      |         | (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only)                    |
| 14.7 | -       | ion in Smart Card Interface Mode  |
|      |         | Sample Connection   |
|      |         | Data Format (Except in Block Transfer Mode)                             |
|      |         | Block Transfer Mode   |
|      |         | Receive Data Sampling Timing and Reception Margin                       |
|      |         | Initialization  |
|      |         | Data Transmission (Except in Block Transfer Mode)                       |
|      | 14.7.7  |   |
|      |         | Clock Output Control  |
| 14.8 | IrDA C  | Operation   |

Rev.1.00 Sep. 08, 2005 Page xx of xlviii

RENESAS

14.4.1 Data Transfer Format.....

|      | 14.11.4 Note on CRC Operation Circuit     |
|------|---|
| Sect | ion 15 USB Function Module (USB)          |
| 15.1 | Features                                  |
| 15.2 | Input/Output Pins                         |
| 15.3 |   |
|      | 15.3.1 Interrupt Flag Register 0 (IFR0)   |
|      | 15.3.2 Interrupt Flag Register 1 (IFR1)   |
|      | 15.3.3 Interrupt Flag Register 2 (IFR2)   |
|      | 15.3.4 Interrupt Select Register 0 (ISR0) |
|      | 15.3.5 Interrupt Select Register 1 (ISR1) |
|      | 15.3.6 Interrupt Select Register 2 (ISR2) |
|      | 15.3.7 Interrupt Enable Register 0 (IER0) |
|      | 15.3.8 Interrupt Enable Register 1 (IER1) |
|      | 15.3.9 Interrupt Enable Register 2 (IER2) |
|      | 15.3.10 EP0i Data Register (EPDR0i)       |
|      | 15.3.11 EP0o Data Register (EPDR0o)       |
|      | 15.3.12 EP0s Data Register (EPDR0s)       |
|      | 15.3.13 EP1 Data Register (EPDR1)         |
|      | 15.3.14 EP2 Data Register (EPDR2)         |

14.11.1 Features

14.11.2 Register Descriptions

14.11.3 CRC Operation Circuit Operation



Rev.1.00 Sep. 08, 2005 Pag

|            | 15.5.5 EPT Bulk-Out Transfer (Dual FIFOs)                                |
|------------|--|
|            | 15.5.6 EP2 Bulk-In Transfer (Dual FIFOs)                                 |
|            | 15.5.7 EP3 Interrupt-In Transfer   |
| 15.6       | Processing of USB Standard Commands and Class/Vendor Commands            |
|            | 15.6.1 Processing of Commands Transmitted by Control Transfer            |
| 15.7       | Stall Operations.  |
|            | 15.7.1 Overview  |
|            | 15.7.2 Forcible Stall by Application                                     |
|            | 15.7.3 Automatic Stall by USB Function Module                            |
| 15.8       | DMA Transfer   |
|            | 15.8.1 Overview  |
|            | 15.8.2 DMA Transfer for Endpoint 1                                       |
|            | 15.8.3 DMA Transfer for Endpoint 2                                       |
| 15.9       | Example of USB External Circuitry  |
| 15.10      | Usage Notes  |
|            | 15.10.1 Receiving Setup Data   |
|            | 15.10.2 Clearing the FIFO  |
|            | 15.10.3 Overreading and Overwriting the Data Registers                   |
|            | 15.10.4 Assigning Interrupt Sources to EP0                               |
|            | 15.10.5 Clearing the FIFO When DMA Transfer is Enabled                   |
|            | 15.10.6 Notes on TR Interrupt  |
|            | 15.10.7 Restrictions on Peripheral Module Clock (Pφ) Operating Frequency |
| <u>.</u> . |  |
|            | ion 16 I <sup>2</sup> C Bus Interface2 (IIC2)                            |
| 16.1       | Features   |

16.2

Rev.1.00 Sep. 08, 2005 Page xxii of xlviii

15.5.3 Suspend and Resume Operations..... 15.5.4 Control Transfer....

Input/Output Pins..... 16.3 Register Descriptions.....

RENESAS

|       | 16.4.7  | Example of Use                                      |
|-------|---------|---|
| 16.5  | Interru | pt Request  |
| 16.6  | Bit Syr | chronous Circuit                                    |
| 16.7  | Usage   | Notes   |
|       |         |   |
| Secti | ion 17  | A/D Converter                                       |
| 17.1  | Feature | S   |
| 17.2  | Input/C | Output Pins   |
| 17.3  | Registe | er Descriptions                                     |
|       | 17.3.1  | A/D Data Registers A to H (ADDRA to ADDRH)          |
|       | 17.3.2  | A/D Control/Status Register (ADCSR)                 |
|       | 17.3.3  | A/D Control Register (ADCR)                         |
| 17.4  |         | ion   |
|       |         | Single Mode   |
|       |         | Scan Mode   |
|       |         | Input Sampling and A/D Conversion Time              |
|       |         | External Trigger Input Timing                       |
| 17.5  |         | pt Source   |
| 17.6  | -       | onversion Accuracy Definitions                      |
| 17.7  |         | Notes   |
| 17.7  | _       | Module Stop Mode Setting                            |
|       |         | •   |
|       |         | Permissible Signal Source Impedance                 |
|       |         | Influences on Absolute Accuracy                     |
|       | 17.7.4  | Setting Range of Analog Power Supply and Other Pins |
|       |         |   |
|       |         | Rev.1.00 Sep. 08, 2005 Page                         |
|       |         | RENESAS   |
|       |         |   |
|       |         |   |
|       |         |   |

| 18.5  | 5 Usage Notes |  |  |  |
|-------|---------------|--|--|--|
|       |               | Module Stop Mode Setting                           |  |  |
|       | 18.5.2        | D/A Output Hold Function in Software Standby Mode  |  |  |
|       |               |  |  |  |
| Secti | ion 19        | RAM  |  |  |
| a .   | 20            | El 1 M (0.10 E 777 A 77 M )                        |  |  |
|       |               | Flash Memory (0.18-µm F-ZTAT Version)              |  |  |
| 20.1  |               | S  |  |  |
| 20.2  |               | Fransition Diagram                                 |  |  |
| 20.3  |               | Structure  |  |  |
|       | 20.3.1        | Block Diagram of H8SX/1653                         |  |  |
|       |               | Block Diagram of H8SX/1654                         |  |  |
| 20.4  | Prograi       | mming/Erasing Interface                            |  |  |
| 20.5  | Input/C       | Output Pins  |  |  |
| 20.6  | Registe       | gister Descriptions                                |  |  |
|       | 20.6.1        | Programming/Erasing Interface Registers            |  |  |
|       | 20.6.2        | Programming/Erasing Interface Parameters           |  |  |
|       | 20.6.3        | RAM Emulation Register (RAMER)                     |  |  |
| 20.7  | On-Bo         | ard Programming Mode                               |  |  |
|       | 20.7.1        | SCI Boot Mode                                      |  |  |
|       | 20.7.2        | USB Boot Mode                                      |  |  |
|       | 20.7.3        | User Program Mode                                  |  |  |
|       | 20.7.4        | On-Chip Program and Storable Area for Program Data |  |  |
| 20.8  | Protect       | ion  |  |  |
|       | 20.8.1        | Hardware Protection                                |  |  |
|       | 20.8.2        | Software Protection                                |  |  |



Rev.1.00 Sep. 08, 2005 Page xxiv of xlviii

| 21.5  | Usage N  | Notes  |
|-------|----------|--|
|       | 21.5.1   | Notes on Clock Pulse Generator   |
|       | 21.5.2   | Notes on Resonator   |
|       | 21.5.3   | Notes on Board Design  |
|       |          |  |
| Secti | on 22    | Power-Down Modes   |
| 22.1  | Feature  | S  |
| 22.2  | Registe  | r Descriptions   |
|       | 22.2.1   | Standby Control Register (SBYCR)                                       |
|       | 22.2.2   | Module Stop Control Registers A and B (MSTPCRA and MSTPCRB) $\ldots$   |
|       | 22.2.3   | Module Stop Control Register C (MSTPCRC)                               |
| 22.3  | Multi-C  | Clock Function   |
| 22.4  | Sleep N  | Mode   |
|       | 22.4.1   | Transition to Sleep Mode   |
|       | 22.4.2   | Clearing Sleep Mode  |
| 22.5  | Softwar  | re Standby Mode  |
|       | 22.5.1   | Transition to Software Standby Mode                                    |
|       | 22.5.2   | Clearing Software Standby Mode   |
|       | 22.5.3   | Setting Oscillation Settling Time after Clearing Software Standby Mode |
|       |          | Software Standby Mode Application Example                              |
| 22.6  | Hardwa   | re Standby Mode  |
|       | 22.6.1   | Transition to Hardware Standby Mode                                    |
|       | 22.6.2   | Clearing Hardware Standby Mode   |
|       | 22.6.3   | Hardware Standby Mode Timing   |
|       |          | Timing Sequence at Power-On  |
| 22.7  | Module   | Stop Mode  |
|       | 22.7.1   | Module Stop Mode   |
|       | 22.7.2   | All-Module-Clock-Stop Mode   |
| 22.8  | Sleep Ir | nterrupt Function  |



Rev.1.00 Sep. 08, 2005 Page

| Secti | ion 24                   | Electrical Characteristics           |  |
|-------|--------------------------|--------------------------------------|--|
| 24.1  | Absolute Maximum Ratings |                                      |  |
| 24.2  | DC Ch                    | aracteristics                        |  |
| 24.3  | AC Ch                    | aracteristics                        |  |
|       | 24.3.1                   | Clock Timing                         |  |
|       | 24.3.2                   | Control Signal Timing                |  |
|       |                          | Bus Timing                           |  |
|       | 24.3.4                   | DMAC Timing                          |  |
|       | 24.3.5                   | Timing of On-Chip Peripheral Modules |  |
| 24.4  | USB C                    | haracteristics                       |  |
| 24.5  |                          | onversion Characteristics            |  |
| 24.6  |                          | onversion Characteristics            |  |
| 24.7  | Flash N                  | Memory Characteristics               |  |
|       |                          | H8SX/1653                            |  |
|       | 24.7.2                   | H8SX/1654                            |  |
|       |                          |                                      |  |
| Appe  | endix                    |                                      |  |
| A.    |                          | ates in Each Pin State               |  |
| B.    |                          | t Lineup                             |  |
| C.    |                          | e Dimensions                         |  |
|       |                          |                                      |  |

23.3 Register States in Each Operating Mode .....

Rev.1.00 Sep. 08, 2005 Page xxvi of xlviii

Index



| Figure 2.8       | Memory Map   |
|------------------|--|
|                  | CPU Registers  |
| Figure 2.10      | Usage of General Registers                                     |
| Figure 2.11      | Stack  |
| Figure 2.12      | General Register Data Formats                                  |
|                  | Memory Data Formats  |
| Figure 2.14      | Instruction Formats  |
| Figure 2.15      | Branch Address Specification in Memory Indirect Mode           |
| Section 3        | MCU Operating Modes  |
|                  | • 0  |
| •                | Address Map (1) in each Operating Mode of H8SX/1653            |
| Figure 3.1       | Address Map (2) in each Operating Mode of H8SX/1653            |
| Figure 3.2       | Address Map (1) in each Operating Mode of H8SX/1654            |
| Figure 3.2       | Address Map (2) in each Operating Mode of H8SX/1654            |
| Section 4        | Exception Handling   |
|                  | Reset Sequence (On-chip ROM Enabled Advanced Mode)             |
| •                | Reset Sequence   |
| 115410 1.2       | (16-Bit External Access in On-chip ROM Disabled Advanced Mode) |
| Figure 4.3       | Stack Status after Exception Handling                          |
|                  | Operation when SP Value Is Odd                                 |
| 1 1guic 4.4      | operation when of value is out                                 |
| <b>Section 5</b> | Interrupt Controller   |

RENESAS

Rev.1.00 Sep. 08, 2005 Page

```
Figure 6.7 Address Space Area Division.....
Figure 6.8 \overline{\text{CSn}} Signal Output Timing (n = 0 to 7)....
Figure 6.9 Timing When CS Signal is Output to the Same Pin.....
Figure 6.10 Access Sizes and Data Alignment Control for 8-Bit Access Space
       (Big Endian)
Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Space
       (Little Endian)....
Figure 6.12 Access Sizes and Data Alignment Control for 16-Bit Access Space
        (Big Endian) .....
```

rigule 0.0 System Clock. External bus Clock = 2.1, External 3-State Access ......

Figure 6.13 Access Sizes and Data Alignment Control for 16-Bit Access Space (Little Endian)

Figure 6.14 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Address)... Figure 6.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Address)... Figure 6.16 16-Bit 2-State Access Space Bus Timing (Word Access for Even Address)

Figure 6.23 DACK Signal Output Timing Figure 6.24 16-Bit 2-State Access Space Bus Timing..... Figure 6.25 16-Bit 3-State Access Space Bus Timing Figure 6.26 Example of Wait Cycle Insertion Timing..... Figure 6.27 DACK Signal Output Timing.... Figure 6.28 Example of Burst ROM Access Timing (ASTn = 1, Two Burst Cycles)...... Figure 6.29 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cycle).......

Figure 6.17 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Address)... Figure 6.18 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Address). Figure 6.19 16-Bit 3-State Access Space Bus Timing (Word Access for Even Address) Figure 6.20 Example of Wait Cycle Insertion Timing..... Figure 6.21 Example of Read Strobe Timing

Figure 6.22 Example of Timing when Chip Select Assertion Period is Extended .....

Figure 6.30 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)..... Figure 6.31 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn = 1).....

RENESAS

Rev.1.00 Sep. 08, 2005 Page xxviii of xlviii



| Figure 6.45 | Example of Timing when Peripheral Module                |
|-------------|---|
|             | Write Data Buffer Function is Used                      |
| Section 7   | DMA Controller (DMAC)                                   |
| Figure 7.1  | Block Diagram of DMAC                                   |
| Figure 7.2  | Example of Signal Timing in Dual Address Mode           |
| Figure 7.3  | Operations in Dual Address Mode                         |
| Figure 7.4  | Data Flow in Single Address Mode                        |
| Figure 7.5  | Example of Signal Timing in Single Address Mode         |
| Figure 7.6  | Operations in Single Address Mode                       |
| Figure 7.7  | Example of Signal Timing in Normal Transfer Mode        |
| Figure 7.8  | Operations in Normal Transfer Mode                      |
| Figure 7.9  | Operations in Repeat Transfer Mode                      |
| Figure 7.10 | Operations in Block Transfer Mode                       |
| Figure 7.11 | Operation in Single Address Mode in Block Transfer Mode |
|             | (Block Area Specified)                                  |
| Figure 7.12 | Operation in Dual Address Mode in Block Transfer Mode   |
|             | (Block Area Not Specified)                              |
| Figure 7.13 | Example of Timing in Cycle Stealing Mode                |

Figure 7.21 Procedure for Changing Register Setting For Channel being Transferred...



Rev.1.00 Sep. 08, 2005 Page

|             | by DREQ Low Level                                       |
|-------------|---|
| Figure 7.32 | Example of Transfer in Block Transfer Mode Activated    |
|             | by DREQ Low Level                                       |
| Figure 7.33 | Example of Transfer in Normal Transfer Mode Activated   |
|             | by DREQ Low Level with NRD = 1                          |
| Figure 7.34 | Example of Transfer in Single Address Mode (Byte Read)  |
| Figure 7.35 | Example of Transfer in Single Address Mode (Byte Write) |
| Figure 7.36 | Example of Transfer in Single Address Mode Activated    |
| -           | by DREQ Falling Edge                                    |
|             | • • • •   |

by DREQ Falling Edge

by DREQ Low Level

Figure 7.30 Example of Transfer in Block Transfer Mode Activated

Figure 7.31 Example of Transfer in Normal Transfer Mode Activated

Figure 7.37 Example of Transfer in Single Address Mode Activated

Figure 7.38 Example of Transfer in Single Address Mode Activated

Section 8 Data Transfer Controller (DTC)

Figure 8.5 Bus Cycle Division Example

Figure 8.6 Transfer Information Read Skip Timing

Figure 8.7 Memory Map in Normal Transfer Mode

Figure 8.8 Memory Map in Repeat Transfer Mode

Rev.1.00 Sep. 08, 2005 Page xxx of xlviii

(When Transfer Source is Specified as Repeat Area).....

RENESAS

| Figure 10.7  | Example of Toggle Output Operation                       |
|--------------|--|
| Figure 10.8  | Example of Setting Procedure for Input Capture Operation |
| Figure 10.9  | Example of Input Capture Operation                       |
| Figure 10.10 | Example of Synchronous Operation Setting Procedure       |
| Figure 10.11 | Example of Synchronous Operation                         |
| Figure 10.12 | Compare Match Buffer Operation                           |
| Figure 10.13 | Input Capture Buffer Operation                           |
| Figure 10.14 | Example of Buffer Operation Setting Procedure            |
| Figure 10.15 | Example of Buffer Operation (1)                          |
| Figure 10.16 | Example of Buffer Operation (2)                          |
|              | Example of Cascaded Operation Setting Procedure          |
| Figure 10.18 | Example of Cascaded Operation (1)                        |
| Figure 10.19 | Example of Cascaded Operation (2)                        |
| Figure 10.20 | Example of PWM Mode Setting Procedure                    |
| Figure 10.21 | Example of PWM Mode Operation (1)                        |
| Figure 10.22 | Example of PWM Mode Operation (2)                        |
| Figure 10.23 | Example of PWM Mode Operation (3)                        |
| Figure 10.24 | Example of Phase Counting Mode Setting Procedure         |
| Figure 10.25 | Example of Phase Counting Mode 1 Operation               |
|              |  |

RENESAS

Rev.1.00 Sep. 08, 2005 Page

Figure 8.16 Chain Transfer when Counter = 0

Section 10 16-Bit Timer Pulse Unit (TPU)

| Figure 10.42 | Timing for Status Flag Clearing by CPU                            |
|--------------|---|
| Figure 10.43 | Timing for Status Flag Clearing by DTC or DMAC Activation (1)     |
| Figure 10.44 | Timing for Status Flag Clearing by DTC or DMAC Activation (2)     |
| Figure 10.45 | Phase Difference, Overlap, and Pulse Width in Phase Counting Mode |
| Figure 10.46 | Conflict between TCNT Write and Clear Operations                  |
| Figure 10.47 | Conflict between TCNT Write and Increment Operations              |
| Figure 10.48 | Conflict between TGR Write and Compare Match                      |
| -            | Conflict between Buffer Register Write and Compare Match          |
| Figure 10.50 | Conflict between TGR Read and Input Capture                       |
| -            | Conflict between TGR Write and Input Capture                      |
| -            | Conflict between Buffer Register Write and Input Capture          |
| •            | Conflict between Overflow and Counter Clearing                    |
| -            | Conflict between TCNT Write and Overflow                          |
| <i>U</i>     |   |

### 

Section 11 Programmable Pulse Generator (PPG)

Rev.1.00 Sep. 08, 2005 Page xxxii of xlviii



| rigule 12.11 | Tilling of Counter Clear by Compare Match                         |
|--------------|---|
| Figure 12.12 | 2 Timing of Clearance by External Reset (Rising Edge)             |
| Figure 12.13 | 3 Timing of Clearance by External Reset (High Level)              |
| Figure 12.14 | Timing of OVF Setting   |
| Figure 12.15 | 5 Conflict between TCNT Write and Clear                           |
| Figure 12.16 | 6 Conflict between TCNT Write and Increment                       |
| Figure 12.17 | 7 Conflict between TCOR Write and Compare Match                   |
| Section 13   | Watchdog Timer (WDT)  |
| Figure 13.1  | Block Diagram of WDT  |
| Figure 13.2  | Operation in Watchdog Timer Mode                                  |
| Figure 13.3  | Operation in Interval Timer Mode                                  |
| Figure 13.4  | Writing to TCNT, TCSR, and RSTCSR                                 |
| Figure 13.5  | Conflict between TCNT Write and Increment                         |
| Figure 13.6  | Circuit for System Reset by WDTOVF Signal (Example)               |
| Section 14   | Serial Communication Interface (SCI, IrDA, CRC)                   |
| Figure 14.1  | Block Diagram of SCI_0, 1, 2, and 4                               |
| Figure 14.2  | Block Diagram of SCI_5 and SCI_6                                  |
| Figure 14.3  | Examples of Base Clock when Average Transfer Rate Is Selected (1) |
| Figure 14.3  | Examples of Base Clock when Average Transfer Rate Is Selected (2) |

Figure 14.3 Examples of Base Clock when Average Transfer Rate Is Selected (3)....... Figure 14.4 Example of Average Transfer Rate Setting when TMR Clock Is Input......

Figure 14.6 Receive Data Sampling Timing in Asynchronous Mode .....

Figure 14.8 Sample SCI Initialization Flowchart

(Example with 8-Bit Data, Parity, Two Stop Bits) .....

(Asynchronous Mode) .....

Figure 14.5 Data Format in Asynchronous Communication

Figure 14.7 Phase Relation between Output Clock and Transmit Data

RENESAS

| 115010 110   | sample maniprocessor serial reception rio wenter (2)               |
|--------------|--|
| Figure 14.17 | Data Format in Clocked Synchronous Communication (LSB-First)       |
| Figure 14.18 | Sample SCI Initialization Flowchart                                |
| Figure 14.19 | Example of Operation for Transmission in Clocked Synchronous Mode  |
| Figure 14.20 | Sample Serial Transmission Flowchart                               |
| Figure 14.21 | Example of Operation for Reception in Clocked Synchronous Mode     |
| Figure 14.22 | Sample Serial Reception Flowchart                                  |
| Figure 14.23 | Sample Flowchart of Simultaneous Serial Transmission and Reception |
| Figure 14.24 | Pin Connection for Smart Card Interface                            |
| Figure 14.25 | Data Formats in Normal Smart Card Interface Mode                   |
| Figure 14.26 | Direct Convention (SDIR = SINV = $O/\overline{E} = 0$ )            |
| Figure 14.27 | Inverse Convention (SDIR = SINV = $O/\overline{E} = 1$ )           |
| Figure 14.28 | Receive Data Sampling Timing in Smart Card Interface Mode          |
|              |  |

(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit).....

(When Clock Frequency is 372 Times the Bit Rate)

Figure 14.29 Data Re-Transfer Operation in SCI Transmission Mode
Figure 14.30 TEND Flag Set Timing during Transmission.

Figure 14.31 Sample Transmission Flowchart.

Figure 14.32 Data Re-Transfer Operation in SCI Reception Mode.

Figure 14.33 Sample Reception Flowchart.

Figure 14.34 Clock Output Fixing Timing

Figure 14.35 Clock Stop and Restart Procedure

Figure 14.36 IrDA Block Diagram

Figure 14.37 IrDA Transmission and Reception

Rev.1.00 Sep. 08, 2005 Page xxxiv of xlviii

Figure 14.40 Port Pin States during Mode Transition

RENESAS

(Internal Clock, Asynchronous Transmission) .....

| rigure 13.5  | Resume Operation from Op-Stream                             |
|--------------|---|
| U            | Flow of Transition to and Canceling Software Standby Mode   |
| Figure 15.7  | Timing of Transition to and Canceling Software Standby Mode |
| Figure 15.8  | Remote-Wakeup   |
|              | Transfer Stages in Control Transfer                         |
|              | Setup Stage Operation                                       |
|              | Data Stage (Control-In) Operation                           |
|              | Data Stage (Control-Out) Operation                          |
| Figure 15.13 | Status Stage (Control-In) Operation                         |
| Figure 15.14 | Status Stage (Control-Out) Operation                        |
| Figure 15.15 | EP1 Bulk-Out Transfer Operation                             |
| Figure 15.16 | EP2 Bulk-In Transfer Operation                              |
| Figure 15.17 | Operation of EP3 Interrupt-In Transfer                      |
| Figure 15.18 | Forcible Stall by Application.                              |
| Figure 15.19 | Automatic Stall by USB Function Module                      |
| Figure 15.20 | RDFN Bit Operation for EP1                                  |
| Figure 15.21 | PKTE Bit Operation for EP2                                  |
| Figure 15.22 | Example of Circuitry in Bus Power Mode                      |
|              | Example of Circuitry in Self Power Mode                     |
| Figure 15.24 | TR Interrupt Flag Set Timing                                |

Section 16 I2C Bus Interface2 (IIC2)

Figure 15.1 Block Diagram of OSB

Figure 15.2 Cable Connection Operation

Figure 15.3 Cable Disconnection Operation

Figure 15.4 Suspend Operation

Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface2.

Figure 16.2 Connections to the External Circuit by the I/O Pins.

Figure 16.3 I<sup>2</sup>C Bus Formats.

Figure 16.4 I<sup>2</sup>C Bus Timing.

RENESAS

Rev.1.00 Sep. 08, 2005 Page

| Figure 16.17 | Sample Flowchart for Slave Receive Mode                              |
|--------------|--|
| Figure 16.18 | Timing of the Bit Synchronous Circuit                                |
| Section 17   | A/D Converter  |
| Figure 17.1  | Block Diagram of A/D Converter                                       |
| Figure 17.2  | Example of A/D Converter Operation (Single Mode, Channel 1 Selected) |
| Figure 17.3  | Example of A/D Conversion  |
|              | (Scan Mode, Three Channels (AN0 to AN2) Selected)                    |
| Figure 17.4  | A/D Conversion Timing  |
|              | External Trigger Input Timing  |
| Figure 17.6  | A/D Conversion Accuracy Definitions                                  |
| Figure 17.7  | A/D Conversion Accuracy Definitions                                  |
|              | Example of Analog Input Circuit                                      |
|              | Example of Analog Input Protection Circuit                           |
| -            | Analog Input Pin Equivalent Circuit                                  |
| Section 18   | D/A Converter  |
| Figure 18.1  | Block Diagram of D/A Converter                                       |
| -            | Example of D/A Converter Operation                                   |
| 115010 10.2  | Entimple of Ent Convertor Operation.                                 |

Figure 20.1 Block Diagram of Flash Memory...

Figure 20.2 Mode Transition of Flash Memory...

Figure 20.3 Block Structure of User MAT...

Figure 20.4 Block Structure of User MAT...

Figure 20.5 Procedure for Creating Procedure Program...

Figure 20.6 System Configuration in SCI Boot Mode...

Figure 20.7 Automatic-Bit-Rate Adjustment Operation...

Figure 20.8 SCI Boot Mode State Transition Diagram...

Figure 20.9 System Configuration in USB Boot Mode...

RENESAS

Section 20 Flash Memory (0.18-mm F-ZTAT Version)

Rev.1.00 Sep. 08, 2005 Page xxxvi of xlviii

Figure 16.16 Sample Flowchart for Slave Transmit Mode.....

| Section 21   | Clock Pulse Generator  |
|--|--|
| Figure 21.1  | Block Diagram of Clock Pulse Generator   |
| Figure 21.2  | Connection of Crystal Resonator (Example)  |
| Figure 21.3  | Crystal Resonator Equivalent Circuit   |
| Figure 21.4  | External Clock Input (Examples)  |
| Figure 21.5  | External Clock Input Timing  |
| Figure 21.6  | Clock Modification Timing  |
| Figure 21.7  | Note on Board Design for Oscillation Circuit   |
| Figure 21.8  | Recommended External Circuitry for PLL Circuit   |
| Section 22   | Power-Down Modes   |
|  | Mode Transitions   |
|  | Widge Hallstudis   |
| -  |  |
| Figure 22.2  | Software Standby Mode Application Example  |
| Figure 22.2<br>Figure 22.3                               | Software Standby Mode Application Example  |
| Figure 22.2<br>Figure 22.3<br>Figure 22.4                | Software Standby Mode Application Example  |
| Figure 22.2<br>Figure 22.3<br>Figure 22.4                | Software Standby Mode Application Example  Hardware Standby Mode Timing  Timing Sequence at Power-On.  |
| Figure 22.2<br>Figure 22.3<br>Figure 22.4<br>Figure 22.5 | Software Standby Mode Application Example  Hardware Standby Mode Timing  Timing Sequence at Power-On  When Canceling Factor Interrupt is Generated                                   |
| Figure 22.2<br>Figure 22.3<br>Figure 22.4<br>Figure 22.5 | Software Standby Mode Application Example  Hardware Standby Mode Timing  Timing Sequence at Power-On  When Canceling Factor Interrupt is Generated after SLEEP Instruction Execution |

Figure 20.20 Boot Program States...

Figure 20.21 Bit-Rate-Adjustment Sequence...

Figure 20.22 Communication Protocol Format...

Figure 20.23 New Bit-Rate Selection Sequence...

Figure 20.24 Programming Sequence...

Figure 20.25 Erasure Sequence...





before SLEEP Instruction Execution (Sleep Interrupt Enabled).....

| Figure 24.12 | 2 Basic Bus Timing: Three-State Access (CS Assertion Period Extended) |
|--------------|---|
| Figure 24.13 | Byte Control SRAM: Two-State Read/Write Access                        |
| Figure 24.14 | Byte Control SRAM: Three-State Read/Write Access                      |
| Figure 24.1: | Burst ROM Access Timing: One-State Burst Access                       |
| Figure 24.10 | Burst ROM Access Timing: Two-State Burst Access                       |
| Figure 24.1  | Address/Data Multiplexed Access Timing (No Wait)                      |
|              | (Basic, Four-State Access)  |
| Figure 24.18 | 3 Address/Data Multiplexed Access Timing (Wait Control)               |
|              | (Address Cycle Program Wait × 1 + Data Cycle Program Wait × 1 +       |
|              | Data Cycle Pin Wait × 1)  |
| Figure 24.19 | External Bus Release Timing   |
| Figure 24.20 | External Bus Request Output Timing                                    |
| Figure 24.2  | DMAC (DREQ) Input Timing  |
| Figure 24.22 | 2 DMAC (TEND) Output Timing   |
| Figure 24.2. | B DMAC Single-Address Transfer Timing: Two-State Access               |
| Figure 24.24 | DMAC Single-Address Transfer Timing: Three-State Access               |
| Figure 24.2: | 5 I/O Port Input/Output Timing  |
| Figure 24.20 | 5 TPU Input/Output Timing   |
|              |   |

Rev.1.00 Sep. 08, 2005 Page xxxviii of xlviii

RENESAS

Rev.1.00 Sep. 08, 2005 Page

Rev.1.00 Sep. 08, 2005 Page xl of xlviii

RENESAS

| Table 2.7   | Logic Operation Instructions  |
|-------------|---|
| Table 2.8   | Shift Operation Instructions  |
| Table 2.9   | Bit Manipulation Instructions   |
| Table 2.10  | Branch Instructions   |
| Table 2.11  | System Control Instructions   |
| Table 2.12  | Addressing Modes  |
| Table 2.13  | Absolute Address Access Ranges  |
| Table 2.14  | Effective Address Calculation for Transfer and Operation Instructions |
| Table 2.15  | Effective Address Calculation for Branch Instructions                 |
| Section 3 M | CU Operating Modes  |
| Table 3.1   | MCU Operating Mode Settings   |
| Table 3.2   | Settings of Bits MDS3 to MDS0   |
| Table 3.3   | Pin Functions in Each Operating Mode (Advanced Mode)                  |
|             |   |

Data Transfer Instructions.....

Block Transfer Instructions....

Arithmetic Operation Instructions

#### 

**Section 4 Exception Handling** 

1 able 2.5

Table 2.4

Table 2.5

Table 2.6

Table 4.1 Table 4.2

Table 4.9

RENESAS

Rev.1.00 Sep. 08, 2005 Pa

Exception Types and Priority....

Exception Handling Vector Table.

Status of CCR and EXR after Illegal Instruction Exception Handling .....

•

| Table 6.3  | Pin Functions in Each Interface                                     |
|------------|---|
| Table 6.4  | Interface Names and Area Names                                      |
| Table 6.5  | Areas Specifiable for Each Interface                                |
| Table 6.6  | Number of Access Cycles   |
| Table 6.7  | Area 0 External Interface   |
| Table 6.8  | Area 1 External Interface   |
| Table 6.9  | Area 2 External Interface   |
| Table 6.10 | Area 3 External Interface   |
| Table 6.11 | Area 4 External Interface   |
| Table 6.12 | Area 5 External Interface   |
| Table 6.13 | Area 6 External Interface   |
| Table 6.14 | Area 7 External Interface   |
| Table 6.15 | I/O Pins for Basic Bus Interface                                    |
| Table 6.16 | I/O Pins for Byte Control SRAM Interface                            |
| Table 6.17 | I/O Pins Used for Burst ROM Interface.                              |
| Table 6.18 | Address/Data Multiplex  |
| Table 6.19 | I/O Pins for Address/Data Multiplexed I/O Interface                 |
| Table 6.20 | Number of Idle Cycle Insertion Selection in Each Area               |
| Table 6.21 | Number of Idle Cycle Insertions                                     |
| Table 6.22 | Idle Cycles in Mixed Accesses to Normal Space                       |
| Table 6.23 | Pin States in Idle Cycle  |
| Table 6.24 | Pin States in Bus Released State                                    |
| Table 6.25 | Number of Access Cycles for On-Chip Memory Spaces                   |
| Table 6.26 | Number of Access Cycles for Registers of On-Chip Peripheral Modules |
|            |   |

Section 7 DMA Controller (DMAC)

Rev.1.00 Sep. 08, 2005 Page xlii of xlviii

Table 7.1

Table 7.2

Synchronization Clocks and Their Corresponding Functions.....

Pin Configuration.

Pin Configuration....

Data Access Size, Valid Bits, and Settable Size.....

RENESAS

Table 6.1

Table 6.2

| 1 aut 6.3  | Transfer information writeback skip condition   |
|--|---|
|  | and Writeback Skipped Registers   |
| Table 8.6  | Register Function in Normal Transfer Mode   |
| Table 8.7  | Register Function in Repeat Transfer Mode   |
| Table 8.8  | Register Function in Block Transfer Mode  |
| Table 8.9  | DTC Execution Status  |
| Table 8.10   | Number of Cycles Required for Each Execution State  |
| Section 9 I/0  | O Ports   |
| Table 9.1  | Port Functions  |
| Table 9.2  | Register Configuration in Each Port   |
| Table 9.3  | Startup Mode and Initial Value  |
| Table 9.4  | Input Pull-Up MOS State   |
| Table 9.5  | Available Output Signals and Settings in Each Port  |
| Section 10 1   | 6-Bit Timer Pulse Unit (TPU)  |
| Table 10.1   | TPU Functions   |
| Table 10.2   | Pin Configuration   |
| Table 10.3   | CCLR2 to CCLR0 (Channels 0 and 3)   |
| Table 10.4   | CCLP2 to CCLP0 (Channels 1, 2, 4, and 5)  |
| 1 aut 10.4   | CCLK2 to CCLK0 (Channels 1, 2, 4, and 3)  |
| Table 10.4 Table 10.5                                |   |
|  | Input Clock Edge Selection  |
| Table 10.5   | CCLR2 to CCLR0 (Channels 1, 2, 4, and 5) Input Clock Edge Selection TPSC2 to TPSC0 (Channel 0) TPSC2 to TPSC0 (Channel 1) |
| Table 10.5<br>Table 10.6                             | Input Clock Edge Selection  |
| Table 10.5<br>Table 10.6<br>Table 10.7               | Input Clock Edge Selection TPSC2 to TPSC0 (Channel 0) TPSC2 to TPSC0 (Channel 1)  |
| Table 10.5<br>Table 10.6<br>Table 10.7<br>Table 10.8 | Input Clock Edge Selection  |

Table 10.11

Table 10.12

Table 10.13

Table 10.14

Table 10.15

RENESAS

., **4**C.37

TPSC2 to TPSC0 (Channel 5)

MD3 to MD0 .....

TIORH 0.....

TIORL 0.....

TIOR 1.....

Rev.1.00 Sep. 08, 2005 Pag

| Table 10.30           | Cascaded Combinations   |
|-----------------------|---|
| Table 10.31           | PWM Output Registers and Output Pins                                  |
| Table 10.32           | Clock Input Pins in Phase Counting Mode                               |
| Table 10.33           | Up/Down-Count Conditions in Phase Counting Mode 1                     |
| Table 10.34           | Up/Down-Count Conditions in Phase Counting Mode 2                     |
| Table 10.35           | Up/Down-Count Conditions in Phase Counting Mode 3                     |
| Table 10.36           | Up/Down-Count Conditions in Phase Counting Mode 4                     |
| Table 10.37           | TPU Interrupts  |
| Section 11            | Programmable Pulse Generator (PPG)                                    |
| Table 11.1            | Pin Configuration   |
| Table 11.1            | i iii Conniguration   |
| Section 12            | 8-Bit Timers (TMR)  |
| Table 12.1            | Pin Configuration   |
| Table 12.2            | Clock Input to TCNT and Count Condition (Units 0 and 1)               |
| Table 12.3            | Clock Input to TCNT and Count Condition (Units 2 and 3)               |
| Table 12.4            | 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit 1) |
| Table 12.5            | 8-Bit Timer (TMR_4 or TMR_5) Interrupt Sources (in Unit 2 and Unit 3) |
| Table 12.6            | Timer Output Priorities   |
| Table 12.7            | Switching of Internal Clock and TCNT Operation                        |
|                       |   |
| Section 13            | Watchdog Timer (WDT)  |
| Section 13 Table 13.1 | Watchdog Timer (WDT) Pin Configuration                                |

Section 14 Serial Communication Interface (SCI, IrDA, CRC)

Table 10.27

Table 10.28

Table 10.29

Table 13.2

**Table 14.1** 

Table 14.2

Rev.1.00 Sep. 08, 2005 Page xliv of xlviii

TIOR 4

TIOR 5.....

Register Combinations in Buffer Operation

WDT Interrupt Source

Function List of SCI Channels....

Pin Configuration....

RENESAS

| 14010 1     | 5 c 1 mon up   |
|-------------|--|
| Table 14.15 | SCI Interrupt Sources (SCI_5 and SCI_6)                      |
| Table 14.16 | SCI Interrupt Sources (SCI_0, 1, 2, and 4)                   |
| Table 14.17 | SCI Interrupt Sources (SCI_5 and SCI_6)                      |
| Section 15  | USB Function Module (USB)                                    |
| Table 15.1  | Pin Configuration  |
| Table 15.2  | Example of Limitations for Setting Values                    |
| Table 15.3  | Example of Setting.  |
| Table 15.4  | Relationship between TRNTREG0 Setting and Pin Output         |
| Table 15.5  | Relationship between Pin Input and TRNTREG1 Monitoring Value |
| Table 15.6  | Interrupt Sources  |
| Table 15.7  | Command Decoding on Application Side                         |
| Table 15.8  | Selection of Peripheral Clock (Pφ) when USB is Connected     |
| Section 16  | I2C Bus Interface2 (IIC2)                                    |
| Table 16.1  | Pin configuration of the I <sup>2</sup> C bus interface2     |
| Table 16.2  | Transfer Rate  |
| Table 16.3  | Interrupt Requests   |
| Table 16.4  | Time for Monitoring SCL                                      |
| Section 17  | A/D Converter  |
| Table 17.1  | Pin Configuration  |
| Table 17.2  | Analog Input Channels and Corresponding ADDR Registers       |
| Table 17.3  | A/D Conversion Characteristics (Single Mode)                 |
| Table 17.4  | A/D Conversion Characteristics (Scan Mode)                   |
| Table 17.5  | A/D Converter Interrupt Source                               |
| Table 17.6  | Analog Pin Specifications                                    |
|             | -  |
|             | Rev.1.00 Sep. 08, 2005 Pag                                   |

Table 14.11

Table 14.12

Table 14.13 Table 14.14



Serial Transfer Formats (Asynchronous Mode).....

SSR Status Flags and Receive Data Handling

IrCKS2 to IrCKS0 Bit Settings

SCI Interrupt Sources (SCI\_0, 1, 2, and 4) .....

| Table 20.7   | Enumeration Information   |
|--|---|
| Table 20.8   | Executable Memory MAT   |
| Table 20.9   | Usable Area for Programming in User Program Mode  |
| Table 20.10  | Usable Area for Erasure in User Program Mode  |
| Table 20.11  | Hardware Protection   |
| Table 20.12  | Software Protection   |
| Table 20.13  | Device Types Supported in Programmer Mode   |
| Table 20.14  | Inquiry and Selection Commands  |
| Table 20.15  | Programming/Erasing Commands  |
| Table 20.16  | Status Code   |
| Table 20.17  | Error Code  |
|  |   |
| Section 21   | Clock Pulse Generator   |
| Section 21 Table 21.1  | Clock Pulse Generator Selection of Clock Pulse Generator  |
|  | Selection of Clock Pulse Generator  |
| Table 21.1   |   |
| Table 21.1<br>Table 21.2<br>Table 21.3                                       | Selection of Clock Pulse Generator  Damping Resistance Value  |
| Table 21.1<br>Table 21.2<br>Table 21.3                                       | Selection of Clock Pulse Generator  Damping Resistance Value  Crystal Resonator Characteristics  Power-Down Modes   |
| Table 21.1 Table 21.2 Table 21.3 Section 22                                  | Selection of Clock Pulse Generator  Damping Resistance Value  Crystal Resonator Characteristics  Power-Down Modes  Operating States   |
| Table 21.1 Table 21.2 Table 21.3 Section 22 Table 22.1                       | Selection of Clock Pulse Generator  Damping Resistance Value  Crystal Resonator Characteristics  Power-Down Modes   |
| Table 21.1 Table 21.2 Table 21.3 Section 22 Table 22.1 Table 22.2 Table 22.3 | Selection of Clock Pulse Generator  Damping Resistance Value  Crystal Resonator Characteristics  Power-Down Modes  Operating States  Oscillation Settling Time Settings  B\$\phi\$ Pin (PA7) State in Each Processing State |
| Table 21.1 Table 21.2 Table 21.3 Section 22 Table 22.1 Table 22.2 Table 22.3 | Selection of Clock Pulse Generator  Damping Resistance Value  Crystal Resonator Characteristics  Power-Down Modes  Operating States  Oscillation Settling Time Settings   |

**Table 24.2** 

**Table 24.2** 

Table 24.3 Table 24.4

**Table 24.5** 

**Table 24.6** 

Rev.1.00 Sep. 08, 2005 Page xlvi of xlviii

System Clock Frequency for Automatic-Dit-Rate Adjustment.....

Permissible Output Currents

Clock Timing

Control Signal Timing ......

Bus Timing (1).....

RENESAS

RENESAS

Rev.1.00 Sep. 08, 2005 Page

Rev.1.00 Sep. 08, 2005 Page xlviii of xlviii



| • | Extensive peripheral functions |
|---|--------------------------------|
|   | DMA controller (DMAC)          |
|   | Data transfer controller (DTC) |
|   | 16-bit timer pulse unit (TPU)  |

Programmable pulse generator (PPG)

8-bit timer (TMR)

Watch dog timer (WDT)
Serial communication int

Serial communication interface (SCI) can be used in asynchronous and clocked sync mode

Universal Serial Bus Interface (USB)
I2C Bus Interface2 (IIC2)

10-bit A/D converter

8-bit D/A converter

Clock pulse generator

### • On-chip memory

| 1            | •      |
|--------------|--------|
| Product Clas | sifica |

| version | H8SX/1654 |
|---------|-----------|
| •       |           |

Nine input ports

# Flash memory H8SX/1653

# General I/O port 75 input/output ports

- Supports power-down modes
- Small package
- 1 0



**Product Model** 

R5F61653

R5F61654

ROM

384 kbytes

512 kbytes

RA

40

40




Figure 1.1 Block Diagram

Rev.1.00 Sep. 08, 2005 Page 2 of 966 REJ09B0219-0100






Figure 1.2 Pin Assignments

Rev.1.00 Sep. 08, 2005 P

REJ09

| 5  | PM0/TxD6        | PM0/TxD         |
|----|-----------------|-----------------|
| 6  | PM1/RxD6        | PM1/RxD         |
| 7  | PM2             | PM2             |
| 8  | PF4/A20         | PF4/A20         |
| 9  | PF3/A19         | PF3/A19         |
| 10 | V <sub>ss</sub> | V <sub>ss</sub> |
| 11 | PF2/A18         | PF2/A18         |
| 12 | PF1/A17         | PF1/A17         |
| 13 | PF0/A16         | PF0/A16         |
| 14 | PE7/A15         | A15             |
| 15 | PE6/A14         | A14             |
| 16 | PE5/A13         | A13             |
| 17 | V <sub>ss</sub> | V <sub>ss</sub> |
| 18 | PE4/A12         | A12             |
| 19 | V <sub>cc</sub> | V <sub>cc</sub> |
| 20 | PE3/A11         | A11             |
| 21 | PE2/A10         | A10             |
| 22 | PE1/A9          | A9              |
| 23 | PE0/A8          | A8              |
| 24 | PD7/A7          | A7              |
| 25 | PD6/A6          | A6              |
| 26 | V <sub>ss</sub> | V <sub>ss</sub> |
| 27 | PD5/A5          | A5              |
| 28 | PD4/A4          | A4              |
|    |                 |                 |

АЗ

PM0/TxD6

PM1/RxD6

REJ09B0219-0100

PD3/A3

29

| USD-                                    | USD-                          |
|---|-------------------------------|
| DrVSS                                   | DrVSS                         |
| VBUS                                    | VBUS                          |
| MD_CLK                                  | MD_CLK                        |
| V <sub>ss</sub>                         | V <sub>ss</sub>               |
| P20/P00/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A | P20/P00/TIOCA3/TIOCB3/TMRI0/S |
| V <sub>cc</sub>                         | V <sub>cc</sub>               |
| P21/PO1/TIOCA3/TMCI0/RxD0/IRQ9-A        | P21/PO1/TIOCA3/TMCI0/RxD0/IRC |
| P22/PO2/TIOCC3/TMO0/TxD0/IRQ10-A        | P22/PO2/TIOCC3/TMO0/TxD0/IRQ  |
| P23/PO3/TIOCC3/TIOCD3/IRQ11-A           | P23/P03/TIOCC3/TIOCD3/IRQ11-A |
| P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1        | P24/PO4/TIOCA4/TIOCB4/TMRI1/S |
| P25/PO5/TIOCA4/TMCI1/RxD1               | P25/PO5/TIOCA4/TMCI1/RxD1     |
| P26/PO6/TIOCA5/TMO1/TxD1                | P26/P06/TIOCA5/TMO1/TxD1      |
| P27/PO7/TIOCA5/TIOCB5                   | P27/PO7/TIOCA5/TIOCB5         |
| NMI                                     | NMI                           |
| PH0/D0                                  | D0                            |
| PH1/D1                                  | D1                            |
| PH2/D2                                  | D2                            |
| PH3/D3                                  | D3                            |
| V <sub>ss</sub>                         | V <sub>ss</sub>               |
| PH4/D4                                  | D4                            |
| PH5/D5                                  | D5                            |
| PH6/D6                                  | D6                            |
|   |                               |

Rev.1.00 Sep. 08, 2005 P

REJ09

| 76 | $V_{ss}$                                       | V <sub>ss</sub>                                 |
|----|--|---|
| 77 | RES  | RES   |
| 78 | V <sub>cL</sub>                                | V <sub>CL</sub>                                 |
| 79 | P14/TxD5/lrTXD/DREQ1-A/IRQ4-A/<br>TCLKA-B/SDA1 | P14/TxD5/IrTXD/DREQ1-A/IRQ4-A/<br>TCLKA-B/SDA1  |
| 80 | P15/RxD5/IrRXD/TEND1-A/IRQ5-A/<br>TCLKB-B/SCL1 | P15/ RxD5/lrRXD/TEND1-A/IRQ5-A/<br>TCLKB-B/SCL1 |
| 81 | WDTOVF/TDO                                     | WDTOVF/TDO                                      |
| 82 | V <sub>ss</sub>                                | V <sub>ss</sub>                                 |
| 83 | XTAL   | XTAL  |
| 84 | EXTAL  | EXTAL   |
| 85 | V <sub>cc</sub>                                | V <sub>cc</sub>                                 |
| 86 | P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0                | P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0                 |
| 87 | P17/IRQ7-A/TCLKD-B/SCL0                        | P17/IRQ7-A/TCLKD-B/SCL0                         |
| 88 | STBY   | STBY  |
| 89 | P60/TMRI2/TxD4/DREQ2/IRQ8-B                    | P60/TMRI2/TxD4/DREQ2/IRQ8-B                     |
|    | P61/TMCI2/RxD4/TEND2/IRQ9-B                    | P61/TMCI2/RxD4/TEND2/IRQ9-B                     |

69

70

71

72

73

74

75 76 PI5/D13

PI6/D14

PI7/D15

P10/TxD2/DREQ0-A/IRQ0-A

P11/RxD2/TEND0-A/IRQ1-A

P12/SCK2/DACK0-A/IRQ2-A

P13/ADTRG0/IRQ3-A



PI5/D13

PI6/D14

PI7/D15

P10/TxD2/DREQ0-A/IRQ0-A

P11/RxD2/TEND0-A/IRQ1-A

P12/SCK2/DACK0-A/IRQ2-A

P13/ADTRG0/IRQ3-A



REJ09B0219-0100

|     | , CC               | , CC               |
|-----|--------------------|--------------------|
| 102 | P53/AN3/IRQ3-B     | P53/AN3/IRQ3-B     |
| 103 | $AV_{ss}$          | AV <sub>ss</sub>   |
| 104 | P54/AN4/IRQ4-B     | P54/AN4/IRQ4-B     |
| 105 | Vref               | Vref               |
| 106 | P55/AN5/IRQ5-B     | P55/AN5/IRQ5-B     |
| 107 | P56/AN6/DA0/IRQ6-B | P56/AN6/DA0/IRQ6-B |
| 108 | P57/AN7/DA1/IRQ7-B | P57/AN7/DA1/IRQ7-B |
| 109 | MD1                | MD1                |
| 110 | PA0/BREQO/BS-A     | PA0/BREQO/BS-A     |
| 111 | PA1/BACK/(RD/WR-A) | PA1/BACK/(RD/WR-A) |
| 112 | PA2/BREQ/WAIT      | PA2/BREQ/WAIT      |
| 113 | PA3/LLWR/LLB       | PA3/LLWR/LLB       |
| 114 | PA4/LHWR/LUB       | PA4/LHWR/LUB       |
| 115 | PA5/RD             | PA5/RD             |
| 116 | PA6/AS/AH/BS-B     | PA6/AS/AH/BS-B     |
| 117 | $V_{ss}$           | $V_{ss}$           |
| 118 | РА7/Вф             | PA7/Βφ             |
| 119 | $V_{cc}$           | V <sub>cc</sub>    |
| 120 | PB0/CS0/CS4/CS5-B  | PB0/CS0/CS4/CS5-B  |

P51/AN1/IRQ1-B

P52/AN2/IRQ2-B

 $AV_{cc}$ 

99

100

P51/AN1/IRQ1-B

P52/AN2/IRQ2-B

 $AV_{cc}$ 

REJ09

Rev.1.00 Sep. 08, 2005 P

|                        | PLLV <sub>ss</sub> | 94             | Input  | Ground pin for the PLL circuits.  |
|------------------------|--------------------|----------------|--------|---|
|                        | DrVCC              | 36             | Input  | Power supply pin for USB on-chip tra<br>Connect to the system power supply  |
|                        | DrVSS              | 39             | Input  | Ground pin for USB on-chip transceiv  |
| Clock                  | XTAL               | 83             | Input  | Pins for a crystal resonator. External  |
|                        | EXTAL              | 84             | Input  | be input to the EXTAL pin. For a con<br>example, see section 21, Clock Pulse<br>Generator.                        |
|                        | Вф                 | 118            | Output | Outputs the system clock for externa  |
| Operating mode control | MD2<br>MD1<br>MD0  | 4<br>109<br>97 | Input  | Pins for setting the operating mode. levels of these pins must not be charduring operation.                       |
|                        | MD_CLK             | 41             | Input  | Pin for changing the multiplication raticlock pulse generator. The signal lev pin must not be changed during open |
| System control         | RES                | 77             | Input  | Reset signal input pin. This LSI enter reset state when this signal goes low                                      |
|                        | STBY               | 88             | Input  | This LSI enters hardware standby me this signal goes low.   |
|                        | EMLE               | 33             | Input  | Input pin for on-chip emulator enable the on-chip emulator is used, the sign                                      |

57, 67, 76, 82,

Input

117

92

 $\mathsf{PLLV}_{\mathsf{cc}}$ 

supply (0 V).

Power supply pin for the PLL circuits to the system power supply.

should be fixed high. If the on-chip el not used, the signal level should be f



Rev.1.00 Sep. 08, 2005 Page 8 of 966

|          | ATO | 13 |        |                                   |
|----------|-----|----|--------|-----------------------------------|
|          | A15 | 14 |        |                                   |
|          | A14 | 15 |        |                                   |
|          | A13 | 16 |        |                                   |
|          | A12 | 18 |        |                                   |
|          | A11 | 20 |        |                                   |
|          | A10 | 21 |        |                                   |
|          | A9  | 22 |        |                                   |
|          | A8  | 23 |        |                                   |
|          | A7  | 24 |        |                                   |
|          | A6  | 25 |        |                                   |
|          | A5  | 27 |        |                                   |
|          | A4  | 28 |        |                                   |
|          | A3  | 29 |        |                                   |
|          | A2  | 30 |        |                                   |
|          | A1  | 31 |        |                                   |
|          | A0  | 32 |        |                                   |
| Data bus | D15 | 71 | Input/ | Bidirectional data bus. These pin |
|          | D14 | 70 | output | output addresses when accessin    |
|          | D13 | 69 |        | address/data multiplexed I/O inte |
|          | D12 | 68 |        | space.                            |
|          | D11 | 66 |        |                                   |
|          | D10 | 65 |        |                                   |
|          | D9  | 64 |        |                                   |
|          | D8  | 63 |        |                                   |
|          | D7  | 61 |        |                                   |
|          | D6  | 60 |        |                                   |
|          | D5  | 59 |        |                                   |
|          | D4  | 58 |        |                                   |
|          | D3  | 56 |        |                                   |
|          | D2  | 55 |        |                                   |
|          | D1  | 54 |        |                                   |
|          | D0  | 50 |        |                                   |
|          | D0  | 53 |        |                                   |

|         |     |        | accessing the basic bus interface control SRAM interface space.   |
|---------|-----|--------|---|
| ĀĦ      | 116 | Output | This signal is used to hold the add when accessing the address/data multiplexed I/O interface space.          |
| RD      | 115 | Output | Strobe signal to indicates that the interface space is being read from  |
| RD/WR-A | 111 | Output | Indicates the direction (input/output data bus.   |
| LHWR    | 114 | Output | Strobe signal which indicates that byte (D15 to D8) is valid when acc the basic bus interface space.          |
| LLWR    | 113 | Output | Strobe signal which indicates that byte (D7 to D0) is valid when accebasic bus interface space.               |
| LUB     | 114 | Output | Strobe signal which indicates that<br>byte (D15 to D8) is valid when acc<br>the byte control SRAM interface s |
| ĪĪВ     | 113 | Output | Strobe signal which indicates that<br>byte (D7 to D0) is valid when acce<br>byte control SRAM interface space |

address on the address bus is val



| Interrupt                | NMI  | 52   | Input  | Non-maskable interrupt request si this pin is not in use, this signal muhigh. |
|--------------------------|--|--|--------|---|
|                          | IRQ11-A/IRQ11-B IRQ10-A/IRQ9-B IRQ9-A/IRQ9-B IRQ8-A/IRQ8-B IRQ7-A/IRQ7-B IRQ6-A/IRQ6-B IRQ5-A/IRQ5-B IRQ4-A/IRQ4-B IRQ3-A/IRQ3-B IRQ2-A/IRQ2-B IRQ1-A/IRQ1-B IRQ0-A/IRQ0-B | 47/93<br>46/91<br>45/90<br>43/89<br>87/108<br>86/107<br>80/106<br>79/104<br>75/102<br>74/100<br>73/99<br>72/98 | Input  | Maskable interrupt request signal.  |
| DMA controller<br>(DMAC) | DREQ0-A DREQ1-A DREQ2 DREQ3  DACK0-A DACK1-A DACK2   | 72<br>79<br>89<br>93<br>74<br>86<br>91   | Input  | Requests DMAC activation.  DMAC single address transfer ack signal.           |
|                          | TENDO-A TEND1-A TEND2 TEND3  | 96<br>73<br>80<br>90<br>95   | Output | Indicates DMAC data transfer end  |

REJ09

| 8-bit timer    | TMO0   | 46 | Output | Output pins for the compare match     |
|----------------|--------|----|--------|---------------------------------------|
| (TMR)          | TMO1   | 50 |        |                                       |
|                | TMO2   | 91 |        |                                       |
|                | TMO3   | 96 |        |                                       |
|                | TMCI0  | 45 | Input  | Input pins for the external clock sig |
|                | TMCI1  | 49 |        | for the counters.                     |
|                | TMCI2  | 90 |        |                                       |
|                | TMCI3  | 95 |        |                                       |
|                | TMRI0  | 43 | Input  | Input pins for the counter reset sign |
|                | TMRI1  | 48 |        |                                       |
|                | TMRI2  | 89 |        |                                       |
|                | TMRI3  | 93 |        |                                       |
| Watchdog timer | WDTOVF | 81 | Output | Output pin for the counter overflow   |
| (WDT)          |        |    |        | watchdog timer mode.                  |
|                |        |    |        |                                       |
|                |        |    |        |                                       |

TIOCA5

TIOCB5

PO7

PO6

PO<sub>5</sub>

PO4

PO3

PO2

PO1

PO0

Programmable

pulse generator

(PPG)

50, 51

51

51

50

49

48

47

46

45

43

Input/

output

Output

Signals for TGRA\_5 and TGRB\_5.

used for the input capture inputs/ou compare outputs/PWM outputs.

Output pins for the pulse signals.



Rev.1.00 Sep. 08, 2005 Page 12 of 966

| SCI with IrDA<br>(SCI)                     | IrTxD      | 79     | Output           | Output pin that outputs decoded of IrDA  |
|--|------------|--------|------------------|--|
|  | IrRxD      | 80     | Input            | Input pin that inputs decoded data   |
| I <sup>2</sup> C bus interface<br>2 (IIC2) | SCL0, SCL1 | 87, 80 | Input/<br>output | Input/output pin for IIC clock. Bus directly driven by the NMOS open output.   |
|  | SDA0, SDA1 | 86, 79 | Input/<br>output | Input/output pin for IIC data. Bus of directly driven by the NMOS open output. |
| Universal Serial<br>Bus Interface<br>(USB) | USD+       | 37     | Input/<br>output | Input/output pin for USB data  |
|  | USD-       | 38     | _                |  |
|  | VBUS       | 40     | Input            | Pin for monitoring USB cable conr  |
|  |            |        |                  |  |

Input/

output

Input/output pins for clock signals

80

6 43

48

74

91

RxD5

RxD6

SCK0

SCK1

SCK2

SCK4



REJ09

| 277 0011101    | DA0              | 107 | Odiput | converter.                         |
|----------------|------------------|-----|--------|------------------------------------|
| A/D converter, | AV <sub>cc</sub> | 101 | Input  | Analog power supply pin for the A/ |
| D/A converter  | Λ v cc           | 101 | input  | converters. When the A/D and D/A   |
|                |                  |     |        | converters are not in use, connect |
|                |                  |     |        | system power supply.               |
|                | AV <sub>ss</sub> | 103 | Input  | Ground pin for the A/D and D/A cor |
|                |                  |     |        | Connect to the system power supp   |
|                | Vref             | 105 | Input  | Reference power supply pin for the |
|                |                  |     |        | D/A converters. When the A/D and   |
|                |                  |     |        | converters are not in use, connect |
|                |                  |     |        | system power supply.               |
| I/O port       | P17              | 87  | Input/ | 8-bit input/output pins.           |
|                | P16              | 86  | output |                                    |
|                | P15              | 80  |        |                                    |
|                | P14              | 79  |        |                                    |
|                | P13              | 75  |        |                                    |
|                | P12              | 74  |        |                                    |
|                | P11              | 73  |        |                                    |
|                | P10              | 72  |        |                                    |
|                | P27              | 51  | Input/ | 8-bit input/output pins.           |
|                | P26              | 50  | output |                                    |
|                | P25              | 49  |        |                                    |
|                | P24              | 48  |        |                                    |
|                | P23              | 47  |        |                                    |
|                | P22              | 46  |        |                                    |
|                | P21              | 45  |        |                                    |
|                |                  |     |        |                                    |

43

108

Output

Output pins for the analog signals f

P20



D/A converter

DA1

| P63 | 93  |        |                          |
|-----|-----|--------|--------------------------|
| P62 | 91  |        |                          |
| P61 | 90  |        |                          |
| P60 | 89  |        |                          |
| PA7 | 118 | Input  | Input-only pin           |
| PA6 | 116 | Input/ | 7-bit input/output pins. |
| PA5 | 115 | output |                          |
| PA4 | 114 |        |                          |
| PA3 | 113 |        |                          |
| PA2 | 112 |        |                          |
| PA1 | 111 |        |                          |
| PA0 | 110 |        |                          |
| PB3 | 3   | Input/ | 4-bit input/output pins. |
| PB2 | 2   | output |                          |
| PB1 | 1   |        |                          |
| PB0 | 120 |        |                          |
| PD7 | 24  | Input/ | 8-bit input/output pins. |
| PD6 | 25  | output |                          |
| PD5 | 27  |        |                          |
| PD4 | 28  |        |                          |
| PD3 | 29  |        |                          |
| PD2 | 30  |        |                          |
| PD1 | 31  |        |                          |
|     |     |        |                          |

32

PD0

| PF2 | 11 |        |                          |
|-----|----|--------|--------------------------|
| PF1 | 12 |        |                          |
| PF0 | 13 |        |                          |
| PH7 | 61 | Input/ | 8-bit input/output pins. |
| PH6 | 60 | output |                          |
| PH5 | 59 |        |                          |
| PH4 | 58 |        |                          |
| PH3 | 56 |        |                          |
| PH2 | 55 |        |                          |
| PH1 | 54 |        |                          |
| PH0 | 53 |        |                          |
| PI7 | 71 | Input/ | 8-bit input/output pins. |
| PI6 | 70 | output |                          |
| PI5 | 69 |        |                          |
| PI4 | 68 |        |                          |
| PI3 | 66 |        |                          |
| PI2 | 65 |        |                          |
| PI1 | 64 |        |                          |
| PI0 | 63 |        |                          |
| PM4 | 35 | Input/ | 5-bit input/output pins. |
| PM3 | 34 | output |                          |
| PM2 | 7  |        |                          |
| PM1 | 6  |        |                          |
| PM0 | 5  |        |                          |
|     |    |        |                          |



- Upward-companible with no/500, no/500n, and nos CPUs — Can execute H8/300, H8/300H, and H8S/2000 object programs • Sixteen 16-bit general registers

  - Also usable as sixteen 8-bit registers or eight 32-bit registers
    - 87 basic instructions
      - 8/16/32-bit arithmetic and logic instructions
        - Multiply and divide instructions

      - Bit field transfer instructions — Powerful bit-manipulation instructions
    - Bit condition branch instructions
    - Multiply-and-accumulate instruction
    - Eleven addressing modes

    - Register direct [Rn]

    - Register indirect [@ERn]

    - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn

      - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B),

      - @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]
      - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-I

      - @ERn+, or @ERn-]— Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
      - Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
      - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
      - Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or
      - @(ERn.L,PC)]
      - Memory indirect [@@aa:8]
      - Extended memory indirect [@@vec:7]

CPUSX10A 000120030800

RENESAS

REJ09

- 16 ÷ 8-bit register-register divide:
  16 × 16-bit register-register multiply:
  32 ÷ 16-bit register-register divide:
  18 states
  - $-32 \times 32$ -bit register-register multiply: 5 states
  - 32 ÷ 32-bit register-register multiply. 3 states - 32 ÷ 32-bit register-register divide: 18 states
- Four CPU operating modes
  - Normal mode
    - Middle mode
    - Advanced mode
  - Maximum mode
- Power-down modes
  - Transition is made by execution of SLEEP instruction
  - Choice of CPU operating clocks

Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/10 Group. Normal, middle, and maximum modes are not supported.

2. The multiplier and divider are supported by the H8SX/1653 Group.

REJ09B0219-0100






Figure 2.1 CPU Operating Modes

#### 2.2.1 Normal Mode

addresses (EA) are valid.

The exception vector table and stack have the same structure as in the H8/300 CPU.

Note: Normal mode is not supported in this LSI.

- Address Space

  The maximum address space of 64 kbytes can be accessed.
- The maximum address space of 64 kbytes can be accessed.

   Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an adregister. (If the general register Rn is referenced in the register indirect addressing material pre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, to

the corresponding extended register En will be affected.)

Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective



REJ09

#### Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the incode specifies a memory location. Execution branches to the contents of the memory

#### Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit units




Figure 2.3 Stack Structure (Normal Mode)

Rev.1.00 Sep. 08, 2005 Page 20 of 966 REJ09B0219-0100

RENESAS

The extended registers (E0 to E/) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regis referenced in the register indirect addressing mode with pre-/post-increment or pre-/ decrement and a carry or borrow occurs, however, the value in the corresponding ex

## Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception vecto

One branch address is stored per 32 bits. The upper eight bits are ignored and the lov are stored. The structure of the exception vector table is shown in figure 2.4.

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi are used in the JMP and JSR instructions. An 8-bit absolute address included in the i

code specifies a memory location. Execution branches to the contents of the memory In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit brand

RENESAS

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except

handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit un

The upper eight bits are reserved and assumed to be H'00.

register En will be affected.)

Rev.1.00 Sep. 08, 2005 Pa

- Instruction Set
   All instructions and addressing modes can be used.
  - Exception Vector Table and Memory Indirect Branch Addresses
  - In advanced mode, the top area starting at H'00000000 is allocated to the exception vertable. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.




Figure 2.4 Exception Vector Table (Middle and Advanced Modes)

are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit branaddress. The upper eight bits are reserved and assumed to be H'00.

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin




Figure 2.5 Stack Structure (Middle and Advanced Modes)

#### 2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space
   The maximum address space of 4 Gbytes can be linearly accessed.
- Extended Registers (En)
   The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit registers or address registers.
- Instruction Set
   All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses
  In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.



Rev.1.00 Sep. 08, 2005 Pa

#### Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

#### Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit unit EXR contents are saved or restored regardless of whether or not EXR is in use.




Figure 2.7 Stack Structure (Maximum Mode)

Rev.1.00 Sep. 08, 2005 Page 24 of 966 REJ09B0219-0100

RENESAS

CPU operating mode.




Figure 2.8 Memory Map



Rev.1.00 Sep. 08, 2005 Pa

3, 2005 Pa REJ09




Figure 2.9 CPU Registers



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-l registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also use registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers





Figure 2.11 Stack

### 2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will exec length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least si bit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

|   |   |             |     | otherwise. When the ADD.W, SUB.W, CMP. NEG.W instruction is executed, this flag is set there is a carry or borrow at bit 11, and clear otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, this flag is set to 1 if the carry or borrow at bit 27, and cleared to 0 otherwise. |
|---|---|-------------|-----|--|
| 4 | U | Undefined F | R/W | User Bit   |
|   |   |             |     | Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instructions   |
| 3 | N | Undefined F | R/W | Negative Flag  |
|   |   |             |     | Stores the value of the most significant bit (re sign bit) of data.  |
|   |   |             |     |  |
|   |   |             |     |  |

Bit

7

6

5

Bit Name

ı

UI

Н

Value

Undefined

Undefined

1

R/W

R/W

R/W

R/W

Description

User Bit

Interrupt Mask Bit

Half-Carry Flag

start of an exception handling.

Masks interrupts when set to 1. This bit is set

Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instructi

When the ADD.B, ADDX.B, SUB.B, SUBX.B. or NEG.B instruction is executed, this flag is there is a carry or borrow at bit 3, and cleared



- otherwise. A carry rias the following types. Carry from the result of addition
  - Borrow from the result of subtraction
    - - Carry from the result of shift or rotation

The carry flag is also used as a bit accumulate manipulation instructions.

#### 2.5.4 **Extended Control Register (EXR)**

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions.

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to

For details, see section 4, Exception Handling.

| Bit    | Bit Name | Initial<br>Value | R/W | Description   |
|--------|----------|------------------|-----|---|
| 7      | T        | 0                | R/W | Trace Bit   |
|        |          |                  |     | When this bit is set to 1, a trace exception is geach time an instruction is executed. When the cleared to 0, instructions are executed in sequences. |
| 6 to 3 | _        | All 1            | R/W | Reserved  |
|        |          |                  |     | These bits are always read as 1.  |
| 2      | 12       | 1                | R/W | Interrupt Mask Bits   |
| 1      | l1       | 1                | R/W | These bits designate the interrupt mask level   |
| 0      | 10       | 1                | R/W |   |

Rev.1.00 Sep. 08, 2005 Page 30 of 966



initial value is H'FFFFF00. The SBR contents are changed with the LDC and STC inst

#### 2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. I of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are val upper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

### 2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.

Figure 2.12 shows the data formats in general registers.




Figure 2.12 General Register Data Formats

Rev.1.00 Sep. 08, 2005 Page 32 of 966 REJ09B0219-0100



the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When SP (ER7) is used as an address register to access the stack, the operand size shoul size or longword size.




Figure 2.13 Memory Data Formats



Rev.1.00 Sep. 08, 2005 Pa

|                       | LDM, STM  | L     |
|-----------------------|---|-------|
|                       | MOVA  | B/W*  |
| Block transfer        | EEPMOV  | В     |
|                       | MOVMD   | B/W/L |
|                       | MOVSD   | В     |
| Arithmetic operations | ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC  | B/W/L |
|                       | DAA, DAS  | В     |
|                       | ADDS, SUBS  | L     |
|                       | MULXU, DIVXU, MULXS, DIVXS  | B/W   |
|                       | MULU, DIVU, MULS, DIVS  | W/L   |
|                       | MULU/U, MULS/U  | L     |
|                       | EXTU, EXTS  | W/L   |
|                       | TAS   | В     |
|                       | MAC   | _     |
|                       | LDMAC, STMAC  | _     |
|                       | CLRMAC  |       |
| Logic operations      | AND, OR, XOR, NOT   | B/W/L |
| Shift                 | SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR                                  | B/W/L |
| Bit manipulation      | BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST | В     |
|                       | BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ                                   | В     |
|                       |   | D     |
|                       | BFLD, BFST  | В     |
|                       | BFLD, BFST  | Б     |

W/L

POP, PUSH\*1

#### [Legend] B: Byte size

W: Word size

Longword size

L:

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W

@-SP.

POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV. @-SP.

- 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.
- 5. Size of general register to be restored
- 6. Not available in this LSI.

|            |                 | _     |     |    |    |    |    |
|------------|-----------------|-------|-----|----|----|----|----|
| transfer   | MOVMD           | B/W/L |     |    |    |    |    |
|            | MOVSD           | В     |     |    |    |    |    |
| Arithmetic | ADD, CMP        | В     | S   | D  | D  | D  | D  |
| operations |                 | В     |     | S  | D  | D  | D  |
|            |                 | В     |     | D  | S  | S  | S  |
|            |                 | В     |     |    | SD | SD | SD |
|            |                 | W/L   | S   | SD | SD | SD | SD |
|            | SUB             | В     | S   |    | D  | D  | D  |
|            |                 | В     |     | S  | D  | D  | D  |
|            |                 | В     |     | D  | S  | S  | S  |
|            |                 | В     |     |    | SD | SD | SD |
|            |                 | W/L   | S   | SD | SD | SD | SD |
|            | ADDX, SUBX      | B/W/L | S   | SD |    |    |    |
|            |                 | B/W/L | S   |    | SD |    |    |
|            |                 | B/W/L | S   |    |    |    |    |
|            | INC, DEC        | B/W/L |     | D  |    |    |    |
|            | ADDS, SUBS      | L     |     | D  |    |    |    |
|            | DAA, DAS        | В     |     | D  |    |    |    |
|            | MULXU,<br>DIVXU | B/W   | S:4 | SD |    |    |    |
|            |                 |       |     |    |    |    |    |

S:4

SD



SD

S/D

S

D

D

S

SD

SD

D

D

S

SD

SD

S/D

D

D

S

D

D

S

REJ09B0219-0100

MULU, DIVU W/L

Rev.1.00 Sep. 08, 2005 Page 36 of 966

Data

transfer

Block

MOV

MOVFPE,

MOVTPE\*12
POP, PUSH

LDM, STM

MOVA\*4

**EEPMOV** 

B/W/L

В

В

W/L

B/W

В

SD

S/D

S/D

S/D

S/D

SD

S

SD

S

SD

SD

S/D\*2

S/D\*2

S

D

D

S

SD

SD

D

D

S

SD

SD

SD\*5

|                          | MAC   | _       |   |    |    |    |    |    |   |    |
|--------------------------|---|---------|---|----|----|----|----|----|---|----|
|                          | CLRMAC  | _       |   |    |    |    |    |    |   |    |
|                          | LDMAC   | _       |   | S  |    |    |    |    |   |    |
|                          | STMAC   | _       |   | D  |    |    |    |    |   |    |
| Logic                    | AND, OR, XOR  | В       |   | S  | D  | D  | D  | D  | D | D  |
| operations               |   | В       |   | D  | S  | S  | S  | S  | S | S  |
|                          |   | В       |   |    | SD | SD | SD | SD |   | SD |
|                          |   | W/L     | S | SD | SD | SD | SD | SD |   | SD |
|                          | NOT   | В       |   | D  | D  | D  | D  | D  | D | D  |
|                          |   | W/L     |   | D  | D  | D  | D  | D  |   | D  |
| Shift                    | SHLL, SHLR  | В       |   | D  | D  | D  | D  | D  | D | D  |
|                          |   | B/W/L*6 | 3 | D  | D  | D  | D  | D  |   | D  |
|                          |   | B/W/L*7 | 7 | D  |    |    |    |    |   |    |
|                          | SHAL, SHAR  | В       |   | D  | D  | D  | D  | D  | D | D  |
|                          | ROTL, ROTR<br>ROTXL,<br>ROTXR   | W/L     |   | D  | D  | D  | D  | D  |   | D  |
| Bit<br>manipu-<br>lation | BSET, BCLR,<br>BNOT, BTST,<br>BSET/cc,<br>BCLR/cc                                     | В       |   | D  | D  |    |    |    | D | D  |
|                          | BAND, BIAND,<br>BOR, BIOR,<br>BXOR, BIXOR,<br>BLD, BILD,<br>BST, BIST,<br>BSTZ, BISTZ |         |   | D  | D  |    |    |    | D | D  |



Rev.1.00 Sep. 08, 2005 Pa

|      | (VBR, SBR)   |       |   |   |   |   |                  |  |
|------|--------------|-------|---|---|---|---|------------------|--|
|      | STC          | B/W*9 |   | D | D | D | D* <sup>11</sup> |  |
|      | (CCR, EXR)   |       |   |   |   |   |                  |  |
|      | STC          | L     |   | D |   |   |                  |  |
|      | (VBR, SBR)   |       |   |   |   |   |                  |  |
|      | ANDC, ORC,   | В     | S |   |   |   |                  |  |
|      | XORC         |       |   |   |   |   |                  |  |
|      | SLEEP        | _     |   |   |   |   |                  |  |
|      | NOP          | _     |   |   |   |   |                  |  |
| end] |              |       |   |   |   |   |                  |  |
| (    | d:16 or d:32 |       |   |   |   |   |                  |  |
|      |              |       |   |   |   |   |                  |  |

#### [Lege d:

S: Can be specified as a source operand.

D: Can be specified as a destination operand.

SD: Can be specified as either a source or destination operand or both.

S/D: Can be specified as either a source or destination operand.

S:4: 4-bit immediate data can be specified as a source operand. Notes: 1. Only @aa:16 is available.

2. @ERn+ as a source operand and @-ERn as a destination operand

3. Specified by ER5 as a source address and ER6 as a destination address for d transfer.

4. Size of data to be added with a displacement

5. Only @ERn- is available

6. When the number of bits to be shifted is 1, 2, 4, 8, or 16

7. When the number of bits to be shifted is specified by 5-bit immediate data or a

register

8. Size of data to specify a branch condition

9. Byte when immediate or register direct, otherwise, word

10. Only @ERn+ is available

11. Only @-ERn is available

12. Not available in this LSL

Rev.1.00 Sep. 08, 2005 Page 38 of 966

RENESAS

|          | DCC        | _ |   | O  |   |   |   |   |   |
|----------|------------|---|---|----|---|---|---|---|---|
|          | BRA        | _ |   | 0  | 0 |   |   |   |   |
|          | BRA/S      | _ |   | O* |   |   |   |   |   |
|          | JMP        | _ | 0 |    |   | 0 | 0 | 0 | 0 |
|          | BSR        |   |   | 0  |   |   |   |   |   |
|          | JSR        | _ | 0 |    |   | 0 | 0 | 0 | 0 |
|          | RTS, RTS/L | _ |   |    |   |   |   |   |   |
| System   | TRAPA      |   |   |    |   |   |   |   |   |
| control  | RTE, RTE/L | _ |   |    |   |   |   |   |   |
| [Logond] |            |   |   |    |   |   |   |   |   |

## [Legend]

d: d:8 or d:16

Note: \* Only @(d:8, PC) is available.

| Condition-code register  |
|--|
| Vector base register   |
| Short address base register  |
| N (negative) flag in CCR   |
| Z (zero) flag in CCR   |
| V (overflow) flag in CCR   |
| C (carry) flag in CCR  |
| Program counter  |
| Stack pointer  |
| Immediate data   |
| Displacement   |
| Addition   |
| Subtraction  |
| Multiplication   |
| Division   |
| Logical AND  |
| Logical OR   |
| Logical exclusive OR   |
| Move   |
| Logical not (logical complement)   |
| 32 8-, 16-, 24-, or 32-bit length  |
| General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registo R7, E0 to E7), and 32-bit registers (ER0 to ER7). |
| (  |

General register (32-bit register)

Destination operand

Extended control register

Source operand



ERn

(EAd)

(EAs)

EXR

|      |     | Hestores the data from the stack to multiple general registers. or four general registers which have serial register numbers ca specified. |
|------|-----|--|
| STM  | L   | Rn (register list) → @-SP  |
|      |     | Saves the contents of multiple general registers on the stack. Tor four general registers which have serial register numbers ca specified. |
| MOVA | B/W | $EA \rightarrow Rd$  |
|      |     | Zero-extends and shifts the contents of a specified general reg memory data and adds them with a displacement. The result is               |

@SP+ → Rn (register list)

general register.

Saves general register contents on the stack.

Note: Not available in this LSI.

L

LDM



| MOVMD.W | W | Transfers a data block.  |
|---------|---|--|
|         |   | Transfers word data which begins at a memory location specified to a memory location specified by ER6. The number of word data transferred is specified by R4. |
| MOVMD.L | L | Transfers a data block.  |
|         |   | Transfers longword data which begins at a memory location specified by ER6. The number of long data to be transferred is specified by R4.                      |

Transfers a data block with zero data detection.

Transfers byte data which begins at a memory location specified to a memory location specified by ER6. The number of byte data transferred is specified by R4. When zero data is detected during the transfer stops and execution branches to a specified address

В

MOVSD.B



Rev.1.00 Sep. 08, 2005 Page 42 of 966

DAS Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 2-digit 4-bit BCD data. **MULXU** B/W  $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits  $\times$  8 bits  $\rightarrow$  16 bits, or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. W/L **MULU**  $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits  $\times$  8 bits  $\rightarrow$  16 bits, or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. MULU/U  $Rd \times Rs \rightarrow \overline{Rd}$ L Performs unsigned multiplication on data in two general registe  $\times$  32 bits  $\rightarrow$  upper 32 bits). **MULXS** B/W  $Rd \times Rs \rightarrow Rd$ 

 $Rd \times Rs \rightarrow Rd$ 

 $Rd \times Rs \rightarrow Rd$ 

 $Rd \div Rs \rightarrow Rd$ 

32 bits  $\rightarrow$  upper 32 bits).

quotient and 16-bit remainder.

 $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$ ,  $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$ 

Rd (decimal adjust) → Rd

Increments or decrements a general register by 1 or 2. (Byte or

Adds or subtracts the value 1, 2, or 4 to or from data in a general

Performs signed multiplication on data in two general registers:

Performs signed multiplication on data in two general registers:

Performs signed multiplication on data in two general registers

Performs unsigned division on data in two general registers: eit  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder, or 32 bits  $\div$  16 bits

bits  $\times$  8 bits  $\rightarrow$  16 bits, or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits.

bits  $\times$  16 bits  $\rightarrow$  16 bits, or 32 bits  $\times$  32 bits  $\rightarrow$  32 bits.

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$ .  $Rd \pm 2 \rightarrow Rd$ .  $Rd \pm 4 \rightarrow Rd$ 

DEC

**ADDS** 

**SUBS** 

**MULS** 

MULS/U

DIVXU

DAA

L

В

W/L

L

B/W

|      |       | Compares data between immediate data, general registers, and and stores the result in CCR.                     |
|------|-------|--|
| NEG  | B/W/L | $0 - (EAd) \rightarrow (EAd)$  |
|      |       | Takes the two's complement (arithmetic complement) of data in register or the contents of a memory location.   |
| EXTU | W/L   | (EAd) (zero extension) → (EAd)   |
|      |       | Performs zero-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size. |
|      |       | The lower 8 bits to word or longword, or the lower 16 bits to long be zero-extended.                           |
| EXTS | W/L   | (EAd) (sign extension) → (EAd)   |
|      |       | Performs sign-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size. |
|      |       | The lower 8 bits to word or longword, or the lower 16 bits to long   |

 $@ERd - 0, 1 \rightarrow (<bit 7> of @EAd)$ 

Loads data from a general register to MAC.

Stores data from MAC to a general register.

be sign-extended.

Clears MAC to zero.

 $Rs \rightarrow MAC$ 

 $MAC \rightarrow Rd$ 

Tests memory contents, and sets the most significant bit (bit 7) to

MAC — (EAs) × (EAd) + MAC → MAC

Performs signed multiplication on memory contents and adds the MAC.

CLRMAC — 0 → MAC

В

TAS

LDMAC

**STMAC** 

Rev.1.00 Sep. 08, 2005 Page 44 of 966

| Table 2.8   | Shift One | eration Instructions   |
|-------------|-----------|--|
| Instruction | Size      | Function   |
| SHLL        | B/W/L     | $(EAd)$ (shift) $\rightarrow$ $(EAd)$  |
| SHLR        |           | Performs a logical shift on the contents of a general register or location.  |
|             |           | The contents of a general register or a memory location can be 1, 2, 4, 8, or 16 bits. The contents of a general register can be any bits. In this case, the number of bits is specified by 5-bit im data or the lower 5 bits of the contents of a general register. |
| SHAL        | B/W/L     | $(EAd)$ (shift) $\rightarrow$ $(EAd)$  |
| SHAR        |           | Performs an arithmetic shift on the contents of a general registe  |

data, general registers, and memory.

Takes the one's complement of the contents of a general regist

Rotates the contents of a general register or a memory location

Rotates the contents of a general register or a memory location

 $\sim$  (EAd)  $\rightarrow$  (EAd)

memory location.

memory location.

1-bit or 2-bit shift is possible.

1-bit or 2-bit rotation is possible.

1-bit or 2-bit rotation is possible.

(EAd) (rotate)  $\rightarrow$  (EAd)

(EAd) (rotate)  $\rightarrow$  (EAd)

NOT

**ROTL** 

**ROTR** 

**ROTXL** 

**ROTXR** 

B/W/L

B/W/L

B/W/L

2cnics

carry bit.

REJ09

Rev.1.00 Sep. 08, 2005 Pa

|         |   | 3 3   |
|---------|---|---|
| BCLR/cc | В | if cc, $0 \rightarrow (\text{sbit-No.})$ of $\text{}$   |
|         |   | If the specified condition is satisfied, this instruction clears a specified a memory location to 0. The bit number can be specified by 3-immediate data, or by the lower three bits of a general register. T status can be specified as a condition. |
| BNOT    | В | $\sim$ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>  |
|         |   | Inverts a specified bit in the contents of a general register or a m location. The bit number is specified by 3-bit immediate data or the three bits of a general register.   |
| BTST    | В | $\sim$ ( <bit-no.> of <ead>) → Z</ead></bit-no.>  |
|         |   | Tests a specified bit in the contents of a general register or a me location and sets or clears the Z flag accordingly. The bit number specified by 3-bit immediate data or the lower three bits of a general register.                               |
| BAND    | В | $C \land (\text{sbit-No.} \Rightarrow \text{cos}) \rightarrow C$  |
|         |   | ANDs the carry flag with a specified bit in the contents of a gener   |

 $U \rightarrow (\langle U|U^{-1}VU. \rangle U) \langle \Box AU \rangle)$ 

lower three bits of a general register.

Clears a specified bit in the contents of a general register or a molecation to 0. The bit number is specified by 3-bit immediate data

register or a memory location and stores the result in the carry fla

ANDs the carry flag with the inverse of a specified bit in the contegeneral register or a memory location and stores the result in the flag. The bit number is specified by 3-bit immediate data.

bit number is specified by 3-bit immediate data.

 $C \wedge [\sim (<bit-No.> of <EAd>)] \rightarrow C$ 

 $C \lor (<bit-No.> of <EAd>) \rightarrow C$ 

ORs the carry flag with a specified bit in the contents of a general or a memory location and stores the result in the carry flag. The number is specified by 3-bit immediate data.

Rev.1.00 Sep. 08, 2005 Page 46 of 966

REJ09B0219-0100

В

В

**BIAND** 

**BOR** 

RENESAS

|      |   | data.  |
|------|---|--|
| BILD | В | $\sim$ ( <bit-no.> of <ead>) → C</ead></bit-no.>   |
|      |   | Transfers the inverse of a specified bit in the contents of a gene register or a memory location to the carry flag. The bit number is by 3-bit immediate data. |
| BST  | В | $C \rightarrow (\text{-bit-No} \text{ of } \text{-EAd})$   |
|      |   | Transfers the carry flag value to a specified bit in the contents of general register or a memory location. The bit number is specific immediate data.         |
| BSTZ | В | $Z \rightarrow (\text{-bit-No.> of } \text{-EAd>})$  |
|      |   | Transfers the zero flag value to a specified bit in the contents of  |

 $\sim C \rightarrow (<bit-No.> of <EAd>)$ 

specified by 3-bit immediate data.

 $(<bit-No.> of <EAd>) \rightarrow C$ 

BLD

**BIST** 

В

В

contents of a general register or a memory location and stores in the carry flag. The bit number is specified by 3-bit immediate

Transfers a specified bit in the contents of a general register or location to the carry flag. The bit number is specified by 3-bit im

memory location. The bit number is specified by 3-bit immediate

Transfers the inverse of the carry flag value to a specified bit in contents of a general register or a memory location. The bit nur

**Table 2.10 Branch Instructions** 

| Instruction | Size | Function   |
|-------------|------|--|
| BRA/BS      | В    | Tests a specified bit in memory location contents. If the specified  |
| BRA/BC      |      | condition is satisfied, execution branches to a specified address  |
| BSR/BS      | В    | Tests a specified bit in memory location contents. If the specified  |
| BSR/BC      |      | condition is satisfied, execution branches to a subroutine at a sp address.  |
| Bcc         | _    | Branches to a specified address if the specified condition is satisfied  |
| BRA/S       | _    | Branches unconditionally to a specified address after executing instruction. The next instruction should be a 1-word instruction e the block transfer and branch instructions. |
| JMP         | _    | Branches unconditionally to a specified address.   |
| BSR         | _    | Branches to a subroutine at a specified address.   |
| JSR         | _    | Branches to a subroutine at a specified address.   |
| RTS         | _    | Returns from a subroutine.   |
| RTS/L       | _    | Returns from a subroutine, restoring data from the stack to multi  |





|      |     | performed between them and memory. The upper 8 bits are val   |
|------|-----|---|
|      | L   | $Rs \rightarrow VBR, Rs \rightarrow SBR$  |
|      |     | Transfers the general register contents to VBR or SBR.  |
| STC  | B/W | $CCR \rightarrow (EAd), EXR \rightarrow (EAd)$  |
|      |     | Transfers the contents of CCR or EXR to a general register or r   |
|      |     | Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val |
|      | L   | $VBR \to Rd, SBR \to Rd$  |
|      |     | Transfers the contents of VBR or SBR to a general register.   |
| ANDC | В   | $CCR \land \#IMM \rightarrow CCR, EXR \land \#IMM \rightarrow EXR$  |

 $CCR \lor \#IMM \to CCR$ ,  $EXR \lor \#IMM \to EXR$ 

 $CCR \oplus \#IMM \rightarrow CCR$ ,  $EXR \oplus \#IMM \rightarrow EXR$ 

Only increments the program counter.

Although CCR and EXR are 8-bit registers, word-size transfers

Logically ANDs the CCR or EXR contents with immediate data.

Logically ORs the CCR or EXR contents with immediate data.

Logically exclusive-ORs the CCR or EXR contents with immedia

 $PC + 2 \rightarrow PC$ 


ORC

XORC

NOP

В

В



**Figure 2.14 Instruction Formats** 

#### Operation Field

Indicates the function of the instruction, and specifies the addressing mode and operar carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

#### Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension
  - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- Condition Field

Specifies the branch condition of Bcc instructions.

Rev.1.00 Sep. 08, 2005 Page 50 of 966 REJ09B0219-0100

RENESAS

| 6     | Absolute address                                | @aa:8/@aa:16/@aa:24/@aa:32          |
|-------|---|-------------------------------------|
| 7     | Immediate                                       | #xx:3/#xx:4/#xx:8/#xx:16/#xx:32     |
| 8     | Program-counter relative                        | @(d:8,PC)/@(d:16,PC)                |
| 9     | Program-counter relative with index register    | @(RnL.B,PC)/@(Rn.W,PC)/@(E          |
| 10    | Memory indirect                                 | @ @ aa:8                            |
| 11    | Extended memory indirect                        | @ @ vec:7                           |
| 2.8.1 | Register Direct—Rn                              |                                     |
|       | operand value is the contents of an 8-, 16-, or | 32-bit general register which is sp |
| The o |   |                                     |

ER0 to ER7 can be specified as 32-bit registers.

No. Addressing Mode

Register direct

Register indirect

Register indirect with displacement

Register indirect with post-increment

Register indirect with pre-decrement

Register indirect with pre-increment

Register indirect with post-decrement

Index register indirect with displacement

1

2

3

4

5



Syllibol

@ERn

@ERn+

@-ERn

@+ERn

@ERn-

@(d:2,ERn)/@(d:16,ERn)/@(d:32,E

@(d:16, RnL.B)/@(d:16,Rn.W)/@(d:

@(d:32, RnL.B)/@(d:32,Rn.W)/@(d:

Rn

The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used which displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or 6 operand is word data, or when the displacement is 4, 8, or 12 and the operand is longword

# 2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of following operation result and a 16- or 32-bit displacement: a specified bits of the content address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the incode and the 16-bit displacement is sign-extended when added to ERn. If the operand is the ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 of the content is sign-extended.

respectively.

The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is subtracted from the contents of an address reg (ERn). ERn is specified by the register field of the instruction code. After that, the operation is specified by the register field of the instruction code.

value is stored in the address register. The value subtracted is 1 for byte access, 2 for

• Register indirect with pre-increment—@+ERn

access, or 4 for longword access.

- The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is added to the contents of an address register (E
- operation result: the value 1, 2, or 4 is added to the contents of an address register (E is specified by the register field of the instruction code. After that, the operand value in the address register. The value added is 1 for byte access, 2 for word access, or 4 is

the remainder is stored in the address register. The value subtracted is 1 for byte acc

Register indirect with post-decrement—@ERn—
 The operand value is the contents of a memory location which is pointed to by the contents.

The operand value is the contents of a memory location which is pointed to by the coan address register (ERn). ERn is specified by the register field of the instruction coat the memory location is accessed, 1, 2, or 4 is subtracted from the address register co

word access, or 4 for longword access.

using this addressing mode, data to be written is the contents of the general register after calculating an effective address. If the same general register is specified in an instruction effective addresses are calculated, the contents of the general register after the first calcu-

Example 1:

MOV.W R0, @ER0+

longword access.

When ER0 before execution is H'12345678, H'567A is written at H'12345678.

an effective address is used in the second calculation of an effective address.

RENESAS

Rev.1.00 Sep. 08, 2005 Pa

There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 bit (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. If bit absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can adentire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

Normal

Table 2.13 Absolute Address Access Ranges

32 bits

(@aa:32)

| Address      |                     | Mode                | Mode                     | Mode           | Mode                            |
|--------------|---------------------|---------------------|--------------------------|----------------|---------------------------------|
| Data area    | 8 bits<br>(@aa:8)   | A consecutive       | e 256-byte area (th      | e upper addres | ss is set in SBI                |
|              | 16 bits<br>(@aa:16) | H'0000 to<br>H'FFFF | H'000000 to<br>H'007FFF, |                | 000 to H'0000<br>8000 to H'FFFF |
|              | 32 bits<br>(@aa:32) | _                   | H'FF8000 to<br>H'FFFFFF  | H'00000        | 000 to H'FFFF                   |
| Program area | 24 bits<br>(@aa:24) | _                   | H'000000 to<br>H'FFFFF   | H'00000        | 000 to H'00FF                   |

Middle

Advanced


H'00000000 to

H'00FFFFF

Maximu

H'00000

**H'FFFF** 



**Absolute** 



manipulation instructions contain 3-bit immediate data in the instruction code, for specinumber. The BFLD and BFST instructions contain 8-bit immediate data in the instruction for specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the incode, for specifying a vector address.

#### 2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit at the PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 word -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The revalue should be an even number. In advanced mode, only the lower 24 bits of this branch are valid; the upper 8 bits are all assumed to be 0 (H'00).

# 2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.Vor @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC contents of an address register specified by the register field in the instruction code (Rnl ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement the address of the first byte of the next instruction. In advanced mode, only the lower 24

this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector at vector address of an exception handling other than a reset or a CPU address error can be by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing




Figure 2.15 Branch Address Specification in Memory Indirect Mode

REJ09B0219-0100



advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

#### 2.8.12 **Effective Address Calculation**


Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing me lower bits of the effective address are valid and the upper bits are ignored (zero extende extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:

- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-ex the transfer and operation instructions.
  - The lower 24 bits of the effective address are valid and the upper eight bits are zerofor the branch instructions.




Rev.1.00 Sep. 08, 2005 Pa



Rev.1.00 Sep. 08, 2005 Page 58 of 966

REJ09B0219-0100





### 2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2of table 2.14.
- 2. Next, the effective address is calculated using the obtained data as the index by the a mode shown in item 5 of table 2.14. The obtained data is used instead of the general The result is stored in a general register. For details, see H8SX Family Software Man



Rev.1.00 Sep. 08, 2005 Pa

Rev.1.00 Sep. 08, 2005 Page 60 of 966 REJ09B0219-0100



| 4       | 1         | 0      | 0                | On-chip ROM   | Disabled    | 16 bi   |
|---------|-----------|--------|------------------|---|-------------|---------|
| 5       | 1         | 0      | 1                | disabled extended mode  | Disabled    | 8 bits  |
| 6       | 1         | 1      | 0                | On-chip ROM enabled extended mode   | Enabled     | 8 bits  |
| 7       | 1 1 1     |        | Single-chip mode | Enabled   | 8 bits      |         |
|         |           |        |                  | s the CPU operating mode and a 16-Mb widths are eight or 16 bits. As the LS | •           |         |
|         |           |        |                  |   |             |         |
| externa | ii extend | ea mod | de, on-chi       | ROM initiation mode, or single-chip in                                      | nitiation m | iode ca |

M<sub>D</sub>0

0

Mode

Advanced

**Space** 

Mode

16 Mbytes Boot mode

ROM

Enabled

Defa

8 bits

Mode

selected.

2

MD<sub>2</sub>

0

MD1

1

Mode 2 is the boot mode in which the flash memory can be programmed and erased. Fo on the boot mode, see section 20, Flash Memory (0.18-μm F-ZTAT Version).

cannot be accessed in the initial state, but setting the EXPE bit in the system control reg (SYSCR) to 1 enables to use the external address space. After the external address space enabled, ports D, E, and F can be used as an address output bus and ports H and I as a d specifying the data direction register (DDR) for each port.

Modes 4 to 6 are external extended modes, in which the external memory and devices c accessed. In the external extended modes, the external address space can be designated 16-bit address space for each area by the bus controller after starting program execution

Mode 7 is a single-chip initiation mode. In the initial state, all areas are designated to 8space and all I/O ports can be used as general input/output ports. The external address s

If 16-bit address space is designated for any one area, it is called the 16-bit bus widths n bit address space is designated for all areas, it is called the 8-bit bus width mode.



| WID2 to WID0 are fatefied. | 11113 | rater 13 | canceicu | Uy | a resci |
|----------------------------|-------|----------|----------|----|---------|
|                            |       |          |          |    |         |

R

| Bit           | 15 | 14 | 13 | 12 | 11         | 10         | 9          |   |
|---------------|----|----|----|----|------------|------------|------------|---|
| Bit Name      | _  | _  | _  | _  | MDS3       | MDS2       | MDS1       |   |
| Initial Value | 0  | 1  | 0  | 1  | Undefined* | Undefined* | Undefined* | U |
| R/W           | R  | R  | R  | R  | R          | R          | R          |   |
| Bit           | 7  | 6  | 5  | 4  | 3          | 2          | 1          |   |
| Bit Name      |    | _  | _  | _  | _          | _          | _          |   |
| Initial Value | 0  | 1  | 0  | 1  | Undefined* | Undefined* | Undefined* | U |

R

R

R

R

R

R Note: \* Determined by pins MD2 to MD0.

R/W

| Bit | Bit Name | Initial Value | R/W | Descriptions   |
|-----|----------|---------------|-----|--|
| 15  | _        | 0             | R   | Reserved   |
| 14  | _        | 1             | R   | These are read-only bits and cannot be modi  |
| 13  | _        | 0             | R   |  |
| 12  | _        | 1             | R   |  |
| 11  | MDS3     | Undefined*    | R   | Mode Select 3 to 0   |
| 10  | MDS2     | Undefined*    | R   | These bits indicate the operating mode select  |
| 9   | MDS1     | Undefined*    | R   | the mode pins (MD2 to MD0) (see table 3.2).  |
| 8   | MDS0     | Undefined*    | R   | When MDCR is read, the signal levels input of MD2 to MD0 are latched into these bits. The latches are released by a reset. |



Note. Determined by pind MDZ to MD0

Table 3.2 Settings of Bits MDS3 to MDS0

| MCU Operating | Mode Pins |     |     | MDCR |      |      |
|---------------|-----------|-----|-----|------|------|------|
| Mode          | MD2       | MD1 | MD0 | MDS3 | MDS2 | MDS1 |
| 2             | 0         | 1   | 0   | 1    | 1    | 0    |
| 4             | 1         | 0   | 0   | 0    | 0    | 1    |
| 5             | 1         | 0   | 1   | 0    | 0    | 0    |
| 6             | 1         | 1   | 0   | 0    | 1    | 0    |
| 7             | 1         | 1   | 1   | 0    | 1    | 0    |



Rev.1.00 Sep. 08, 2005 Pa

| R/W   | R/W                 | R/W              | R/W           | R/W                      | R/W                        | R/W          | R/W   |
|-------|---------------------|------------------|---------------|--------------------------|----------------------------|--------------|---|
| Note: | * The initial value | depends on th    | ne startup mo | ode.                     |                            |              |   |
| Bit   | Bit Name            | Initial<br>Value | R/W           | Descriptio               | ons                        |              |   |
| 15    |                     | 1                | R/W           | Reserved                 |                            |              |   |
| 14    | _                   | 1                | R/W           | These bits always be     | •                          | read as 1.   | . The write val   |
| 13    | MACS                | 0                | R/W           | MAC Satur                | ration Oper                | ation Cont   | rol   |
|       |                     |                  |               | Selects eith operation f |                            | •            | on or non-satu<br>n.                                    |
|       |                     |                  |               | 0: MAC ins               | struction is               | non-satura   | tion operation  |
|       |                     |                  |               | 1: MAC ins               | struction is               | saturation ( | operation   |
| 12    | _                   | 1                | R/W           | Reserved                 |                            |              |   |
|       |                     |                  |               | This bit is a always be  | -                          | d as 1. The  | write value sh  |
| 11    | FETCHMD             | 0                | R/W           | Instruction              | Fetch Mod                  | e Select     |   |
|       |                     |                  |               | 32 bits. Se              | lect the bus<br>on the use | s width for  | tion in units of<br>instruction feto<br>for the storage |

DTCMD

Rev.1.00 Sep. 08, 2005 Page 64 of 966 REJ09B0219-0100

Bit Name

Initial Value

0

0

0

0

0

0



0: 32-bit mode 1: 16-bit mode

|        |       |       |     | when writing 0 to this bit after reading EXPE external bus cycle should not be executed.  |
|--------|-------|-------|-----|---|
|        |       |       |     | The external bus cycle may be carried out in with the internal bus cycle depending on the sthe write data buffer function.        |
|        |       |       |     | 0: External bus disabled  |
|        |       |       |     | 1: External bus enabled   |
| 8      | RAME  | 1     | R/W | RAM Enable  |
|        |       |       |     | Enables or disables the on-chip RAM. This bi initialized when the reset state is released. Do 0 during access to the on-chip RAM. |
|        |       |       |     | 0: On-chip RAM disabled   |
|        |       |       |     | 1: On-chip RAM enabled  |
| 7 to 2 | _     | All 0 | R/W | Reserved  |
|        |       |       |     | These bits are always read as 0. The write valueys be 0.  |
| 1      | DTCMD | 1     | R/W | DTC Mode Select   |
|        |       |       |     | Selects DTC operating mode.   |
|        |       |       |     |   |

|        |   | This bit is always read as 1. The write value s always be 1.              |
|--------|---|---|
| Votes: | 1 | For details on instruction fetch mode, see section 2.3. Instruction Fetch |

R/W

2. The initial value depends on the LSI initiation mode.

Reserved

1



0: DTC is in full-address mode 1: DTC is in short address mode

Rev.1.00 Sep. 08, 2005 Pa

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all at Ports D, E, and F function as an address bus, ports H and I function as a data bus, and par ports A and B function as bus control signals. However, if all areas are designated as an 8 access space by the bus controller, the bus mode switches to eight bits, and only port H fu as a data bus.

#### 3.3.3 Mode 5

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all Ports D, E, and F function as an address bus, port H functions as a data bus, and parts of and B function as bus control signals. However, if any area is designated as a 16-bit acce by the bus controller, the bus width mode switches to 16 bits, and ports H and I function bus.

Rev.1.00 Sep. 08, 2005 Page 66 of 966

#### 3.3.5 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, ar chip ROM is enabled.

In the initial state, all areas are designated to 8-bit access space and all I/O ports can be general input/output ports. The external address space cannot be accessed in the initial s setting the EXPE bit in the system control register (SYSCR) to 1 enables the external adspace. After the external address space is enabled, ports D, E, and F can be used as an accouput bus and ports H and I as a data bus by specifying the data direction register (DDF port. For details, see section 9, I/O Ports.



Rev.1.00 Sep. 08, 2005 Pa

| Po  | rt I                      | P*/D       | P/D* | P*/D |
|-----|---------------------------|------------|------|------|
| [Le | gend]                     |            |      |      |
| P:  | I/O port                  |            |      |      |
| A:  | Address bus output        |            |      |      |
| D:  | Data bus input/output     |            |      |      |
| C:  | Control signals, clock in | put/output |      |      |
| *:  | Immediately after a rese  | et         |      |      |
|     |                           |            |      |      |
|     |                           |            |      |      |

P\*/C

P\*/C

P\*/A

P\*/A

P\*/A

P\*/A

P\*/D

P\*/C

P\*/C

Α

Α

Α

D

P\*/A

P"/C

P\*/C

Α

Α

Α

D

P\*/A

P\*/C

P\*/C

P\*/A

P\*/A

P\*/A

P\*/A

P\*/D

D

P\*\*/

P\*/

P\*/

P\*/

P\*/

P\*/

P\*/

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 68 of 966

POILD

Port D

Port E

Port F

Port H


703 10 701

PF3 to PF0

PF7 to PF4

PB0

RENESAS



Notes: 1. This area is specified as the external address space when EXPE = 1 and the reserved area when E

2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit to 0.


3. Do not access the reserved areas.

4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.1 Address Map (1) in each Operating Mode of H8SX/1653

RENESAS

Rev.1.00 Sep. 08, 2005 Pa



| )                    | ^  |                      | ^   |
|----------------------|--|----------------------|---|
| H'FD9000             | Access prohibited area                         | H'FD9000             | Access prohibited area                      |
| H'FDC000             | External address space/<br>reserved area*1, *3 | H'FDC000             | External address space                      |
| H'FF0000             | Access prohibited area                         | H'FF0000             | Access prohibited area                      |
| H'FF2000             | On-chip RAM* <sup>2</sup>                      | H'FF2000             | On-chip RAM/<br>external address<br>space*4 |
| H'FFC000             | External address space/<br>reserved area*1, *3 | H'FFC000             | External address space                      |
| H'FFEA00             | On-chip I/O registers                          | H'FFEA00             | On-chip I/O registers                       |
| H'FFFF00             | External address space/<br>reserved area*1, *3 | H'FFFF00             | External address space                      |
| H'FFFF20<br>H'FFFFFF | On-chip I/O registers                          | H'FFFF20<br>H'FFFFFF | On-chip I/O registers                       |

Notes: 1. This area is specified as the external address space when EXPE = 1 and the reserved area when E

- 2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit to 0.
- 3. Do not access the reserved areas.
- This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.2 Address Map (1) in each Operating Mode of H8SX/1654



Rev.1.00 Sep. 08, 2005 Pa

BF.IC




Figure 3.2 Address Map (2) in each Operating Mode of H8SX/1654

Rev.1.00 Sep. 08, 2005 Page 72 of 966

**Exception Types and Priority Table 4.1** 

**Exception Type** 

Reset

**Priority** 

High

|     |                     | •   |
|-----|---------------------|---|
|     | Illegal instruction | Exception handling starts when an undefined code executed.  |
|     | Trace*1             | Exception handling starts after execution of the cuinstruction or exception handling, if the trace (T) b is set to 1. |
|     | Address error       | After an address error has occurred, exception ha starts on completion of instruction execution.                      |
|     | Interrupt           | Exception handling starts after execution of the cuinstruction or exception handling, if an interrupt re occurred.*2  |
| Low | Trap instruction*3  | Exception handling starts by execution of a trap in (TRAPA).  |

pin is low.

**Exception Handling Start Timing** 

Exception handling starts at the timing of level cha low to high on the RES pin, or when the watchdog overflows. The CPU enters the reset state when t

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction.

- 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests are accepted at all times in prog execution state.



Rev.1.00 Sep. 08, 2005 Pa

| Vector | Table A | Address | Offse  |
|--------|---------|---------|--------|
|        |         | Advan   | ced, I |

| <b>Exception Source</b> |                  | <b>Vector Number</b> | Normal Mode*2    | Maximum* <sup>2</sup> |
|-------------------------|------------------|----------------------|------------------|-----------------------|
| Reset                   |                  | 0                    | H'0000 to H'0001 | H'0000 to H'0         |
| Reserved for syst       | em use           | 1                    | H'0002 to H'0003 | H'0004 to H'          |
|                         |                  | 2                    | H'0004 to H'0005 | H'0008 to H'0         |
|                         |                  | 3                    | H'0006 to H'0007 | H'000C to H'          |
| Illegal instruction     |                  | 4                    | H'0008 to H'0009 | H'0010 to H'0         |
| Trace                   |                  | 5                    | H'000A to H'000B | H'0014 to H'0         |
| Reserved for syst       | em use           | 6                    | H'000C to H'000D | H'0018 to H'0         |
| Interrupt (NMI)         |                  | 7                    | H'000E to H'000F | H'001C to H'          |
| Trap instruction        | (#0)             | 8                    | H'0010 to H'0011 | H'0020 to H'0         |
|                         | (#1)             | 9                    | H'0012 to H'0013 | H'0024 to H'0         |
|                         | (#2)             | 10                   | H'0014 to H'0015 | H'0028 to H'0         |
|                         | (#3)             | 11                   | H'0016 to H'0017 | H'002C to H'          |
| CPU address erro        | or               | 12                   | H'0018 to H'0019 | H'0030 to H'0         |
| DMA address erro        | or* <sup>3</sup> | 13                   | H'001A to H'001B | H'0034 to H'          |
| Reserved for system use |                  | 14                   | H'001C to H'001D | H'0038 to H'0         |
|                         |                  | 17                   | H'0022 to H'0023 | H'0044 to H'          |
| Sleep interrupt         |                  | 18                   | H'0024 to H'0025 | H'0048 to H'0         |

Rev.1.00 Sep. 08, 2005 Page 74 of 966 REJ09B0219-0100



| ī                            | RQ5        | 69         | H'008A to H'008B |
|------------------------------|------------|------------|------------------|
| ī                            | RQ6        | 70         | H'008C to H'008D |
| <u> </u>                     | RQ7        | 71         | H'008E to H'008F |
| Ī                            | RQ8        | 72         | H'0090 to H'0091 |
| <u> </u>                     | RQ9        | 73         | H'0092 to H'0093 |
| <u> </u>                     | RQ10       | 74         | H'0094 to H'0095 |
| ī                            | RQ11       | 75         | H'0096 to H'0097 |
| Reserved for system          | n use      | 76<br>     | H'0098 to H'0099 |
|                              |            | 79         | H'009E to H'009F |
| Internal interrupt*4         |            | 80<br>     | H'00A0 to H'00A1 |
|                              |            | 255        | H'01FE to H'01FF |
| Notes: 1. Lower 16           | bits of th | e address. | _                |
| <ol><li>Not availa</li></ol> | able in th | is LSI.    |                  |

IRQ2

IRQ3

IRQ4

66

67

68

Vector Table.

H'0084 to H'0085

H'0086 to H'0087

H'0088 to H'0089

H'0124 to F

H'0128 to F H'012C to F H'0130 to F

H'0108 to H

H'010C to F

H'0110 to H

H'0114 to H

H'0118 to H

H'011C to F

H'0120 to H

H'013C to H H'0140 to H

H'03FC to I



RENESAS

4. For details of internal interrupt vectors, see section 5.5, Interrupt Exception H

3. A DMA address error is generated by the DTC and DMAC.

A reset has priority over any other exception. When the  $\overline{RES}$  pin goes low, all processing this LSI enters the reset state. To ensure that this LSI is reset, hold the  $\overline{RES}$  pin low for at ms with  $\overline{\text{the STBY}}$  pin driven high when the power is turned on. When operation is in pro

The chip can also be reset by overflow of the watchdog timer. For details, see section 13, Watchdog Timer (WDT).

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral The interrupt control mode is 0 immediately after a reset.

#### 4.3.1 Reset Exception Handling

hold the RES pin low for at least 20 cycles.

When the RES pin goes high after being held low for the necessary time, this LSI starts reception handling as follows:

- The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 4.1 and 4.2 show examples of the reset sequence.



respectively, and all modules except the DTC and DMAC enter module stop mode.

Consequently, on-chip peripheral module registers cannot be read or written to. Register and writing is enabled when module stop mode is canceled.




Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)






Figure 4.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev.1.00 Sep. 08, 2005 Page 78 of 966 REJ09B0219-0100



handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 4.4 Status of CCR and EXR after Trace Exception Handling

|                        |         | CCR                 |                | EXR |
|------------------------|---------|---------------------|----------------|-----|
| Interrupt Control Mode | I       | UI                  | 12 to 10       | Т   |
| 0                      | Trace e | xception handling o | annot be used. |     |
| 2                      | 1       | _                   | _              | 0   |
| [Lacasa I]             |         |                     |                |     |

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- —: Retains the previous value.



Rev.1.00 Sep. 08, 2005 Pa

|                         |                                | peripheral module space*1   |        |
|-------------------------|--------------------------------|---|--------|
|                         |                                | Fetches instructions from on-chip peripheral module space*1                       | Occurs |
|                         |                                | Fetches instructions from external memory space in single-chip mode               | Occurs |
|                         |                                | Fetches instructions from access prohibited area.*2                               | Occurs |
| Stack operation         | CPU                            | Accesses stack when the stack pointer value is even address                       | No (no |
|                         |                                | Accesses stack when the stack pointer value is odd                                | Occurs |
| Data read/write         | CPU                            | Accesses word data from even addresses  | No (no |
|                         |                                | Accesses word data from odd addresses   | No (no |
|                         |                                | Accesses external memory space in single-chip mode                                | Occurs |
|                         |                                | Accesses to access prohibited area*2  | Occurs |
| Data read/write         | DTC or DMAC                    | Accesses word data from even addresses  | No (no |
|                         |                                | Accesses word data from odd addresses   | No (no |
|                         |                                | Accesses external memory space in single-chip mode                                | Occurs |
|                         |                                | Accesses to access prohibited area*2  | Occurs |
| Single address transfer | DMAC                           | Address access space is the external memory space for single address transfer     | No (no |
|                         |                                | Address access space is not the external memory space for single address transfer | Occurs |
| Notes: 1. For           | on-chip periphe                | eral module space, see section 6, Bus Controller (BS                              | iC).   |
|                         | the access prohion 3.4, Addres | hibited area, refer to figure 3.1, Address Map (Advan<br>ss Map.                  | ced M  |



Fetches instructions from even addresses

Fetches instructions from odd addresses

Fetches instructions from areas other than on-chip

No (no

Occurs

No (no

Instruction fetch CPU

program execution starts from that address.

Even though an address error occurs during a transition to an address error exception ha address error is not accepted. This prevents an address error from occurring due to stack exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occur stacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC and DMAC.

- The ERR bit of DTCCR in the DTC is set to 1.
- The ERRF bit of DMDR\_0 in the DMAC is set to 1.
- The DTE bits of DMDRs for all channels in the DMAC are cleared to 0 to forcibly t

Table 4.6 shows the state of CCR and EXR after execution of the address error exception handling.

**Table 4.6** Status of CCR and EXR after Address Error Exception Handling

|                        |   | CCR |   | EXF |
|------------------------|---|-----|---|-----|
| Interrupt Control Mode | I | UI  | Т | l2  |
| 0                      | 1 | _   | _ | _   |
| 2                      | 1 | _   | 0 | 7   |
| [Legend]               | • |     |   |     |

1: Set to 1

transfer.

- 0: Cleared to 0
- Retains the previous value.



Rev.1.00 Sep. 08, 2005 Pa

| Sleep interrupt      | SLEEP instruction 1                     |    |  |  |
|----------------------|---|----|--|--|
| IRQ0 to IRQ11        | Pins IRQ0 to IRQ11 (external input)     | 12 |  |  |
| On-chip              | DMA controller (DMAC)                   | 8  |  |  |
| peripheral<br>module | Watchdog timer (WDT)                    | 1  |  |  |
| modulo               | A/D converter                           | 1  |  |  |
|                      | 16-bit timer pulse unit (TPU)           | 26 |  |  |
|                      | 8-bit timer (TMR)                       | 16 |  |  |
|                      | Serial communications interface (SCI)   | 24 |  |  |
|                      | I <sup>2</sup> C bus interface 2 (IIC2) | 2  |  |  |
|                      | USB function module (USB)               | 5  |  |  |

Different vector numbers and vector table offsets are assigned to different interrupt source vector number and vector table offset, refer to table 5.2, Interrupt Sources, Vector Address Offsets, and Interrupt Priority in section 5, Interrupt Controller.

Rev.1.00 Sep. 08, 2005 Page 82 of 966

3. An exception handling vector table address corresponding to the interrupt source is a the start address of the exception service routine is loaded from the vector table to Poprogram execution starts from that address.

## 4.7 Instruction Exception Handling

There are two instructions that cause exception handling: trap instruction and illegal ins

#### 4.7.1 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap exception handling can be executed at all times in the program execution state. The trap instruction exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- An exception handling vector table address corresponding to the vector number spec the TRAPA instruction is generated, the start address of the exception service routin from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to

specified in the instruction code.

Table 4.8 shows the state of CCR and EXR after execution of trap instruction exception



#### **4.7.2** Exception Handling by Illegal Instruction

handling by the general illegal instruction starts when an undefined code is executed. The exception handling by the slot illegal instruction starts when a particular instruction (e.g. length is two words or more, or it changes the PC contents) at a delay slot (immediately a delayed branch instruction) is executed. The exception handling by the general illegal instant slot illegal instruction is always executable in the program execution state.

The illegal instructions are general illegal instructions and slot illegal instructions. The experience of the control of the

The exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- An exception handling vector table address corresponding to the occurred exception i
  generated, the start address of the exception service routine is loaded from the vector
  PC, and program execution starts from that address.

Table 4.9 shows the state of CCR and EXR after execution of illegal instruction exceptio handling.

Rev.1.00 Sep. 08, 2005 Page 84 of 966

REJ09B0219-0100



## 4.8 Stack Status after Exception Handling

Figure 4.3 shows the stack after completion of exception handling.




Figure 4.3 Stack Status after Exception Handling

RENESAS

Rev.1.00 Sep. 08, 2005 Pa

```
POP.W Rn (or MOV.W @SP+, Rn)
POP.L ERn (or MOV.L @SP+, ERn)
```

Performing stack manipulation while SP is set to an odd value leads to an address error. I shows an example of operation when the SP value is odd.




Figure 4.4 Operation when SP Value Is Odd

Rev.1.00 Sep. 08, 2005 Page 86 of 966

REJ09B0219-0100 **₹ENES∆S** 

interrupts except for the interrupt requests fisted below. The following seven interrupt are given priority of 8, therefore they are accepted at all times. - NMI

- Illegal instructions
- Trace
- Trap instructions
- CPU address error
- DMA address error (occurred in the DTC and DMAC)
- Sleep interrupt
- Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessary source to be identified in the interrupt handling routine.

• Thirteen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall detection can be selected for NMI. Falling edge, rising edge, or both edge detection,

DTC and DMAC control

sensing, can be selected for  $\overline{IRQ11}$  to  $\overline{IRQ0}$ .

- DTC and DMAC can be activated by means of interrupts.
- CPU priority control function

The priority levels can be assigned to the CPU, DTC, and DMAC. The priority level CPU can be automatically assigned on an exception generation. Priority can be given CPU interrupt exception handling over that of the DTC and DMAC transfer.




Figure 5.1 Block Diagram of Interrupt Controller

Rev.1.00 Sep. 08, 2005 Page 88 of 966 REJ09B0219-0100

RENESAS

independently selected.

## 5.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to C, E to I, K, L, Q, and R (IPRA to IPRC, IPRE to IPRI, IPRK, IPRL, IPRQ, and IPRR)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)



Rev.1.00 Sep. 08, 2005 Pa

| 5 | INTM1 | 0 | R/W | Interrupt Control Select Mode 1 and 0   |
|---|-------|---|-----|---|
| 4 | INTM0 | 0 | R/W | These bits select either of two interrupt control r the interrupt controller. |
|   |       |   |     | 00: Interrupt control mode 0  |
|   |       |   |     | Interrupts are controlled by I bit in CCR.                                    |
|   |       |   |     | 01: Setting prohibited.   |
|   |       |   |     | 10: Interrupt control mode 2  |
|   |       |   |     | Interrupts are controlled by bits I2 to I0 in EXIPR.                          |
|   |       |   |     | 11: Setting prohibited.   |
| 3 | NMIEG | 0 | R/W | NMI Edge Select   |
|   |       |   |     | Selects the input edge for the NMI pin.                                       |
|   |       |   |     | 0: Interrupt request generated at falling edge of                             |
|   |       |   |     |   |

Reserved

Description

These are read-only bits and cannot be modified

1: Interrupt request generated at rising edge of N

These are read-only bits and cannot be modified

Reserved

REJ09B0219-0100

2 to 0

Bit

7

6

Bit Name

value

0

0

K/W

R

R

R

All 0

Rev.1.00 Sep. 08, 2005 Page 90 of 966

RENESAS

Note: \* When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be mo

|     |          | Initial |     |   |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value   | R/W | Description   |
| 7   | CPUPCE   | 0       | R/W | CPU Priority Control Enable   |
|     |          |         |     | Controls the CPU priority control function. Setting to 1 enables the CPU priority control over the DDMAC.   |
|     |          |         |     | 0: CPU always has the lowest priority   |
|     |          |         |     | 1: CPU priority control enabled   |
| 6   | DTCP2    | 0       | R/W | DTC Priority Level 2 to 0   |
| 5   | DTCP1    | 0       | R/W | These bits set the DTC priority level.  |
| 4   | DTCP0    | 0       | R/W | 000: Priority level 0 (lowest)  |
|     |          |         |     | 001: Priority level 1   |
|     |          |         |     | 010: Priority level 2   |
|     |          |         |     | 011: Priority level 3   |
|     |          |         |     | 100: Priority level 4   |
|     |          |         |     | 101: Priority level 5   |
|     |          |         |     | 110: Priority level 6   |
|     |          |         |     | 111: Priority level 7 (highest)   |
| 3   | IPSETE   | 0       | R/W | Interrupt Priority Set Enable   |
|     |          |         |     | Controls the function which automatically assign interrupt priority level of the CPU. Setting this be automatically sets bits CPUP2 to CPUP0 by the |

to CPUP0

REJ09

interrupt mask bit (I bit in CCR or bits I2 to I0 in 0: Bits CPUP2 to CPUP0 are not updated autor 1: The interrupt mask bit value is reflected in bi

| 011: Priority level 3           |  |
|---------------------------------|--|
| 100: Priority level 4           |  |
| 101: Priority level 5           |  |
| 110: Priority level 6           |  |
| 111: Priority level 7 (highest) |  |

Note: \* When the IPSETE bit is set to 1, the CPU priority is automatically updated, so cannot be modified.

# 5.3.3 Interrupt Priority Registers A to C, E to I, K, L, Q, and R (IPRA to IPRC, IPRE to IPRI, IPRK, IPRL, IPRQ, and IPRR)

IPR sets priory (levels 7 to 0) for interrupts other than NMI and sleep interrupt.

the interrupt sources and the IPR settings, see table 5.2.

Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence

| Bit           | 15 | 14    | 13    | 12    | 11 | 10    | 9    |  |
|---------------|----|-------|-------|-------|----|-------|------|--|
| Bit Name      | _  | IPR14 | IPR13 | IPR12 | _  | IPR10 | IPR9 |  |
| Initial Value | 0  | 1     | 1     | 1     | 0  | 1     | 1    |  |
| R/W           | R  | R/W   | R/W   | R/W   | R  | R/W   | R/W  |  |
| Bit           | 7  | 6     | 5     | 4     | 3  | 2     | 1    |  |
| Bit Name      | _  | IPR6  | IPR5  | IPR4  | _  | IPR2  | IPR1 |  |
| Initial Value | 0  | 1     | 1     | 1     | 0  | 1     | 1    |  |
| R/W           | R  | R/W   | R/W   | R/W   | R  | R/W   | R/W  |  |

Rev.1.00 Sep. 08, 2005 Page 92 of 966

REJ09B0219-0100



|    |       |   |     | 110: Priority level 6                              |
|----|-------|---|-----|--|
|    |       |   |     | 111: Priority level 7 (highest)                    |
| 11 | _     | 0 | R   | Reserved   |
|    |       |   |     | This is a read-only bit and cannot be modified.    |
| 10 | IPR10 | 1 | R/W | Sets the priority level of the corresponding inter |
| 9  | IPR9  | 1 | R/W | source.  |
| 8  | IPR8  | 1 | R/W | 000: Priority level 0 (lowest)                     |
|    |       |   |     | 001: Priority level 1                              |
|    |       |   |     | 010: Priority level 2                              |
|    |       |   |     | 011: Priority level 3                              |
|    |       |   |     | 100: Priority level 4                              |
|    |       |   |     | 101: Priority level 5                              |
|    |       |   |     | 110: Priority level 6                              |
|    |       |   |     | 111: Priority level 7 (highest)                    |

Reserved

7

0

R

100: Priority level 4 101: Priority level 5

This is a read-only bit and cannot be modified.

|   |      |   |     | 111: Priority level 7 (highest)                     |
|---|------|---|-----|---|
| 3 | _    | 0 | R   | Reserved  |
|   |      |   |     | This is a read-only bit and cannot be modified.     |
| 2 | IPR2 | 1 | R/W | Sets the priority level of the corresponding interr |
| 1 | IPR1 | 1 | R/W | source.   |
| 0 | IPR0 | 1 | R/W | 000: Priority level 0 (lowest)                      |
|   |      |   |     | 001: Priority level 1                               |
|   |      |   |     | 010: Priority level 2                               |
|   |      |   |     | 011: Priority level 3                               |
|   |      |   |     | 100: Priority level 4                               |
|   |      |   |     | 101: Priority level 5                               |
|   |      |   |     | 110: Priority level 6                               |
|   |      |   |     | 111: Priority level 7 (highest)                     |

110: Priority level 6

Rev.1.00 Sep. 08, 2005 Page 94 of 966 REJ09B0219-0100

RENESAS

| Bit      | Bit Name | Value | R/W | Description   |
|----------|----------|-------|-----|---|
| 15 to 12 | _        | All 0 | R/W | Reserved  |
|          |          |       |     | These bits are always read as 0. The write value always be 0. |
| 11       | IRQ11E   | 0     | R/W | IRQ11 Enable  |
|          |          |       |     | The IRQ11 interrupt request is enabled when 1.                |
| 10       | IRQ10E   | 0     | R/W | IRQ10 Enable  |
|          |          |       |     | The IRQ10 interrupt request is enabled when 1.                |
| 9        | IRQ9E    | 0     | R/W | IRQ9 Enable   |
|          |          |       |     | The IRQ9 interrupt request is enabled when                    |
| 8        | IRQ8E    | 0     | R/W | IRQ8 Enable   |

R/W

R/W

R/W

0

R/W

Initial Value R/W

7

6

5

IRQ7E

IRQ6E

IRQ5E

0

0

0

0

R/W

Initial

0

R/W

0

R/W

0

R/W

0

R/W

The IRQ8 interrupt request is enabled when t

The IRQ7 interrupt request is enabled when t

The IRQ6 interrupt request is enabled when t

The IRQ5 interrupt request is enabled when t

Rev.1.00 Sep. 08, 2005 Pa

REJ09

0

R/W

IRQ7 Enable

IRQ6 Enable

IRQ5 Enable

| 0 | IRQ0E | 0 | R/W | IRQ0 Enable                                   |
|---|-------|---|-----|---|
|   |       |   |     | The IRQ0 interrupt request is enabled when th |
|   |       |   |     |   |

### 5.3.5 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

ISCRH and ISCRL select the source that generates an interrupt request on pins  $\overline{IRQ11}$  to

Upon changing the setting of ISCR, IRQnF (n = 0 to 11) in ISR is often set to 1 accidenta through an internal operation. In this case, an interrupt exception handling is executed if a interrupt request is enabled. In order to prevent such an accidental interrupt from occurring setting of ISCR should be changed while the IRQn interrupt is disabled, and then the IRQ ISR should be cleared to 0.

### ISCRH

| Bit           | 15      | 14      | 13      | 12      | 11     | 10     | 9      |    |
|---------------|---------|---------|---------|---------|--------|--------|--------|----|
| Bit Name      | _       | _       | _       | _       | _      | _      | _      |    |
| Initial Value | 0       | 0       | 0       | 0       | 0      | 0      | 0      |    |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    | R/W    |    |
| Bit           | 7       | 6       | 5       | 4       | 3      | 2      | 1      |    |
| Bit Name      | IRQ11SR | IRQ11SF | IRQ10SR | IRQ10SF | IRQ9SR | IRQ9SF | IRQ8SR | IF |
| Initial Value | 0       | 0       | 0       | 0       | 0      | 0      | 0      |    |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    | R/W    |    |

Rev.1.00 Sep. 08, 2005 Page 96 of 966

REJ09B0219-0100



## • ISCRH

| Bit     | Bit Name | Initial<br>Value | R/W | Description  |
|---------|----------|------------------|-----|--|
| 15 to 8 | _        | All 0            | R/W | Reserved   |
|         |          |                  |     | These bits are always read as 0. The write valuays be 0.                       |
| 7       | IRQ11SR  | 0                | R/W | IRQ11 Sense Control Rise   |
| 6       | IRQ11SF  | 0                | R/W | IRQ11 Sense Control Fall   |
|         |          |                  |     | 00: Interrupt request generated by low level of                                |
|         |          |                  |     | 01: Interrupt request generated at falling edg                                 |
|         |          |                  |     | 10: Interrupt request generated at rising edge                                 |
|         |          |                  |     | <ol> <li>Interrupt request generated at both falling edges of IRQ11</li> </ol> |
| 5       | IRQ10SR  | 0                | R/W | IRQ10 Sense Control Rise   |
| 4       | IRQ10SF  | 0                | R/W | IRQ10 Sense Control Fall   |
|         |          |                  |     | 00: Interrupt request generated by low level of                                |
|         |          |                  |     | 01: Interrupt request generated at falling edg                                 |
|         |          |                  |     | 10: Interrupt request generated at rising edge                                 |
|         |          |                  |     | <ol> <li>Interrupt request generated at both falling edges of IRQ10</li> </ol> |
|         |          |                  |     |  |

|       | (       | 01: Interrupt request generated at falling edge   |
|-------|---------|---|
|       |         | 10: Interrupt request generated at rising edge    |
|       |         | 11: Interrupt request generated at both falling a |
|       |         | edges of IRQ8                                     |
|       |         |   |
| ISCRL |         |   |
|       | Initial |   |
|       |         |   |

Description

IRQ7 Sense Control Rise

IRQ7 Sense Control Fall

ingo serise corillor rail

00: Interrupt request generated by low level of

R/W

R/W

R/W

R/W

Bit

15

14

0

**IRQ8SF** 

**Bit Name** 

IRQ7SR

IRQ7SF

0

Value

0

0

|    |        |   |     | 00: Interrupt request generated by low level of $\overline{\text{IF}}$ |
|----|--------|---|-----|--|
|    |        |   |     | 01: Interrupt request generated at falling edge of                     |
|    |        |   |     | 10: Interrupt request generated at rising edge of                      |
|    |        |   |     | 11: Interrupt request generated at both falling an edges of IRQ7       |
| 13 | IRQ6SR | 0 | R/W | IRQ6 Sense Control Rise  |
| 12 | IRQ6SF | 0 | R/W | IRQ6 Sense Control Fall  |
|    |        |   |     | 00: Interrupt request generated by low level of $\overline{\text{IF}}$ |
|    |        |   |     | 01: Interrupt request generated at falling edge of                     |
|    |        |   |     | 10: Interrupt request generated at rising edge of                      |
|    |        |   |     | 11: Interrupt request generated at both falling an                     |
|    |        |   |     | edges of IRQ6  |



RENESAS

Rev.1.00 Sep. 08, 2005 Page 98 of 966

|   |             |     |                         | 10: Interrupt request generated at rising edge of               |
|---|-------------|-----|-------------------------|---|
|   |             |     |                         | 11: Interrupt request generated at both falling a edges of IRQ4 |
| 7 | IRQ3SR      | 0   | R/W                     | IRQ3 Sense Control Rise   |
| 6 | IRQ3SF 0 R/ | R/W | IRQ3 Sense Control Fall |   |
|   |             |     |                         | 00: Interrupt request generated by low level of                 |
|   |             |     |                         | 01: Interrupt request generated at falling edge                 |
|   |             |     |                         | 10: Interrupt request generated at rising edge                  |
|   |             |     |                         | 11: Interrupt request generated at both falling a               |
|   |             |     |                         | edges of IRQ3   |
| 5 | IRQ2SR      | 0   | R/W                     | IRQ2 Sense Control Rise   |
| 4 | IRQ2SF      | 0   | R/W                     | IRQ2 Sense Control Fall   |
|   |             |     |                         | 00: Interrupt request generated by low level of                 |
|   |             |     |                         | 01: Interrupt request generated at falling edge                 |
|   |             |     |                         |   |

R/W

IRQ4 Sense Control Fall

00: Interrupt request generated by low level of01: Interrupt request generated at falling edge

8

**IRQ4SF** 

0



RENESAS

edges of  $\overline{\text{IRQ2}}$ 

Rev.1.00 Sep. 08, 2005 Pa

REJ09

10: Interrupt request generated at rising edge of11: Interrupt request generated at both falling a

edges of  $\overline{\text{IRQ0}}$ 

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 100 of 966



|          | * Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instructions be used to clear the flag. |                  |        |  |  |  |  |  |  |  |
|----------|---|------------------|--------|--|--|--|--|--|--|--|
| Bit      | Bit Name  | Initial<br>Value | R/W    | Description  |  |  |  |  |  |  |
| 15 to 12 | _   | All 0            | R/W    | Reserved   |  |  |  |  |  |  |
|          |   |                  |        | These bits are always read as 0. The write va always be 0. |  |  |  |  |  |  |
| 11       | IRQ11F  | 0                | R/(W)* | [Setting condition]  |  |  |  |  |  |  |
| 10       | IRQ10F  | 0                | R/(W)* | When the interrupt selected by ISCR occu                   |  |  |  |  |  |  |

0

R/(W)\*

0

R/(W)\*

[Clearing conditions]

Writing 0 after reading IRQnF = 1

Rev.1.00 Sep. 08, 2005 Pag

REJ09

0

R/(W)\*

0

R/(W)\*

| 7 | IRQ7F | 0 | R/(W)* | • | When interrupt exception handling is exec    |
|---|-------|---|--------|---|--|
| 6 | IRQ6F | 0 | R/(W)* |   | low-level sensing is selected and IRQn in    |
| 5 | IRQ5F | 0 | R/(W)* | • | When IRQn interrupt exception handling is    |
| 4 | IRQ4F | 0 | R/(W)* |   | when falling-, rising-, or both-edge sensing |
| 3 | IRQ3F | 0 | R/(W)* |   | selected                                     |
| 2 | IRQ2F | 0 | R/(W)* | • | When the DTC is activated by an IRQn in      |
| 1 | IRQ1F | 0 | R/(W)* |   | and the DISEL bit in MRB of the DTC is cl    |
| 0 | IRQ0F | 0 | R/(W)* |   |  |

0

0

0

R/(W)\*

IRQ9F

IRQ8F

Initial Value R/W

9

8

Note:

0

R/(W)\*

0

R/(W)\*

R/(W)\*

R/(W)\*

Only 0 can be written, to clear the flag.



| Bit           | 7        | 6                | 5    | 4   | 3            | 2           | 1            |      |  |  |
|---------------|----------|------------------|------|---|--------------|-------------|--------------|------|--|--|
| Bit Name      | SSI7     | SSI6             | SSI5 | SSI4  | SSI3         | SSI2        | SSI1         | S    |  |  |
| Initial Value | 0        | 0                | 0    | 0   | 0            | 0           | 0            |      |  |  |
| R/W           | R/W      | R/W              | R/W  | R/W   | R/W          | R/W         | R/W          | R    |  |  |
| Bit           | Bit Name | Initial<br>Value | R/W  | Descript  | ion          |             |              |      |  |  |
| 15 to 12      | _        | All 0            | R/W  | Reserved  | k            |             |              |      |  |  |
|               |          |                  |      | These bits are always read as 0. The write always be 0.   |              |             |              |      |  |  |
| 11            | SSI11    | 0                | R/W  | Software Standby Release IRQ Setting  |              |             |              |      |  |  |
| 10            | SSI10    | 0                | R/W  | These bits select the $\overline{\text{IRQn}}$ pins used to leave :   |              |             |              |      |  |  |
| 9             | SSI9     | 0                | R/W  | ,   | mode (n =    | ,           |              |      |  |  |
| 8             | SSI8     | 0                | R/W  |   | equests ar   | e not samp  | oled in soft | ware |  |  |
| 7             | SSI7     | 0                | R/W  | mode  |              |             |              |      |  |  |
| 6             | SSI6     | 0                | R/W  | <ol> <li>When an IRQn request occurs in software<br/>mode, this LSI leaves software standby mo<br/>the oscillation settling time has elapsed</li> </ol> |              |             |              |      |  |  |
| 5             | SSI5     | 0                | R/W  |   |              |             |              |      |  |  |
| 4             | SSI4     | 0                | R/W  | 1110 03   | ciliation 36 | unig unie i | ias ciapsei  | J    |  |  |
| 3             | SSI3     | 0                | R/W  |   |              |             |              |      |  |  |
| 2             | SSI2     | 0                | R/W  |   |              |             |              |      |  |  |
|               |          |                  |      |   |              |             |              |      |  |  |

SSI1

SSI0

0

0

R/W

R/W

1

0



The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error has and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR 0 in the DMAC to 1
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly terming transfer

## (2) IRQn Interrupts

to clear the flag.

An IRQn interrupt is requested by a signal input on pins  $\overline{IRQ11}$  to  $\overline{IRQ0}$ .  $\overline{IRQ0}$  (n = 11 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions should

Detection of IRQn interrupts is enabled through the P1ICR, P2ICR, and P5ICR register and does not change regardless of the output setting. However, when a pin is used as an interrupt input pin, the pin must not be used as an I/O pin for another function by clearing corresponding DDR bit to 0.



### Figure 5.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal IRQn, the level of II should be held low until an interrupt handling starts. Then set the corresponding input sig to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be when the corresponding input signal  $\overline{\text{IRQn}}$  is set to high before the interrupt handling beg

### 5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following for

- For each on-chip peripheral module there are flags that indicate the interrupt request s
  and enable bits that enable or disable these interrupts. They can be controlled indepen
  When the enable bit is set to 1, an interrupt request is issued to the interrupt controller
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I
  priority control functions.

### 5.4.3 Sleep Interrupt

A sleep interrupt is generated by executing a SLEEP instruction. The sleep interrupt is not maskable, and is always accepted regardless of the interrupt control mode or the settings CPU interrupt mask bits. The SLPIE bit in SBYCR selects whether the sleep interrupt fur enabled or not.

RENESAS

| External pin      | NMI             | 7  | H'001C | _                | High<br>- | _ |
|-------------------|-----------------|----|--------|------------------|-----------|---|
| SLEEP instruction | Sleep interrupt | 18 | H'0048 | _                | <b>A</b>  | _ |
| External pin      | IRQ0            | 64 | H'0100 | IPRA14 to IPRA12 | _         | 0 |
|                   | IRQ1            | 65 | H'0104 | IPRA10 to IPRA8  | _         | 0 |
|                   | IRQ2            | 66 | H'0108 | IPRA6 to IPRA4   | _         | 0 |
|                   | IRQ3            | 67 | H'010C | IPRA2 to IPRA0   | _         | 0 |
|                   | IRQ4            | 68 | H'0110 | IPRB14 to IPRB12 | _         | 0 |
|                   | IRQ5            | 69 | H'0114 | IPRB10 to IPRB8  | _         | 0 |
|                   | IRQ6            | 70 | H'0118 | IPRB6 to IPRB4   | _         | 0 |
|                   | IRQ7            | 71 | H'011C | IPRB2 to IPRB0   | _         | 0 |
|                   | IRQ8            | 72 | H'0120 | IPRC14 to IPRC12 | _         | 0 |
|                   | IRQ9            | 73 | H'0124 | IPRC10 to IPRC8  | _         | 0 |
|                   | IRQ10           | 74 | H'0128 | IPRC6 to IPRC4   | _         | 0 |
|                   | IRQ11           | 75 | H'012C | IPRC2 to IPRC0   | _         | 0 |
| _                 | Reserved for    | 76 | H'0130 | _                | _         | _ |
|                   | system use      | 77 | H'0134 | _                |           | _ |
|                   |                 | 78 | H'0138 | _                |           | _ |
|                   |                 | 79 | H'013C | _                |           | _ |

Vector

Number

Classification Interrupt Source

WDT

WOVI

Address

Offset\*

**IPR** 



H'0140

H'0144

80 81

REJ09

Low

IPRE10 to IPRE8

DTC

Activation

Priority

|       |       |     |        |                  | _   |          |
|-------|-------|-----|--------|------------------|-----|----------|
| TPU_1 | TGI1A | 93  | H'0174 | IPRF2 to IPRF0   |     | 0        |
|       | TGI1B | 94  | H'0178 | <del>_</del>     |     | 0        |
|       | TCI1V | 95  | H'017C | <u>-</u>         |     | _        |
|       | TCI1U | 96  | H'0180 | <del>_</del>     |     | 0        |
| TPU_2 | TGI2A | 97  | H'0184 | IPRG14 to IPRG12 | -   | 0        |
|       | TGI2B | 98  | H'0188 | <u>-</u>         |     | 0        |
|       | TCI2V | 99  | H'018C | <del>_</del>     |     | _        |
|       | TCI2U | 100 | H'0190 | <del>_</del>     |     | _        |
| TPU_3 | TGI3A | 101 | H'0194 | IPRG10 to IPRG8  | _   | 0        |
|       | TGI3B | 102 | H'0198 | <u>-</u>         |     | 0        |
|       | TGI3C | 103 | H'019C | <del>_</del>     |     | 0        |
|       | TGI3D | 104 | H'01A0 | _                |     | 0        |
|       | TCI3V | 105 | H'01A4 | <u>-</u>         |     | _        |
| TPU_4 | TGI4A | 106 | H'01A8 | IPRG6 to IPRG4   | _   | <u> </u> |
|       | TGI4B | 107 | H'01AC | <u>-</u>         |     | 0        |
|       | TCI4V | 108 | H'01B0 | <del>_</del>     |     | _        |
|       | TCI4U | 109 | H'01B4 | _                | Low | _        |

Rev.1.00 Sep. 08, 2005 Page 106 of 966

TGI0B

TGI0C

TGI0D

TCI0V

89

90

91

92

H'0164

H'0168

H'016C

H'0170



0

C

C

C

C

|       | OV1I         | 121 | H'01E4 | _                |
|-------|--------------|-----|--------|------------------|
| TMR_2 | CMI2A        | 122 | H'01E8 | IPRH6 to IPRH4   |
|       | CMI2B        | 123 | H'01EC | _                |
|       | OV2I         | 124 | H'01F0 | _                |
| TMR_3 | СМІЗА        | 125 | H'01F4 | IPRH2 to IPRH0   |
|       | СМІЗВ        | 126 | H'01F8 | _                |
|       | OV3I         | 127 | H'01FC | _                |
| DMAC  | DMTEND0      | 128 | H'0200 | IPRI14 to IPRI12 |
|       | DMTEND1      | 129 | H'0204 | IPRI10 to IPRI8  |
|       | DMTEND2      | 130 | H'0208 | IPRI6 to IPRI4   |
|       | DMTEND3      | 131 | H'020C | IPRI2 to IPRI0   |
| _     | Reserved for | 132 | H'0210 | _                |
|       | system use   | 133 | H'0214 | _                |
|       |              | 134 | H'0218 | _                |
|       |              | 135 | H'021C | _                |
| DMAC  | DMEEND0      | 136 | H'0220 | IPRK14 to IPRK12 |
|       | DMEEND1      | 137 | H'0224 | _                |
|       | DMEEND2      | 138 | H'0228 | _                |
|       | DMEEND3      | 139 | H'022C | _                |

CIVIIOD

OV0I

CMI1A

CMI1B

TMR\_1



Low

TIVIDT

H'01D8

H'01DC

H'01E0

IPRH10 to IPRH8

118

119

120

0 0 0

Rev.1.00 Sep. 08, 2005 Pag

REJ09



















|       | TEI0         | 147 | H'024C |                  |     |
|-------|--------------|-----|--------|------------------|-----|
| SCI_1 | ERI1         | 148 | H'0250 | IPRK2 to IPRK0   | _   |
|       | RXI1         | 149 | H'0254 | _                |     |
|       | TXI1         | 150 | H'0258 |                  |     |
|       | TEI1         | 151 | H'025C |                  |     |
| SCI_2 | ERI2         | 152 | H'0260 | IPRL14 to IPRL12 | ·   |
|       | RXI2         | 153 | H'0264 |                  |     |
|       | TXI2         | 154 | H'0268 |                  |     |
|       | TEI2         | 155 | H'026C |                  |     |
| _     | Reserved for | 156 | H'0270 | _                | _   |
|       | system use   | 157 | H'0274 | _                |     |
|       |              | 158 | H'0278 | _                |     |
|       |              | 159 | H'027C | _                |     |
| SCI_4 | ERI4         | 160 | H'0280 | IPRL6 to IPRL4   | _   |
|       | RXI4         | 161 | H'0284 | <del></del>      |     |
|       | TXI4         | 162 | H'0288 | <del></del>      |     |
|       | TEI4         | 163 | H'028C | <u> </u>         |     |
| _     | Reserved for | 164 | H'0290 | _                | _   |
|       | system use   |     |        |                  | 1   |
|       |              | 215 | H'035C |                  | Low |

C

C

C

Rev.1.00 Sep. 08, 2005 Page 108 of 966



|       | TEI5           | 223     | H'037C     | _                |    |
|-------|----------------|---------|------------|------------------|----|
| SCI_6 | RXI6           | 224     | H'0380     | IPRR14 to IPRR12 |    |
|       | TXI6           | 225     | H'0384     | _                |    |
|       | ERI6           | 226     | H'0388     | _                |    |
|       | TEI6           | 227     | H'038C     | _                |    |
| TMR_4 | CMIA4 or CMIB4 | 228     | H'0390     | IPRR10 to IPRR8  | _  |
| TMR_5 | CMIA5 or CMIB5 | 229     | H'0394     | _                |    |
| TMR_6 | CMIA6 or CMIB6 | 230     | H'0398     | _                |    |
| TMR_7 | CMIA7 or CMIB7 | 231     | H'039C     | _                |    |
| USB   | USBINTN0       | 232     | H'03A0     | IPRR6 to IPRR4   | -  |
|       | USBINTN1       | 233     | H'03A4     | _                |    |
|       | USBINTN2       | 234     | H'03A8     | _                |    |
|       | USBINTN3       | 235     | H'03AC     | _                |    |
|       | Reserved for   | 236     | H'03B0     | IPRR2 to IPRR0   | -  |
|       | system use     | 237     | H'03B4     | _                |    |
| USB   | resume         | 238     | H'03B8     | _                |    |
| _     | Reserved for   | 239     | H'03BC     | _                | -  |
|       | system use     | <br>255 | <br>H'03FC |                  | Lo |
|       |                | 200     | 110350     |                  | ᆫ  |

Note: \* Lower 16 bits of the start address in advanced, middle, and maximum modes

H'0378

ERI5

222



Rev.1.00 Sep. 08, 2005 Pag

REJ09

|       |                   |          | default settings.  The interrupts except for NMI and sleep interr masked by the I bit.  |
|-------|-------------------|----------|---|
| 2     | IPR               | I2 to I0 | Eight priority levels can be set for interrupt soc<br>except for NMI and sleep interrupt with IPR.<br>8-level interrupt mask control is performed by<br>I0. |
| 5.6.1 | Interrupt Control | l Mode 0 |   |

The priority levels of the interrupt sources are

Default

0

In interrupt control mode 0, interrupt requests except for NMI and sleep interrupt are mass the I bit in CCR of the CPU. Figure 5.3 shows a flowchart of the interrupt acceptance operation of the interrupt acceptance operation. this case.

- 1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, ti interrupt request is sent to the interrupt controller. 2. If the I bit in CCR is set to 1, NMI and sleep interrupt is accepted, and other interrupt
- are held pending. If the I bit is cleared to 0, an interrupt request is accepted. 3. For multiple interrupt requests, the interrupt controller selects the interrupt request wi

execution of the current instruction has been completed.

5. The PC and CCR contents are saved to the stack area during the interrupt exception h The PC contents saved on the stack is the address of the first instruction to be execute returning from the interrupt handling routine.

highest priority, sends the request to the CPU, and holds other interrupt requests pend 4. When the CPU accepts the interrupt request, it starts interrupt exception handling after

- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI and sleep inter






Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

multiple interrupt requests have the same priority, an interrupt request is selected acco the default setting shown in table 5.2.

- 3. Next, the priority of the selected interrupt request is compared with the interrupt mask in EXR. When the interrupt request does not have priority over the mask level set, it is pending, and only an interrupt request with a priority over the interrupt mask level is 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after
- execution of the current instruction has been completed. 5. The PC, CCR, and EXR contents are saved to the stack area during interrupt exceptio handling. The PC saved on the stack is the address of the first instruction to be execut
- returning from the interrupt handling routine. 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priorit accepted interrupt. If the accepted interrupt is NMI or sleep interrupt, the interrupt ma
- is set to H'7.
- 7. The CPU generates a vector address for the accepted interrupt and starts execution of interrupt handling routine at the address indicated by the contents of the vector address vector table.

RENESAS

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 112 of 966




Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2




Figure 5.5 Interrupt Exception Handling

Rev.1.00 Sep. 08, 2005 Page 114 of 966 REJ09B0219-0100

RENESAS

| Mode 0                                    | Mode 2                                    | Mode 0  | Mode 2   | Mode 0  |
|---|---|---|--|---|
|   |   | (   | 3  |   |
|   |   | 1 to 19   | 9 + 2·S <sub>1</sub>   |   |
| $S_{\kappa}$ to $2 \cdot S_{\kappa}^{*6}$ | 2.S <sub>K</sub>                          | S <sub>K</sub> to 2·S <sub>K</sub> *6           | 2.S <sub>K</sub>   | 2.S <sub>K</sub>  |
|   |   | 9   | S <sub>h</sub>   |   |
|   |   | 2.  | ·S <sub>i</sub>  |   |
|   |   | 2   | 2  |   |
| 10 to 31                                  | 11 to 31                                  | 10 to 31  | 11 to 31   | 11 to 31  |
|   | $S_{\kappa}$ to $2 \cdot S_{\kappa}^{*6}$ | $S_{k}$ to $2 \cdot S_{k}^{*6}$ $2 \cdot S_{k}$ | $S_{\kappa}$ to $2 \cdot S_{\kappa}^{*6}$ $2 \cdot S_{\kappa}$ $S_{\kappa}$ to $2 \cdot S_{\kappa}^{*6}$ | $\begin{array}{c} 3\\ 1 \text{ to } 19 + 2 \cdot S_1 \\ \\ S_{\kappa} \text{ to } 2 \cdot S_{\kappa}^{*6}  2 \cdot S_{\kappa} \\ \\ S_{\kappa} \text{ to } 2 \cdot S_{\kappa}^{*6}  2 \cdot S_{\kappa} \\ \\ S_{h} \\ \\ 2 \cdot S_{i} \\ \\ \end{array}$ |

Normai wode

Interrupt

Control

Interrupt

Control

Advanced Wode

Interrupt

Control

Interrupt

Control

Maximur

REJ09

Interrupt

Control

- 2. In the case of the MULXS or DIVXS instruction
- 3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling
- 4. Internal operation after interrupt acceptance or after vector fetch
- - 5. Not available in this LSI. 6. When setting the SP value to 4n, the interrupt response time is  $S_{\kappa}$ ; when sett
  - 2, the interrupt response time is  $2 \cdot S_{\kappa}$ .

[Legend]

m: Number of wait cycles in an external device access.

### 5.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following options available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see tab section 7, DMA Controller (DMAC), and section 8, Data Transfer Controller (DTC).

Figure 5.6 shows a block diagram of the DTC, DMAC, and interrupt controller.

Rev.1.00 Sep. 08, 2005 Page 116 of 966

REJ09B0219-0100





Figure 5.6 Block Diagram of DTC, DMAC, and Interrupt Controller

### (1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected act source is input to the DMAC through the select circuit. When transfer by an on-chip mo interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in set to 1, the interrupt source selected for the DMAC activation source is controlled by the and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation source interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.

When the same interrupt source is set as both the DTC and DMAC activation source and interrupt source, the DTC and DMAC must be given priority over the CPU. If the IPSE CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, t setting or the IPR setting corresponding to the interrupt source must be set to lower than to the DTCP and DMAP setting. If the CPU is given priority over the DTC or DMAC, t DMAC may not be activated, and the data transfer may not be performed.



Rev.1.00 Sep. 08, 2005 Pag REJ09 Table 5 Cline december of Circumstance and Circumstance a

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setti DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, a DISEL bit in MRB of the DTC.

Table 5.6 Interrupt Source Selection and Clear Control

| DMAC Setting | DTC Setting |       | Interrupt Source Selection/Clear |     |           |  |
|--------------|-------------|-------|----------------------------------|-----|-----------|--|
| DTA          | DTCE        | DISEL | DMAC                             | DTC | CPU       |  |
| 0            | 0           | *     | 0                                | Х   | V         |  |
|              | 1           | 0     | 0                                | √   | Х         |  |
|              |             | 1     | 0                                | 0   | $\sqrt{}$ |  |
| 1            | *           | *     | V                                | Х   | Х         |  |

[Legend]

√: The corresponding interrupt is used. The interrupt source is cleared.

(The interrupt source flag must be cleared in the CPU interrupt handling routine.)

O: The corresponding interrupt is used. The interrupt source is not cleared.

X: The corresponding interrupt is not available.

\*: Don't care.

### (4) Usage Note

The interrupt sources of the SCI, and A/D converter are cleared according to the setting stable 5.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DTC DMAP) should be assigned.



The priority control function over the DTC and DMAC is enabled by setting the CPUPO CPUPCR to 1. When the CPUPCE bit is 1, the DTC and DMAC activation sources are according to the respective priority levels.

The DTC activation source is controlled according to the priority level of the CPU indic bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DT CPU has priority, the DTC activation source is held. The DTC is activated when the cor which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned DTCP2 to DTCP0 bits regardless of the activation source.

For the DMAC, the priority level can be specified for each channel. The DMAC activat is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activatio held. The DMAC is activated when the condition by which the activation source is held cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits I DMAP0). If different priority levels are specified for channels, the channels of the higher

levels continue transfer and the activation sources for the channels of lower priority levels

that of the CPU are held.

bits in EXR).

There are two methods for assigning the priority level to the CPU by the IPSETE bit in Setting the IPSETE bit to 1 enables a function to automatically assign the value of the ir mask bit of the CPU to the CPU priority level. Clearing the IPSETE bit to 0 disables the to automatically assign the priority level. Therefore, the priority level is assigned directl

software rewriting bits CPUP2 to CPUP0. Even if the IPSETE bit is 1, the priority level

CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR

REJ09

| Control<br>Mode | Interrupt<br>Priority | Interrupt<br>Mask Bit | IPSETE in CPUPCR | CPUP2 to CPUP0 | Updating of to CPUP0 |
|-----------------|-----------------------|-----------------------|------------------|----------------|----------------------|
| 0               | Default               | I = any               | 0                | B'111 to B'000 | Enabled              |
|                 |                       | I = 0                 | 1                | B'000          | Disabled             |
|                 |                       | I = 1                 | _                | B'100          |                      |
| 2               | IPR setting           | I2 to I0              | 0                | B'111 to B'000 | Enabled              |
|                 |                       |                       | 1                | I2 to I0       | Disabled             |
|                 |                       |                       |                  |                |                      |

Rev.1.00 Sep. 08, 2005 Page 120 of 966

| 0 | Any   | Any   | Any   |
|---|-------|-------|-------|
| 1 | B'000 | B'000 | B'000 |
|   | B'000 | B'011 | B'101 |
|   | B'011 | B'011 | B'101 |
|   | B'100 | B'011 | B'101 |
|   | B'101 | B'011 | B'101 |
|   | B'110 | B'011 | B'101 |
|   | B'111 | B'011 | B'101 |
|   | B'101 | B'011 | B'101 |
|   | B'101 | B'110 | B'101 |
|   |       |       |       |

2

B'100

B'100

B'100

B'000

B'000

B'000

B'111

B'111

B'000

B'011

B'101

B'101

Masked

Masked

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Masked

Masked

Masked

Masked

Masked

Enabled

Mas

Mas

Ena

Ena

Ena

Ena

Ena

Ena

Ena

Ena

Mas

Mas

Ena

Ena

REJ09

Rev.1.00 Sep. 08, 2005 Pag

over that interrupt, interrupt exception handling will be executed for the interrupt with pri and another interrupt will be ignored. The same also applies when an interrupt source flag cleared to 0. Figure 5.7 shows an example in which the TCIEV bit in TIER of the TPU is to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared to the interrupt is masked.




Figure 5.7 Conflict between Interrupt Generation and Disabling

Similarly, when an interrupt is requested immediately before the DTC enable bit is chang activate the DTC, DTC activation and the interrupt exception handling by the CPU are be executed. When changing the DTC enable bit, make sure that an interrupt is not requested.

Rev.1.00 Sep. 08, 2005 Page 122 of 966 REJ09B0219-0100

RENESAS

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU updated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a perwriting to the registers of the interrupt controller.

### 5.8.4 **Interrupts during Execution of EEPMOV Instruction**

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, in exception handling starts at the end of the individual transfer cycle. The PC value saved stack in this case is the address of the next instruction. Therefore, if an interrupt is generated the stack in this case is the address of the next instruction. during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

### 5.8.5 **Interrupts during Execution of MOVMD and MOVSD Instructions**

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the tr interrupt exception handling starts at the end of the individual transfer cycle. The PC va on the stack in this case is the address of the MOVMD or MOVSD instruction. The tran remaining data is resumed after returning from the interrupt handling routine.



Rev.1.00 Sep. 08, 2005 Page 124 of 966 REJ09B0219-0100

RENESAS

Manages the external address space divided into eight areas Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for each area Bus specifications can be set independently for each area 8-bit access or 16-bit access can be selected for each area Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be see

An endian conversion function is provided to connect a device of little endian

Basic bus interface

This interface can be connected to the SRAM and ROM 2-state access or 3-state access can be selected for each area

Program wait cycles can be inserted for each area

Manages external address space in area units

Wait cycles can be inserted by the  $\overline{WAIT}$  pin. Extension cycles can be inserted while  $\overline{CSn}$  is asserted for each area (n = 0 to 7)

The negation timing of the read strobe signal (RD) can be modified

• Byte control SRAM interface

Byte control SRAM interface can be set for areas 0 to 7

The SRAM that has a byte control pin can be directly connected Burst ROM interface

Burst ROM interface can be set for areas 0 and 1

Burst ROM interface parameters can be set independently for areas 0 and 1

• Address/data multiplexed I/O interface

Address/data multiplexed I/O interface can be set for areas 3 to 7

REJ09

DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- - Bus arbitration function Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, DTC, a
- external bus master Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral module clock (Pφ). Accesses to the external address space can be operated in synchro with the external bus clock  $(B\phi)$ .

The bus start  $(\overline{BS})$  and read/write  $(RD/\overline{WR})$  signals can be output.

Rev.1.00 Sep. 08, 2005 Page 126 of 966 REJ09B0219-0100






Figure 6.1 Block Diagram of Bus Controller

MPXCR:



Address/data multiplexed I/O control

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)

Rev.1.00 Sep. 08, 2005 Page 128 of 966

REJ09B0219-0100

RENESAS

| Initial Va | lue 1            | 1                              | 1             | 1             | 1            |               | 1         | 1              |
|------------|------------------|--------------------------------|---------------|---------------|--------------|---------------|-----------|----------------|
| R/W        | R/W              | R/W                            | R/W           | R/W           | R/           | W             | R/W       | R/W            |
| Note: *    | Initial value at |                                | iation is H'F | EFF, and that | at 8-bit bus | initiation is | s H'FFFF. |                |
| Bit        | Bit Name         | Initial<br>Value* <sup>1</sup> | R/W           | Descripti     | on           |               |           |                |
| 15         | ABWH7            | 1                              | R/W           | Area 7 to     | 0 Bus W      | idth Con      | trol      |                |
| 14         | ABWH6            | 1                              | R/W           |               |              |               |           | esponding ar   |
| 13         | ABWH5            | 1                              | R/W           | •             |              |               | •         | or 16-bit acce |
| 12         | ABWH4            | 1                              | R/W           | ABWHn         | ABWLn        | (n = 7)       | 0 (0 o    |                |
| 11         | ABWH3            | 1                              | R/W           | ×             | 0:           | Setting       | g prohibi | ted            |
| 10         | ABWH2            | 1                              | R/W           | 0             | 1:           |               |           | gnated as 16   |
| 9          | ABWH1            | 1                              | R/W           |               |              |               | space     |                |
| 8          | ABWL0            | 1/0                            | R/W           | 1             | 1:           | Area n        |           | gnated as 8-b  |
| 7          | ABWL7            | 1                              | R/W           |               |              | ориоо         |           |                |
| 6          | ABWL6            | 1                              | R/W           |               |              |               |           |                |
| 5          | ABWL5            | 1                              | R/W           |               |              |               |           |                |
| 4          | ABWL4            | 1                              | R/W           |               |              |               |           |                |
| 3          | ABWL3            | 1                              | R/W           |               |              |               |           |                |
| 2          | ABWL2            | 1                              | R/W           |               |              |               |           |                |
| 1          | ABWL1            | 1                              | R/W           |               |              |               |           |                |
|            |                  |                                |               |               |              |               |           |                |

# [Legend]

ABWL0

1

bit access space.

x: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is 2. An address space specified as byte control SRAM interface must not be specified

R/W



Rev.1.00 Sep. 08, 2005 Pag

ABWL2

ABWLI

REJ09

| Initial V | alue  | 0        | 0                | 0  | 0 0 0 0  |  |  |
|-----------|-------|----------|------------------|--|--|--|--|
| R/W       |       | R        | R                | R  | R R R R  |  |  |
| Bit       | Bit N | ame      | Initial<br>Value | R/W  | Description                                      |  |  |
| 15        | AST7  | 7        | 1                | R/W  | Area 7 to 0 Access State Control                 |  |  |
| 14        | AST6  | 6        | 1                | R/W  | These bits select whether the corresponding are  |  |  |
| 13        | AST5  | 5        | 1                | R/W  | designated as 2-state access space or 3-state a  |  |  |
| 12        | AST4  | ŀ        | 1                | space. Wait cycle insertion is enabled or dis R/W same time. |  |  |  |
| 11        | AST3  | 3        | 1                | R/W  | 0: Area n is designated as 2-state access space  |  |  |
| 10        | AST2  | <u> </u> | 1                | R/W  | Wait cycle insertion in area n access is disable |  |  |
| 9         | AST1  |          | 1                | R/W  | 1: Area n is designated as 3-state access space  |  |  |
| 8         | ASTO  | )        | 1                | R/W  | Wait cycle insertion in area n access is enable  |  |  |
|           |       |          |                  |  | (n = 7 to 0)                                     |  |  |
| 7 to 0    |       |          | All 0            | R  | Reserved   |  |  |

These are read-only bits and cannot be modified

REJ09B0219-0100

Bit Name

RENESAS

Rev.1.00 Sep. 08, 2005 Page 130 of 966

| Bit           | 7  | 6   | 5   | 4   | 3  | 2   | 1   |
|---------------|----|-----|-----|-----|----|-----|-----|
| Bit Name      |    | W52 | W51 | W50 | _  | W42 | W41 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W |
| • WTCRB       |    |     |     |     |    |     |     |
| Bit           | 15 | 14  | 13  | 12  | 11 | 10  | 9   |
| Bit Name      | _  | W32 | W31 | W30 | _  | W22 | W21 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W |
| Bit           | 7  | 6   | 5   | 4   | 3  | 2   | 1   |
| Bit Name      | _  | W12 | W11 | W10 | _  | W02 | W01 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W |

|    |     |   |     | 011: 3 program wait cycles inserted             |
|----|-----|---|-----|---|
|    |     |   |     | 100: 4 program wait cycles inserted             |
|    |     |   |     | 101: 5 program wait cycles inserted             |
|    |     |   |     | 110: 6 program wait cycles inserted             |
|    |     |   |     | 111: 7 program wait cycles inserted             |
| 11 | _   | 0 | R   | Reserved  |
|    |     |   |     | This is a read-only bit and cannot be modified. |
| 10 | W62 | 1 | R/W | Area 6 Wait Control 2 to 0                      |
| 9  | W61 | 1 | R/W | These bits select the number of program wait of |
| 8  | W60 | 1 | R/W | when accessing area 6 while bit AST6 in ASTC    |
|    |     |   |     | 000: Program wait cycle not inserted            |
|    |     |   |     | 001: 1 program wait cycle inserted              |
|    |     |   |     | 010: 2 program wait cycles inserted             |
|    |     |   |     | 011: 3 program wait cycles inserted             |
|    |     |   |     | 100: 4 program wait cycles inserted             |
|    |     |   |     | 101: 5 program wait cycles inserted             |
|    |     |   |     |   |

Reserved

oor. I program wan cycle inserted 010: 2 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.


RENESAS REJ09B0219-0100

R

0

Rev.1.00 Sep. 08, 2005 Page 132 of 966

7



|   |     |   |     | 110: 6 program wait cycles inserted             |
|---|-----|---|-----|---|
|   |     |   |     | 111: 7 program wait cycles inserted             |
| 3 | _   | 0 | R   | Reserved  |
|   |     |   |     | This is a read-only bit and cannot be modified. |
| 2 | W42 | 1 | R/W | Area 4 Wait Control 2 to 0                      |
| 1 | W41 | 1 | R/W | These bits select the number of program wait c  |
| 0 | W40 | 1 | R/W | when accessing area 4 while bit AST4 in ASTO    |
|   |     |   |     | 000: Program wait cycle not inserted            |
|   |     |   |     | 001: 1 program wait cycle inserted              |
|   |     |   |     | 010: 2 program wait cycles inserted             |
|   |     |   |     | 011: 3 program wait cycles inserted             |
|   |     |   |     | 100: 4 program wait cycles inserted             |
|   |     |   |     | 101: 5 program wait cycles inserted             |

101: 5 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

|    |     |   |     | 110: 6 program wait cycles inserted             |
|----|-----|---|-----|---|
|    |     |   |     | 111: 7 program wait cycles inserted             |
| 11 | _   | 0 | R   | Reserved  |
|    |     |   |     | This is a read-only bit and cannot be modified. |
| 10 | W22 | 1 | R/W | Area 2 Wait Control 2 to 0                      |
| 9  | W21 | 1 | R/W | These bits select the number of program wait of |
| 8  | W20 | 1 | R/W | when accessing area 2 while bit AST2 in ASTC    |
|    |     |   |     | 000: Program wait cycle not inserted            |
|    |     |   |     | 001: 1 program wait cycle inserted              |
|    |     |   |     | 010: 2 program wait cycles inserted             |
|    |     |   |     | 011: 3 program wait cycles inserted             |
|    |     |   |     | 100: 4 program wait cycles inserted             |
|    |     |   |     | 101: 5 program wait cycles inserted             |

0

Rev.1.00 Sep. 08, 2005 Page 134 of 966

7

RENESAS REJ09B0219-0100

R



Reserved

oo i. I program wan cycle inserted 010: 2 program wait cycles inserted 011: 3 program wait cycles inserted 100: 4 program wait cycles inserted 101: 5 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

|     |   |     | 101: 5 program wait cycles inserted            |
|-----|---|-----|--|
|     |   |     | 110: 6 program wait cycles inserted            |
|     |   |     | 111: 7 program wait cycles inserted            |
| _   | 0 | R   | Reserved                                       |
|     |   |     | This is a read-only bit and cannot be modified |
| W02 | 1 | R/W | Area 0 Wait Control 2 to 0                     |
| W01 | 1 | R/W | These bits select the number of program wait   |
| W00 | 1 | R/W | when accessing area 0 while bit AST0 in AST    |
|     |   |     | 000: Program wait cycle not inserted           |
|     |   |     | 001: 1 program wait cycle inserted             |
|     |   |     | 010: 2 program wait cycles inserted            |
|     |   |     | 011: 3 program wait cycles inserted            |
|     |   |     | 100: 4 program wait cycles inserted            |
|     |   |     | 101: 5 program wait cycles inserted            |
|     |   |     | 110: 6 program wait cycles inserted            |
|     |   |     |  |

111: 7 program wait cycles inserted

3

2 1 0

| militar v | aido o   | Ū                | Ū   | Ü           | •                       | Ū            | o .                       |
|-----------|----------|------------------|-----|-------------|-------------------------|--------------|---------------------------|
| R/W       | R        | R                | R   | R           | R                       | R            | R                         |
| Bit       | Bit Name | Initial<br>Value | R/W | Description | on                      |              |                           |
| 15        | RDN7     | 0                | R/W | Read Stro   | be Timing               | Control      |                           |
| 14        | RDN6     | 0                | R/W | RDN7 to F   | RDN0 set th             | ne negatior  | n timing of the           |
| 13        | RDN5     | 0                | R/W | strobe in a | correspon               | ding area    | read access.              |
| 12        | RDN4     | 0                | R/W |             | •                       | •            | strobe for an negated one |
| 11        | RDN3     | 0                | R/W |             |                         |              | a for which th            |
| 10        | RDN2     | 0                | R/W |             |                         |              | a setup and h             |
| 9         | RDN1     | 0                | R/W | are also gi | ven one ha              | alf-cycle ea | ırlier.                   |
| 8         | RDN0     | 0                | R/W |             | ea n read and of the re |              | RD signal is              |

0

0

0

1: In an area n read access, the RD signal is none half-cycle before the end of the read cy

0

(n = 7 to 0)

7 to 0 — All 0 R Reserved

These are read-only bits and cannot be modif

Notes: 1. In an external address space which is specified as byte control SRAM interfac

RDNCR setting is ignored and the same operation when RDNn = 1 is performed.

In an external address space which is specified as burst ROM interface, the R setting is ignored during CPU read accesses and the same operation when RI

Rev.1.00 Sep. 08, 2005 Page 136 of 966

performed.



REJ09B0219-0100

Bit Name Initial Value

0

0

0




Figure 6.2 Read Strobe Negation Timing (Example of 3-State Access Space

# $\overline{\text{CS}}$ Assertion Period Control Registers (CSACR)

CSACR selects whether or not the assertion periods of the chip select signals ( $\overline{\text{CSn}}$ ) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the  $\overline{\text{CSn}}$  and address sign the setup time and hold time of read strobe ( $\overline{\text{RD}}$ ) and write strobe ( $\overline{\text{LHWR}/\text{LLWR}}$ ) to be and to make the write data setup time and hold time for the write strobe become flexible

| Bit           | 15    | 14    | 13    | 12    | 11    | 10    | 9     |   |
|---------------|-------|-------|-------|-------|-------|-------|-------|---|
| Bit Name      | CSXH7 | CSXH6 | CSXH5 | CSXH4 | CSXH3 | CSXH2 | CSXH1 |   |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     |   |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |   |
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     |   |
| Bit Name      | CSXT7 | CSXT6 | CSXT5 | CSXT4 | CSXT3 | CSXT2 | CSXT1 |   |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     |   |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | ŀ |



Rev.1.00 Sep. 08, 2005 Pag

|   |       |   |     | period (Th) is extended   |
|---|-------|---|-----|---|
|   |       |   |     | (n = 7 to 0)  |
| 7 | CSXT7 | 0 | R/W | CS and Address Signal Assertion Period Contr  |
| 6 | CSXT6 | 0 | R/W | These bits specify whether or not the Tt cycle is   |
| 5 | CSXT5 | 0 | R/W | inserted (see figure 6.3). When an area for which CSXTn is set to 1 is accessed, one Tt cycle, in |
| 4 | CSXT4 | 0 | R/W | the $\overline{CSn}$ and address signals are retained, is in                                      |
| 3 | CSXT3 | 0 | R/W | after the normal access cycle.  |

R/W

0

2

CSXT2

1 CSXT1 0 R/W period (Tt) is not extended
0 CSXT0 0 R/W 1: In access to area n, the CSn and address as period (Tt) is extended
(n = 7 to 0)

0: In access to area n, the CSn and address as

Note: \* In burst ROM interface, the CSXTn settings are ignored during CPU read acce

Rev.1.00 Sep. 08, 2005 Page 138 of 966 REJ09B0219-0100

RENESAS




Figure 6.3  $\overline{\text{CS}}$  and Address Assertion Period Extension (Example of Basic Bus Interface, 3-State Access Space, and RDNn = 0)

| R/W | R/W      | R/W              | R/W | R/W   | R/W           | R/W | R/W |
|-----|----------|------------------|-----|---|---------------|-----|-----|
| Bit | Bit Name | Initial<br>Value | R/W | Description                                     |               |     |     |
| 15  | IDLS3    | 1                | R/W | Idle Cycle Ins                                  | ertion 3      |     |     |
|     |          |                  |     | Inserts an idle<br>DMAC single<br>by external a | address tr    |     | •   |
|     |          |                  |     | 0: No idle cyc                                  | le is insert  | ed  |     |
|     |          |                  |     | 1: An idle cyc                                  | le is inserte | ed  |     |
| 14  | IDLS2    | 1                | R/W | Idle Cycle Ins                                  | ertion 2      |     |     |
|     |          |                  |     | Inserts an idle<br>external write               |               |     | •   |
|     |          |                  |     | 0: No idle cyc                                  | le is insert  | ed  |     |
|     |          |                  |     | 1: An idle cyc                                  | le is inserte | ed  |     |
| 13  | IDLS1    | 1                | R/W | Idle Cycle Ins                                  | sertion 1     |     |     |
|     |          |                  |     | Inserts an idle<br>external read                | •             |     | •   |
|     |          |                  |     | 0: No idle cyc                                  | le is insert  | ed  |     |
|     |          |                  |     |   |               |     |     |

IDLSEL4

0

0

1: An idle cycle is inserted

0

0

Initial Value

0

0

IDLSELI

0

Rev.1.00 Sep. 08, 2005 Page 140 of 966

|   |         |   |     | 01: 4 idle cycles are inserted  |
|---|---------|---|-----|---|
| 9 | IDLCA1  | 1 | R/W | Idle Cycle State Number Select A  |
| 8 | IDLCA0  | 1 | R/W | Specifies the number of idle cycles to be inser<br>the idle condition specified by IDLS3 to IDLS0 |
|   |         |   |     | 00: 1 idle cycle is inserted  |
|   |         |   |     | 01: 2 idle cycles are inserted  |
|   |         |   |     | 10: 3 idle cycles are inserted  |
|   |         |   |     | 11: 4 idle cycles are inserted  |
| 7 | IDLSEL7 | 0 | R/W | Idle Cycle Number Select  |
| 6 | IDLSEL6 | 0 | R/W | Specifies the number of idle cycles to be inser   |
| 5 | IDLSEL5 | 0 | R/W | each area for the idle insertion condition speci<br>IDLS1 and IDLS0.                              |
| 4 | IDLSEL4 | 0 | R/W |   |
| 3 | IDLSEL3 | 0 | R/W | 0: Number of idle cycles to be inserted for are   |

R/W

R/W

R/W

2

1

0

IDLSEL2

IDLSEL1

IDLSEL0

0

0

0

00: No idle cycle is inserted 01: 2 idle cycles are inserted 00: 3 idle cycles are inserted

specified by IDLCA1 and IDLCA0.

specified by IDLCB1 and IDLCB0.

1: Number of idle cycles to be inserted for are

(n = 7 to 0)

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Initial \ | /alue | 0    | 0                | 0   | 0                           | 0             | 0                           | 0  |
|-----------|-------|------|------------------|-----|-----------------------------|---------------|-----------------------------|--|
| R/W       |       | R/W  | R/W              | R   | R                           | R             | R                           | R  |
| Bit       | Bit   | Name | Initial<br>Value | R/W | Description                 | on            |                             |  |
| 15        | BRL   | .E   | 0                | R/W | External B                  | us Release    | Enable                      |  |
|           |       |      |                  |     | Enables/di                  | sables exte   | ernal bus r                 | elease.  |
|           |       |      |                  |     | 0: Externa                  | l bus releas  | se disabled                 | d  |
|           |       |      |                  |     | BREQ, ports                 | BACK, and     | BREQO p                     | oins can be us                                       |
|           |       |      |                  |     | 1: Externa                  | l bus releas  | se enabled                  | *  |
|           |       |      |                  |     | For details                 | , see section | on 9, I/O P                 | orts.  |
| 14        | BRE   | QOE  | 0                | R/W | BREQO P                     | in Enable     |                             |  |
|           |       |      |                  |     | the externation state where | al bus mas    | ter in the e<br>al bus mast | uest signal (BF<br>xternal bus rel<br>ter performs a |
|           |       |      |                  |     | 0: BREQC                    | output dis    | abled                       |  |
|           |       |      |                  |     | BREQO                       | pin can be    | used as I                   | /O port  |
|           |       |      |                  |     | 1: BREQC                    | output ena    | abled                       |  |

Rev.1.00 Sep. 08, 2005 Page 142 of 966

Bit Name

DKC

|   |       |   |     | The changed setting may not affect an external immediately after the change. |
|---|-------|---|-----|--|
|   |       |   |     | 0: Write data buffer function not used                                       |
|   |       |   |     | 1: Write data buffer function used   |
| 8 | WAITE | 0 | R/W | WAIT Pin Enable  |
|   |       |   |     | Selects enabling/disabling of wait input by the pin.                         |
|   |       |   |     | 0: Wait input by WAIT pin disabled   |
|   |       |   |     | WAIT pin can be used as I/O port   |
|   |       |   |     | 1: Wait input by $\overline{\text{WAIT}}$ pin enabled                        |

DACK Control

signal assertion.

Reserved

always be 0.

Reserved

R/W

R/W

R

For details, see section 9, I/O Ports.

Selects the timing of DMAC transfer acknowle

0: DACK signal is asserted at the Bo falling ed 1: DACK signal is asserted at the Bo rising ed

This bit is always read as 0. The write value s

|       | These are read-only bits and cannot be modifi   |
|-------|---|
| Note: | When external bus release is enabled or input by the WAIT pin is enabled, make the ICR bit to 1. For details, see section 9, I/O Ports. |

7

5 to 0

DKC

0

0

All 0



REJ09

Rev.1.00 Sep. 08, 2005 Pag

| 5    | _     | 0     | R/W | Reserved  |
|------|-------|-------|-----|---|
|      |       |       |     | This bit is always read as 0. The write value sh always be 0.   |
| 4    | IBCCS | 0     | R/W | Internal Bus Cycle Control Select   |
|      |       |       |     | Selects the internal bus arbiter function.  |
|      |       |       |     | 0: Releases the bus mastership according to the   |
|      |       |       |     | <ol> <li>Executes the bus cycles alternatively when a<br/>bus mastership request conflicts with a DMA<br/>DTC bus mastership request</li> </ol> |
| 3, 2 | _     | All 0 | R   | Reserved  |
|      |       |       |     | These are read-only bits and cannot be modifie  |
| 1    | _     | 1     | R/W | Reserved  |
|      |       |       |     | This bit is always read as 1. The write value she always be 1.  |
| 0    | PWDBE | 0     | R/W | Peripheral Module Write Data Buffer Enable  |
|      |       |       |     | Specifies whether or not to use the write data be function for the peripheral module write cycles.  |
|      |       |       |     | 0: Write data buffer function not used  |
|      |       |       |     | 1: Write data buffer function used  |
|      |       |       |     |   |



Description

These are read-only bits and cannot be modified

Reserved

Bit

7, 6

**Bit Name** 

Value

All 0

R/W

R

|      |          | Initial |     |  |
|------|----------|---------|-----|--|
| Bit  | Bit Name | Value   | R/W | Description  |
| 7    | LE7      | 0       | R/W | Little Endian Select                               |
| 6    | LE6      | 0       | R/W | Selects the endian for the corresponding area      |
| 5    | LE5      | 0       | R/W | 0: Data format of area n is specified as big en    |
| 4    | LE4      | 0       | R/W | 1: Data format of area n is specified as little er |
| 3    | LE3      | 0       | R/W | (n = 7 to 2)                                       |
| 2    | LE2      | 0       | R/W |  |
| 1, 0 | _        | All 0   | R   | Reserved   |
|      |          |         |     | These are read-only bits and cannot be modifi      |

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

| Dit Ivani  |          |         |     |   |             |             |           |       |  |
|------------|----------|---------|-----|---|-------------|-------------|-----------|-------|--|
| Initial Va | alue 0   | 0       | 0   | 0 0 0   |             | 0           | 0         |       |  |
| R/W        | R        | R       | R   | R   | R           | R           | R         | ļ     |  |
|            |          | Initial |     |   |             |             |           |       |  |
| Bit        | Bit Name | Value   | R/W | Description                                       | n           |             |           |       |  |
| 15         | BCSEL7   | 0       | R/W | Byte Control SRAM Interface Select                |             |             |           |       |  |
| 14         | BCSEL6   | 0       | R/W | Selects the bus interface for the corresponding   |             |             |           |       |  |
| 13         | BCSEL5   | 0       |     | When setting a bit to 1, the bus interface select |             |             |           |       |  |
| 12         | BCSEL4   | 0       | R/W | BROMCR and MPXCR must be cleared to 0.            |             |             |           |       |  |
| 11         | BCSEL3   | 0       | R/W | 0: Area n is                                      | basic bus   | interface   |           |       |  |
| 10         | BCSEL2   | 0       | R/W | 1: Area n is                                      | byte contro | ol SRAM ir  | nterface  |       |  |
| 9          | BCSEL1   | 0       | R/W | (n = 7  to  0)                                    |             |             |           |       |  |
| 8          | BCSEL0   | 0       | R/W |   |             |             |           |       |  |
| 7 to 0     | _        | All 0   | R   | Reserved  |             |             |           |       |  |
|            |          |         |     | These are r                                       | ead-only b  | its and can | not be mo | difie |  |

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W



| Bit | Bit Name | Value | R/W | Description  |
|-----|----------|-------|-----|--|
| 15  | BSRM0    | 0     | R/W | Area 0 Burst ROM Interface Select  |
|     |          |       |     | Specifies the area 0 bus interface. To set this clear bit BCSEL0 in SRAMCR to 0. |
|     |          |       |     | 0: Basic bus interface or byte-control SRAM in                                   |
|     |          |       |     | 1: Burst ROM interface   |
| 14  | BSTS02   | 0     | R/W | Area 0 Burst Cycle Select  |
| 13  | BSTS01   | 0     | R/W | Specifies the number of burst cycles of area 0                                   |
| 12  | BSTS00   | 0     | R/W | 000: 1 cycle   |
|     |          |       |     | 001: 2 cycles  |
|     |          |       |     | 010: 3 cycles  |
|     |          |       |     | 011: 4 cycles  |

0

R/W

Initial Value

11, 10 —

R/W

0

R/W

0

R/W

Initial

All 0

R

Rev.1.00 Sep. 08, 2005 Pag

REJ09

These are read-only bits and cannot be modif

0

R

0

R

0 R/W

0

R/W

100: 5 cycles 101: 6 cycles 110: 7 cycles 111: 8 cycles

Reserved

|      |        |       |     | BCSEL1 in SRAMCR to 0.   |
|------|--------|-------|-----|--|
|      |        |       |     | 0: Basic bus interface or byte-control SRAM int                      |
|      |        |       |     | 1: Burst ROM interface   |
| 6    | BSTS12 | 0     | R/W | Area 1 Burst Cycle Select  |
| 5    | BSTS11 | 0     | R/W | Specifies the number of cycles of area 1 burst of                    |
| 4    | BSTS10 | 0     | R/W | 000: 1 cycle   |
|      |        |       |     | 001: 2 cycles  |
|      |        |       |     | 010: 3 cycles  |
|      |        |       |     | 011: 4 cycles  |
|      |        |       |     | 100: 5 cycles  |
|      |        |       |     | 101: 6 cycles  |
|      |        |       |     | 110: 7 cycles  |
|      |        |       |     | 111: 8 cycles  |
| 3, 2 | _      | All 0 | R   | Reserved   |
|      |        |       |     | These are read-only bits and cannot be modified                      |
| 1    | BSWD11 | 0     | R/W | Area 1 Burst Word Number Select                                      |
| 0    | BSWD10 | 0     | R/W | Selects the number of words in burst access to 1 burst ROM interface |
|      |        |       |     |  |

Specifies the area 1 bus interface as a basic in or a burst ROM interface. To set this bit to 1, cl

Rev.1.00 Sep. 08, 2005 Page 148 of 966



00: Up to 4 words (8 bytes)01: Up to 8 words (16 bytes)10: Up to 16 words (32 bytes)11: Up to 32 words (64 bytes)

| Bit     | Bit Name | Value | R/W | Description   |
|---------|----------|-------|-----|---|
| 15      | MPXE7    | 0     | R/W | Address/Data Multiplexed I/O Interface Select   |
| 14      | MPXE6    | 0     | R/W | Specifies the bus interface for the correspondi   |
| 13      | MPXE5    | 0     | R/W | To set this bit to 1, clear the BCSELn bit in SF  |
| 12      | MPXE4    | 0     | R/W | 0.  |
| 11      | MPXE3    | 0     | R/W | <ol> <li>Area n is specified as a basic interface or a<br/>control SRAM interface.</li> </ol> |
|         |          |       |     | Area n is specified as an address/data mult     I/O interface                                 |
|         |          |       |     | (n = 7  to  3)  |
| 10 to 1 | _        | All 0 | R   | Reserved  |
|         |          |       |     | These are read-only bits and cannot be modifi   |
| 0       | ADDEX    | 0     | R/W | Address Output Cycle Extension  |
|         |          |       |     | Specifies whether a wait cycle is inserted for t  |

interface.

cycle

Initial Value

R/W

0

R

0

R

Initial

0

R

0

R

0

R

0

R

address output cycle of address/data multiple:

0: No wait cycle is inserted for the address ou1: One wait cycle is inserted for the address o

Rev.1.00 Sep. 08, 2005 Pag

REJ09

0

R



registers of peripheral modules such as SCI and timer.

External access cycle

A bus that accesses external devices via the external bus interface.




Figure 6.4 Internal Bus Configuration

REJ09B0219-0100



|    | Internal memory Clock pulse generator Power down control |
|----|--|
| Рф | I/O ports TPU PPG TMR WDT SCI A/D D/A IIC2 USB           |
| Вф | External bus interface                                   |

CPU DTC DMAC

control register (SCKCR) independently. For further details, see section 21, Clock Pulse Generator.

The frequency of each synchronization clock ( $I\phi$ ,  $P\phi$ , and  $B\phi$ ) is specified by the system

There will be cases when  $P\phi$  and  $B\phi$  are equal to  $I\phi$  and when  $P\phi$  and  $B\phi$  are different fr according to the SCKCR specifications. In any case, access cycles for internal periphera and external space is performed synchronously with  $P\phi$  and  $B\phi$ , respectively.



the frequency rate of  $\phi$  and  $\phi$  is in : 1, 0 to in-1 cycles of 1 sy may be inserted.

Figure 6.5 shows the external 2-state access timing when the frequency rate of I $\phi$  and B $\phi$  Figure 6.6 shows the external 3-state access timing when the frequency rate of I $\phi$  and B $\phi$ 

Rev.1.00 Sep. 08, 2005 Page 152 of 966 REJ09B0219-0100






Figure 6.5 System Clock: External Bus Clock = 4:1, External 2-State Acco




Figure 6.6 System Clock: External Bus Clock = 2:1, External 3-State Access

|   |          |        | ·   |
|---|----------|--------|---|
|   |          |        | <ul> <li>Signal to hold the address during acce<br/>address/data multiplexed I/O interface</li> </ul>   |
| Read strobe                                   | RD       | Output | Strobe signal indicating that the basic bus<br>control SRAM, burst ROM, or address/da<br>multiplexed I/O space is being read  |
| Read/write                                    | RD/WR    | Output | <ul> <li>Signal indicating the input or output di</li> <li>Write enable signal of the SRAM durir<br/>to the byte control SRAM space</li> </ul>                          |
| Low-high write/<br>lower-upper byte<br>select | LHWR/LUB | Output | <ul> <li>Strobe signal indicating that the basic<br/>ROM, or address/data multiplexed I/O<br/>written to, and the upper byte (D15 to<br/>data bus is enabled</li> </ul> |
|   |          |        | <ul> <li>Strobe signal indicating that the byte of<br/>SRAM space is accessed, and the up<br/>(D15 to D8) of data bus is enabled</li> </ul>                             |
| Low-low write/<br>lower-lower byte<br>select  | LLWR/LLB | Output | <ul> <li>Strobe signal indicating that the basic<br/>ROM, or address/data multiplexed I/O<br/>written to, and the lower byte (D7 to D</li> </ul>                        |

Output

Output

AS/AH

Dao oyolo olari

Address strobe/ address hold

RENESAS

Strobe signal indicating that the byte of SRAM space is accessed, and the low (D7 to D0) of data bus is enabled

Rev.1.00 Sep. 08, 2005 Pag

REJ09

bus is enabled

orginal indicating that the bas eyele has st

Strobe signal indicating that the basic

control SRAM, or burst ROM space is and address output on address bus is

|  |       |        | master   |
|--|-------|--------|--|
| Bus request acknowledge                    | BACK  | Output | Acknowledge signal indicating that bus has released to external bus master                                       |
| Bus request output                         | BREQO | Output | External bus request signal used when into master accesses external address space in external-bus released state |
| Data transfer<br>acknowledge 3<br>(DMAC_3) | DACK3 | Output | Data transfer acknowledge signal for DMA0 single address transfer  |
| Data transfer<br>acknowledge 2<br>(DMAC_2) | DACK2 | Output | Data transfer acknowledge signal for DMA0 single address transfer  |
| Data transfer                              | DACK1 | Output | Data transfer acknowledge signal for DMA   |

Output

Output

Input

Input

Wait request signal when accessing extern

Request signal for release of bus to extern

Data transfer acknowledge signal for DMA

address space.

single address transfer

single address transfer

External bus clock

DACK0

Вφ

WAIT

BREQ



Wait

Bus request

acknowledge 1 (DMAC\_1) Data transfer

acknowledge 0

External bus clock

(DMAC\_0)

Rev.1.00 Sep. 08, 2005 Page 156 of 966

| CS3      |        |        | _ | 0 | 0 | 0 |   |   | 0 | 0 |        |
|----------|--------|--------|---|---|---|---|---|---|---|---|--------|
| CS4      | _      |        | _ | 0 | 0 | 0 | _ | _ | 0 | 0 |        |
| CS5      |        |        |   | 0 | 0 | 0 |   |   | 0 | 0 |        |
| CS6      |        |        | _ | 0 | 0 | 0 |   |   | 0 | 0 |        |
| CS7      |        |        |   | 0 | 0 | 0 |   | _ | 0 | 0 |        |
| BS       |        |        | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |        |
| RD/WR    |        |        |   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |        |
| ĀS       | Output | Output | _ | 0 | 0 | 0 | 0 | 0 |   |   |        |
| ĀH       |        |        | _ |   |   |   | _ |   | 0 | 0 |        |
| RD       | Output | Output | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |        |
| LHWR/LUB | Output | Output | _ | 0 |   | 0 | 0 | _ | 0 |   |        |
| LLWR/LLB | Output | Output |   | 0 | 0 | 0 | 0 | 0 | 0 | 0 |        |
| WAIT     | _      | _      | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Contro |

—: Not used as a bus control signal (used as a port input when initialized)

.

[Legend]

O: Used as a bus control signal




Figure 6.7 Address Space Area Division

be set to 1 when outputting signals  $\overline{CS1}$  to  $\overline{CS7}$ .

In on-chip ROM enabled extended mode, pins  $\overline{CSO}$  to  $\overline{CS7}$  are all placed in the input stareset and so the corresponding PFCR bits should be set to 1 when outputting signals  $\overline{CSO}$ 

The PFCR can specify multiple  $\overline{CS}$  outputs for a pin. If multiple  $\overline{CSn}$  outputs are specific single pin by the PFCR,  $\overline{CS}$  to be output are generated by mixing all the  $\overline{CS}$  signals. In the settings for the external bus interface areas in which the  $\overline{CSn}$  signals are output to a should be the same.

Figure 6.9 shows the signal output timing when the  $\overline{\text{CS}}$  signals to be output to areas 5 an output to the same pin.




Figure 6.8  $\overline{CSn}$  Signal Output Timing (n = 0 to 7)

## Figure 6.9 Timing When $\overline{\text{CS}}$ Signal is Output to the Same Pin

### **6.5.4** External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycle strobe assert/negate timings can be set for each area in the external address space. The but and the number of access cycles for both on-chip memory and internal I/O registers are fit are not affected by the external bus settings.

### (1) Type of External Bus Interface

Four types of external bus interfaces are provided and can be selected in area units. Table shows each interface name, description, area name to be set for each interface. Table 6.5 areas that can be specified for each interface. The initial state of each area is a basic bus i

Table 6.4 Interface Names and Area Names

| Interface                              | Description  | Area Name                   |
|--|--|-----------------------------|
| Basic interface                        | Directly connected to ROM and RAM  | Basic bus space             |
| Byte control SRAM interface            | Directly connected to byte SRAM with byte control pin                                | Byte control SRAM sp        |
| Burst ROM interface                    | Directly connected to the ROM that allows page access                                | Burst ROM space             |
| Address/data multiplexed I/O interface | Directly connected to the peripheral LSI that requires address and data multiplexing | Address/data multiple space |

### (2) Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bu selected functions as an 8-bit access space and an area for which a 16-bit bus is selected as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O spac

The initial state of the bus width is specified by the operating mode.

or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access and 8-bit access space, 8-bit acce 16-bit access space, 16-bit bus mode is set.

#### **(3) Endian Format**

Though the endian format of this LSI is big endian, data can be converted into little end when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to L

ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be l

Rev.1.00 Sep. 08, 2005 Pag

Number of access cycles in the basic bus interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of  $\overline{CS}$  extension cycles (0, 1, 2)

[+ number of external wait cycles by the  $\overline{WAIT}$  pin]

Assertion period of the chip select signal can be extended by CSACR.

#### **Byte Control SRAM Interface (b)**

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

Number of access cycles in byte control SRAM interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of  $\overline{CS}$  extension cycles (0, 1, 2) [+ number of external wait cycles by the  $\overline{WAIT}$  pin]

### **Burst ROM Interface**

The number of access cycles at full access in the burst ROM interface is the same as that basic bus interface. The number of access cycles in the burst access can be specified as of eight cycles by the BSTS bit in BROMCR.

> Number of access cycles in the burst ROM interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of  $\overline{\text{CS}}$  extension cycles (0, 1)

[+number of external wait cycles by the WAIT pin]

+ number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)

Table 6.6 lists the number of access cycles for each interface.

**Table 6.6** Number of Access Cycles

| Basic bus interface          | =     | Th            | +T1           | +T2 |          |               |               | +Tt   |                       |               |
|------------------------------|-------|---------------|---------------|-----|----------|---------------|---------------|-------|-----------------------|---------------|
|                              |       | [0,1]         | [1]           | [1] |          |               |               | [0,1] |                       |               |
|                              | =     | Th            | +T1           | +T2 | +Tpw     | +Ttw          | +T3           | +Tt   |                       |               |
|                              |       | [0,1]         | [1]           | [1] | [0 to 7] | [n]           | [1]           | [0,1] |                       |               |
| Byte control SRAM interface  | =     | Th            | +T1           | +T2 |          |               |               | +Tt   |                       | -             |
|                              |       | [0,1]         | [1]           | [1] |          |               |               | [0,1] |                       |               |
|                              | =     | Th            | +T1           | +T2 | +Tpw     | +Ttw          | +T3           | +Tt   |                       |               |
|                              |       | [0,1]         | [1]           | [1] | [0 to 7] | [n]           | [1]           | [0,1] |                       |               |
| Burst ROM interface          | =     | Th            | +T1           | +T2 |          |               |               |       | +Tb                   |               |
|                              |       | [0,1]         | [1]           | [1] |          |               |               |       | [(1 to 8) $\times$ m] | [(2 to 3      |
| •                            | =     | Th            | +T1           | +T2 | +Tpw     | +Ttw          | +T3           |       | +Tb                   |               |
|                              |       | [0,1]         | [1]           | [1] | [0 to 7] | [n]           | [1]           |       | [(1 to 8) $\times$ m] | [(2 to 11 + n |
| Address/data multiplexed I/O | = Tma | +Th           | +T1           | +T2 |          |               |               | +Tt   |                       |               |
| interface                    | [2,3] | [0,1]         | [1]           | [1] |          |               |               | [0,1] |                       |               |
| -                            | = Tma | +Th           | +T1           | +T2 | +Tpw     | +Ttw          | +T3           | +Tt   |                       |               |
|                              | [2,3] | [0,1]         | [1]           | [1] | [0 to 7] | [n]           | [1]           | [0,1] |                       |               |
|                              |       | $\overline{}$ | $\overline{}$ |     |          | $\overline{}$ | $\overline{}$ |       |                       |               |

[Legend]

Numbers: Number of access cycles

n: Pin wait (0 to  $\infty$ )

m: Number of burst accesses (0 to 63)

### (5) Strobe Assert/Negate Timings

The assert and negate timings of the strobe signals can be modified as well as number of cycles.

- Read strobe (RD) in the basic bus interface
- Chip select assertion period extension cycles in the basic bus interface
- $\bullet \quad \text{Data transfer acknowledge } (\overline{DACK3} \text{ to } \overline{DACK0}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address transfer acknowledge } (\overline{DACK3}) \text{ output for DMAC single address } (\overline{DACK3}) \text{ output for DMAC sin$



Rev.1.00 Sep. 08, 2005 Pag

selected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 6.7 the external interface of area 0.

**Table 6.7** Area 0 External Interface

|                             | Register Setting |                  |  |  |
|-----------------------------|------------------|------------------|--|--|
| Interface                   | BSRM0 of BROMCR  | BCSEL0 of SRAMCR |  |  |
| Basic bus interface         | 0                | 0                |  |  |
| Byte control SRAM interface | 0                | 1                |  |  |
| Burst ROM interface         | 1                | 0                |  |  |
| Setting prohibited          | 1                | 1                |  |  |

Rev.1.00 Sep. 08, 2005 Page 164 of 966 REJ09B0219-0100



| Interface                   | BSRM1 of BROMCR | BCSEL1 of SRAMCE |  |  |
|-----------------------------|-----------------|------------------|--|--|
| Basic bus interface         | 0               | 0                |  |  |
| Byte control SRAM interface | 0               | 1                |  |  |
| Burst ROM interface         | 1               | 0                |  |  |
| Setting prohibited          | 1               | 1                |  |  |

Register Setting

### (3) Area 2

In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the  $\overline{\text{CS2}}$  signal can be output.

Either the basic bus interface or byte control SRAM interface can be selected for area 2 BCSEL2 in SRAMCR. Table 6.9 shows the external interface of area 2.

Table 6.9 Area 2 External Interface

|                             | Register Setting |  |  |  |
|-----------------------------|------------------|--|--|--|
| Interface                   | BCSEL2 of SRAMCR |  |  |  |
| Basic bus interface         | 0                |  |  |  |
| Byte control SRAM interface | 1                |  |  |  |



Rev.1.00 Sep. 08, 2005 Pag REJ09

| MPXE3 of MPXCR | BCSEL3 of SRAMCR        |
|----------------|-------------------------|
| 0              | 0                       |
| 0              | 1                       |
| 1              | 0                       |
| 1              | 1                       |
|                | MPXE3 of MPXCR  0  0  1 |

Register Setting

## (5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the  $\overline{\text{CS4}}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM

Table 6.11 Area 4 External Interface

Table 6.11 shows the external interface of area 4.

|  | Register Setting |                  |  |  |
|--|------------------|------------------|--|--|
| Interface                              | MPXE4 of MPXCR   | BCSEL4 of SRAMCR |  |  |
| Basic bus interface                    | 0                | 0                |  |  |
| Byte control SRAM interface            | 0                | 1                |  |  |
| Address/data multiplexed I/O interface | 1                | 0                |  |  |
| Setting prohibited                     | 1                | 1                |  |  |



SRAMCR. Table 6.12 shows the external interface of area 5.

# Table 6.12 Area 5 External Interface

|  | Register Setting |                 |  |  |  |  |  |
|--|------------------|-----------------|--|--|--|--|--|
| Interface                              | MPXE5 of MPXCR   | BCSEL5 of SRAMC |  |  |  |  |  |
| Basic bus interface                    | 0                | 0               |  |  |  |  |  |
| Byte control SRAM interface            | 0                | 1               |  |  |  |  |  |
| Address/data multiplexed I/O interface | 1                | 0               |  |  |  |  |  |
| Setting prohibited                     | 1                | 1               |  |  |  |  |  |



|  |                | ogioto: oottiiig |
|--|----------------|------------------|
| Interface                              | MPXE6 of MPXCR | BCSEL6 of SRAMCR |
| Basic bus interface                    | 0              | 0                |
| Byte control SRAM interface            | 0              | 1                |
| Address/data multiplexed I/O interface | 1              | 0                |
| Setting prohibited                     | 1              | 1                |

Register Setting

## (8) Area 7

Area 7 includes internal I/O registers. In external extended mode, area 7 other than internal register area is external address space.

When area 7 external address space is accessed, the  $\overline{CS7}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 6.14 shows the external interface of area 7.

Table 6.14 Area 7 External Interface

| Register Setting |                  |  |  |  |
|------------------|------------------|--|--|--|
| MPXE7 of MPXCR   | BCSEL7 of SRAMCR |  |  |  |
| 0                | 0                |  |  |  |
| 0                | 1                |  |  |  |
| 1                | 0                |  |  |  |
| 1                | 1                |  |  |  |
|                  |                  |  |  |  |

Rev.1.00 Sep. 08, 2005 Page 168 of 966



amount of data that can be accessed at one time is one byte: a word access is performed byte accesses, and a longword access, as four byte accesses.

Figures 6.10 and 6.11 illustrate data alignment control for the 8-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

|              |                   |                 |              |           | Strobe s<br>LHWR/LUB<br>L |
|--------------|-------------------|-----------------|--------------|-----------|---------------------------|
|              |                   |                 |              |           | RI<br>                    |
| Data<br>Size | Access<br>Address | Access<br>Count | Bus<br>Cycle | Data Size | Data b<br>[D15 D8]        |
| Byte         | n                 | 1               | 1st          | Byte      |                           |
|              |                   |                 | 1st          | Byte      |                           |
| Word         | n                 | 2               | 2nd          | Byte      |                           |
| Longword     | n                 | 4               | 1st          | Byte      |                           |
|              |                   |                 | 2nd          | Byte      |                           |
|              |                   |                 | 3rd          | Byte      |                           |
|              |                   |                 | 4th          | Byte      |                           |

Figure 6.10 Access Sizes and Data Alignment Control for 8-Bit Access Space (Bi

Rev.1.00 Sep. 08, 2005 Pag

| Figure 6.11 | Access Sizes and | Data Ali | onment ( | ontrol for 8-Rit Acce | es Sne |
|-------------|------------------|----------|----------|-----------------------|--------|
|             |                  | 4th      | Byte     |                       |        |
|             |                  | 3rd      | Byte     |                       |        |
|             |                  | 2nd      | Byte     |                       |        |

Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Spa (Little Endian)

## (2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bu D0) are used for accesses. The amount of data that can be accessed at one time is one byt word.

shows the data alignment when the data endian format is specified as big endian. Figure 6 shows the data alignment when the data endian format is specified as little endian.

Figures 6.12 and 6.13 illustrate data alignment control for the 16-bit access space. Figure

In big endian, byte access for an even address is performed by using the upper byte data byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.



| Longword | Even          | 2 | 1st | Word | 3        |
|----------|---------------|---|-----|------|----------|
|          | (2n)          |   | 2nd | Word | <u> </u> |
|          | Odd<br>(2n+1) | 3 | 1st | Byte |          |
|          | (211+1)       |   | 2nd | Word |          |
|          |               |   | 3rd | Byte | [        |

Figure 6.12 Access Sizes and Data Alignment Control for 16-Bit Access Space (Bi

|                |                   |                 |              |           | Strob<br>LHWR/LU |
|----------------|-------------------|-----------------|--------------|-----------|------------------|
|                |                   |                 |              |           |                  |
| Access<br>Size | Access<br>Address | Access<br>Count | Bus<br>Cycle | Data Size | D15              |
| Byte           | Even<br>(2n)      | 1               | 1st          | Byte      |                  |
|                | Òdd<br>(2n+1)     | 1               | 1st          | Byte      | 7                |
| Word           | Even<br>(2n)      | 1               | 1st          | Word      | 15               |
|                | Odd<br>(2n+1)     | 2               | 1st          | Byte      | 7: : : : : :     |
|                | (=)               |                 | 2nd          | Byte      |                  |
| Longword       | Even              | 2               | 1st          | Word      | 15               |
|                | (2n)              |                 | 2nd          | Word      | 31               |
|                | Odd<br>(2n+1)     | 3               | 1st          | Byte      | 7                |
|                | (21171)           |                 | 2nd          | Word      | 23               |
|                |                   |                 | 3rd          | Byte      |                  |
|                |                   |                 |              |           |                  |

Figure 6.13 Access Sizes and Data Alignment Control for 16-Bit Access Sp (Little Endian)

accessed (8-bit access space or 16-bit access space), the data size, and endian format whe accessing external address space,. For details, see section 6.5.6, Endian and Data Alignment

# 6.6.2 I/O Pins Used for Basic Bus Interface

Table 6.15 shows the pins used for basic bus interface.

Table 6.15 I/O Pins for Basic Bus Interface

LLWR

| Name            | Symbol       | I/O    | Function  |
|-----------------|--------------|--------|---|
| Bus cycle start | BS           | Output | Signal indicating that the bus cycle has start                                  |
| Address strobe  | e AS* Output |        | Strobe signal indicating that an address out address bus is valid during access |
| Read strobe     | RD           | Output | Strobe signal indicating the read access  |
| Read/write      | vrite RD/WR  |        | Signal indicating the data bus input or outpu direction                         |
| Low-high write  | LHWR         | Output | Strobe signal indicating that the upper byte (D8) is valid during write access  |

Strobe signal indicating that the lower byte (

D0) is valid during write access

Output

output and does not function as the  $\overline{AS}$  output.

Rev.1.00 Sep. 08, 2005 Page 172 of 966

REJ09B0219-0100

Low-low write






Figure 6.14 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Ac

Rev.1.00 Sep. 08, 2005 Pag




Figure 6.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Add




Figure 6.16 16-Bit 2-State Access Space Bus Timing (Word Access for Even A




Figure 6.17 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Add






Figure 6.18 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Ac




Figure 6.19 16-Bit 3-State Access Space Bus Timing (Word Access for Even Ad

### Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding is set to 1, wait input by means of the  $\overline{WAIT}$  pin is enabled. When the external address s accessed in this state, a program wait (Tpw) is first inserted according to the WTCRA at WTCRB settings. If the  $\overline{\text{WAIT}}$  pin is low at the falling edge of B $\phi$  in the last T2 or Tpw another Ttw cycle is inserted until the WAIT pin is brought high. The pin wait insertion effective when the Tw cycles are inserted to seven cycles or more, or when the number cycles to be inserted is changed according to the external devices. The WAITE bit is conall areas. For details on ICR, see section 9, I/O port.




Figure 6.20 Example of Wait Cycle Insertion Timing

Rev.1.00 Sep. 08, 2005 Page 180 of 966






Figure 6.21 Example of Read Strobe Timing

3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt inserted the basic bus cycle, or only one of these, can be specified for individual areas. Insertion of insertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) in CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).

Rev.1.00 Sep. 08, 2005 Page 182 of 966






Figure 6.22 Example of Timing when Chip Select Assertion Period is Exten




Figure 6.23 DACK Signal Output Timing

Rev.1.00 Sep. 08, 2005 Page 184 of 966



# 6.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area as burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting and byte control SRAM interface cannot be used.

## 6.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control S space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specific access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 6.5.6, Endian and Data Alignment.



Rev.1.00 Sep. 08, 2005 Pag

|           |           | strobe                  |        | output on the address bus is valid v<br>basic bus interface space or byte o<br>SRAM space is accessed |
|-----------|-----------|-------------------------|--------|---|
| CSn       | CSn       | Chip select             | Output | Strobe signal indicating that area n selected   |
| RD        | RD        | Read strobe             | Output | Output enable for the SRAM when control SRAM space is accessed  |
| RD/WR     | RD/WR     | Read/write              | Output | Write enable signal for the SRAM v byte control SRAM space is access                                  |
| LHWR/LUB  | LUB       | Lower-upper byte select | Output | Upper byte select when the 16-bit to control SRAM space is accessed                                   |
| LLWR/LLB  | LLB       | Lower-lower byte select | Output | Lower byte select when the 16-bit to control SRAM space is accessed                                   |
| WAIT      | WAIT      | Wait                    | Input  | Wait request signal used when an address space is accessed  |
| A20 to A0 | A20 to A0 | Address pin             | Output | Address output pin  |
| D15 to D0 | D15 to D0 | Data pin                | Input/ | Data input/output pin   |

Address

Output

Strobe signal indicating that the ad

Rev.1.00 Sep. 08, 2005 Page 186 of 966

AS/AH

AS



RENESAS

output




Figure 6.24 16-Bit 2-State Access Space Bus Timing

Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 6.25 16-Bit 3-State Access Space Bus Timing

Rev.1.00 Sep. 08, 2005 Page 188 of 966 REJ09B0219-0100

RENESAS

For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding Dicleared to 0, and the ICR bit is set to 1, wait input by means of the  $\overline{\text{WAIT}}$  pin is enabled details on DDR and ICR, refer to section 9, I/O ports.

Figure 6.26 shows an example of wait cycle insertion timing.






Figure 6.26 Example of Wait Cycle Insertion Timing

Rev.1.00 Sep. 08, 2005 Page 190 of 966



cycle in the same way as the basic bus interface. For details, refer to section 6.6.6, Exter Chip Select  $(\overline{CS})$  Assertion Period.

# 6.7.8 DACK Signal Output Timing

For DMAC single address transfers, the  $\overline{DACK}$  signal assert timing can be modified by DKC bit in BCR1.

Figure 6.27 shows the  $\overline{DACK}$  signal output timing. Setting the DKC bit to 1 asserts the signal a half cycle earlier.




Figure 6.27 DACK Signal Output Timing



Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only CPU read accesses. Other acce performed with the similar method to the basic bus interface.

### 6.8.1 **Burst ROM Space Setting**

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

#### 6.8.2 **Data Bus**

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM int space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus ( D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 6.5.6, Endian and Data Alignment.

| Read/write         | RD/WR      | Output | Signal indicating the data bus input or outpu direction                        |
|--------------------|------------|--------|--|
| Low-high write     | LHWR Ou    |        | Strobe signal indicating that the upper byte (D8) is valid during write access |
| Low-low write      | LLWR       | Output | Strobe signal indicating that the lower byte (D0) is valid during write access |
| Chip select 0 to 7 | CS0 to CS7 | Output | Strobe signal indicating that the area is sele                                 |
| Wait               | WAIT       | Input  | Wait request signal used when an external a space is accessed                  |

Output

Strobe signal indicating the read access

Rev.1.00 Sep. 08, 2005 Page 194 of 966

Read strobe

RD

RENESAS

The basic access timing for burst ROM space is shown in figures 6.28 and 6.29.




Figure 6.28 Example of Burst ROM Access Timing (ASTn = 1, Two Burst C

Rev.1.00 Sep. 08, 2005 Pag




Figure 6.29 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cy

The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus in

## **6.8.7** Extension of Chip Select (CS) Assertion Period

after the burst access cycles.

In the burst ROM interface, the extension cycles can be inserted in the same way as the interface.

For the burst ROM space, the burst access can be enabled only in read access by the CP case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension be inserted only before the full access cycle. Note that no extension cycle can be inserted

In accesses other than read accesses by the CPU, the burst ROM space is equivalent to t bus interface space. Accordingly, extension cycles can be inserted before and after the b cycles.

MPXCR.

# 6.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table shows the relationship between the bus width and address output.

Table 6.18 Address/Data Multiplex

|           |         |     | Data Pins |     |     |     |     |     |     |     |     |     |     |     |     |    |
|-----------|---------|-----|-----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| Bus Width | Cycle   | PI7 | PI6       | PI5 | PI4 | PI3 | PI2 | PI1 | PI0 | PH7 | PH6 | PH5 | PH4 | РНЗ | PH2 | P  |
| 8 bits    | Address | -   | -         | -   | -   | -   | -   | -   | -   | A7  | A6  | A5  | A4  | АЗ  | A2  |    |
|           | Data    | -   | -         | -   | -   | -   | -   | -   | -   | D7  | D6  | D5  | D4  | D3  | D2  |    |
| 16 bits   | Address | A15 | A14       | A13 | A12 | A11 | A10 | A9  | A8  | A7  | A6  | A5  | A4  | АЗ  | A2  | Γ, |
|           | Data    | D15 | D14       | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | ı  |

## 6.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space is

accessed, the corresponding address will be output to the address bus.

For details on access size and data alignment, see section 6.5.6, Endian and Data Alignment

Rev.1.00 Sep. 08, 2005 Page 198 of 966



|           |           |                | ·                | space is being read   |
|-----------|-----------|----------------|------------------|---|
| LHWR/LUB  | LHWR      | Low-high write | Output           | Strobe signal indicating that the upper byte D8) is valid when the address/data multiple space is written |
| LLWR/LLB  | LLWR      | Low-low write  | Output           | Strobe signal indicating that the lower byte is valid when the address/data multiplexed written           |
| D15 to D0 | D15 to D0 | Address/data   | Input/<br>output | Address and data multiplexed pins for the address/data multiplexed I/O space.                             |
|           |           |                |                  | Only D7 to D0 are valid when the 8-bit spa specified. D15 to D0 are valid when the 16 specified.          |
| A20 to A0 | A20 to A0 | Address        | Output           | Address output pin  |
|           |           |                |                  |   |

Bus cycle start Output

Input

Output

The  $\overline{AH}$  output is multiplexed with the  $\overline{AS}$  output. At the timing that an area is

as address/data multiplexed I/O, this pin starts to function as the AH output n that this pin cannot be used as the  $\overline{AS}$  output. At this time, when other areas basic bus interface is accessed, this pin does not function as the AS output. area is specified as address/data multiplexed I/O, be aware that this pin func

Output

Output

Address hold

Read strobe

AS/AH

 $\overline{RD}$ 

WAIT

 $\overline{\mathsf{BS}}$ 

RD/WR

Note:

 $\overline{\mathsf{AH}}$ \*

 $\overline{\mathsf{RD}}$ 

WAIT

 $\overline{\mathsf{BS}}$ 

RD/WR

the AS output.

Wait

Read/write

RENESAS

REJ09

Signal to hold an address when the addres multiplexed I/O space is specified

Signal indicating that the address/data mul

Wait request signal used when the externa

Signal indicating the data bus input or outp

Signal to indicate the bus cycle start

space is accessed




Figure 6.30 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)

Rev.1.00 Sep. 08, 2005 Page 200 of 966 REJ09B0219-0100






Figure 6.31 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn =




Figure 6.32 Access Timing of 3 Address Cycles (ADDEX = 1)

Rev.1.00 Sep. 08, 2005 Page 202 of 966 REJ09B0219-0100

RENESAS

in the same way as in basic bus interface. For details, refer to section 6.6.5, Read Strobe Timing.

Figure 6.33 shows an example when the read strobe timing is modified.






Figure 6.33 Read Strobe Timing






Figure 6.34 Chip Select (CS) Assertion Period Extension Timing in Data C




Figure 6.35 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)

Rev.1.00 Sep. 08, 2005 Page 206 of 966

REJ09B0219-0100

Вφ






Figure 6.36 DACK Signal Output Timing

- 1. When read cycles of different areas in the external address space occur consecutively
- When an external write cycle occurs immediately after an external read cycle
- $3. \ \ When an external read cycle occurs immediately after an external write cycle$
- 4. When an external access occurs immediately after a DMAC single address transfer (v

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output data previously accessed device and data from a subsequently accessed device.

specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits ID to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions t idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions shown above.

Table 6.20 shows the correspondence between conditions 1 to 4 and number of idle cycle inserted for each area. Table 6.21 shows the correspondence between the number of idle be inserted specified by settings A and B, and number of cycles to be inserted.



REJ09B0219-0100

and write and previously accessed area.

cycle)

| Read after write 2                         | 0     |    | _           | Invalid |
|--|-------|----|-------------|---------|
|  | 1     |    | <del></del> | A       |
| External access after single address 3     | 0     |    | _           | Invalid |
| transfer                                   | 1     |    | _           | A       |
| [Legend]                                   |       |    |             |         |
| A: Number of idle cycle insertion A is sel | ected | d. |             |         |

**Table 6.21 Number of Idle Cycle Insertions** 

B: Number of idle cycle insertion B is selected.

Invalid: No idle cycle is inserted for the corresponding condition.

|        | Bit Settings |        |        |              |  |  |  |
|--------|--------------|--------|--------|--------------|--|--|--|
| -      | Α            |        | В      |              |  |  |  |
| IDLCA1 | IDLCA0       | IDLCB1 | IDLCB0 | Number of Cy |  |  |  |
| _      | _            | 0      | 0      | 0            |  |  |  |
| 0      | 0            | _      | _      | 1            |  |  |  |
| 0      | 1            | 0      | 1      | 2            |  |  |  |
| 1      | 0            | 1      | 0      | 3            |  |  |  |
| 1      | 1            | 1      | 1      | 4            |  |  |  |

в в в

В

and a data conflict is prevented.




Figure 6.37 Example of Idle Cycle Operation (Consecutive Reads in Different A

Rev.1.00 Sep. 08, 2005 Page 210 of 966






Figure 6.38 Example of Idle Cycle Operation (Write after Read)




Figure 6.39 Example of Idle Cycle Operation (Read after Write)

Rev.1.00 Sep. 08, 2005 Page 212 of 966






Figure 6.40 Example of Idle Cycle Operation (Write after Single Address Transf




Figure 6.41 Idle Cycle Insertion Example

Rev.1.00 Sep. 08, 2005 Page 214 of 966 REJ09B0219-0100

RENESAS




Figure 6.42 Relationship between Chip Select  $(\overline{CS})$  and Read  $(\overline{RD})$ 

| Normal space              | Normal               | _ | 0 | _ | _ | _ | _       |
|---------------------------|----------------------|---|---|---|---|---|---------|
| write                     | space read           | _ | 1 |   |   |   | 0 0 1 1 |
| Single                    | Normal<br>space read | 0 | _ | _ | _ | _ | _       |
| address<br>transfer write |                      | 1 | _ | _ | _ | _ | 0       |
| dansior with              |                      |   |   |   |   |   | 0       |

1 0

1

Normal space Normal

read

space write



0

1

1

0

0

1

0

0

1

1

0

1

0

1

0

1

0

1

0

1

0

1

1

0

1

0

1

0

1

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

0 cycle ir

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

| AS                 | nigri |  |
|--------------------|-------|--|
| RD                 | High  |  |
| BS                 | High  |  |
| RD/WR              | High  |  |
| ĀH                 | low   |  |
| LHWR, LLWR         | High  |  |
| DACKn (n = 3 to 0) | High  |  |
|                    |       |  |
|                    |       |  |

In external extended mode, when the BRLE bit in BCR1 is set to 1 and the ICR bits for the corresponding pin are set to 1, the bus can be released to the external. Driving the BREQ issues an external bus request to this LSI. When the BREQ pin is sampled, at the prescrib timing, the BACK pin is driven low, and the address bus, data bus, and bus control signal placed in the high-impedance state, establishing the external bus released state. For detail DDR and ICR, see section 9, I/O Ports.

the internal bus. When the CPU, DTC, or DMAC attempts to access the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the exter master to be canceled.

If the BREQOE bit in BCR1 is set to 1, the BREQO pin can be driven low when any of the second second

In the external bus released state, the CPU, DTC, and DMAC can access the internal space

following requests are issued, to request cancellation of the bus request externally.

• When the CPU, DTC, or DMAC attempts to access the external address space

• When a SLEEP instruction is executed to place the chip in software standby mode or

- module-clock-stop mode
- When SCKCR is written to for setting the clock frequency

follows:

If an external bus release request and external access occur simultaneously, the priority is


(High) External bus release > External access by CPU, DTC, or DMAC (Low)



| ,                  | •              |
|--------------------|----------------|
| ĀS                 | High impedance |
| AH                 | High impedance |
| RD/WR              | High impedance |
| RD                 | High impedance |
| LUB, LLB           | High impedance |
| THWR, TLWR         | High impedance |
| DACKn (n = 3 to 0) | High level     |
|                    |                |
|                    |                |

nigh impedance

CSII (II = 7 10 0)



- [1] A low level of the  $\overline{BREQ}$  signal is sampled at the rising edge of the B $\phi$  signal.
- [2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles o more after the low level of the BREQ signal is sampled.
- [3] The BACK signal is driven low, releasing bus to the external bus master.
   [4] The BREQ signal state sampling is continued in the external bus released state.
- [4] The BREQ signal state sampling is continued in the external b
- [6] The external bus released cycles are ended one cycle after the BREQ signal is driven high.
- [7] When the external space is accessed by an internal bus master during external bus released while the BR bit is set to 1, the BREQO signal goes low.
   [8] Normally the BREQO signal goes high at the rising edge of the BACK signal.

Figure 6.43 Bus Released State Transition Timing

Rev.1.00 Sep. 08, 2005 Page 220 of 966



| Access Space      | Access | Number of Access                |
|-------------------|--------|---------------------------------|
| On-chip ROM space | Read   | One I                           |
|                   | Write  | Three Iφ cycles                 |
| On-chip RAM space | Read   | One I <sub>\$\phi\$</sub> cycle |
|                   | Write  | One Iφ cycle                    |
|                   |        |                                 |

according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1:n, synchronization cycles using a clock div to n-1 are inserted for register access in the same way as for external bus clock division.

In access to the registers for on-chip peripheral modules, the number of access cycles di

Table 6.26 lists the number of access cycles for registers of on-chip peripheral modules.

Table 6.26 Number of Access Cycles for Registers of On-Chip Peripheral Module

**Number of Cycles** 

| Module to be Accessed  | Read                        | Write    | Write Data Buffer |
|--|-----------------------------|----------|-------------------|
| DMAC registers   | Two Iø                      |          | Disabled          |
| MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers | Two Iφ                      | Three Iφ | Disabled          |
| I/O port registers of PFCR and WDT   | Two Pø                      | Three Pø | Disabled          |
| I/O port registers other than PFCR and PORTM, TPU, PPG, TMR, SCI, SCI0 to SCI2, SCI4, A/D, and D/A registers                     | Two Pφ                      |          | Enabled           |
| I/O port registers of PORTM,   | Three P <sub>\$\phi\$</sub> |          | Enabled           |

USB, SCI5, and SCI6

the first two cycles. However, from the next cycle onward, internal accesses (on-chip mer internal I/O register read/write) and the external address space write rather than waiting u ends are executed in parallel.




Figure 6.44 Example of Timing when Write Data Buffer Function is Used

performed in the first two cycles. However, from the next cycle onward an internal mem external access and internal I/O register write are executed in parallel rather than waiting ends.




Figure 6.45 Example of Timing when Peripheral Module Write Data Buffer Function is Used



Rev.1.00 Sep. 08, 2005 Pag

## 6.14.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, so request acknowledge signal to the bus master. If there are bus requests from more than or master, the bus request acknowledge signal is sent to the one with the highest priority. W master receives the bus request acknowledge signal, it takes possession of the bus until this canceled.

The priority of the internal bus arbitration:

(High) DMAC > DTC > CPU (Low)

The priority of the external bus arbitration:

(High) External bus release request > External access by the CPU, DTC, and DMAC

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. It case, the priority between the DMAC and DTC does not change.

An internal bus access by the CPU, DTC, or DMAC and an external bus access by an extrelease request can be executed in parallel.

Rev.1.00 Sep. 08, 2005 Page 224 of 966



The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction

instruction. (In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

• From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condi a cycle corresponding the write cycle)

#### (2) **DTC**

The DTC sends the internal bus arbiter a request for the bus when an activation request generated. When the DTC accesses an external bus space, the DTC first takes control of from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycle master whose priority is higher than the DTC requests the bus, the DTC transfers the bu higher priority bus master. If the IBCCS bit in BCR2 is set to 1, the DTC transfers the b CPU.

Note, however, that the bus cannot be transferred in the following cases.



After the DMAC takes control of the bus, it may continue the transfer processing cycles of the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

Between the read cycle in the dual-address mode and the write cycle corresponding to cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the bus in the bus in the following of the bus in the b

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

### (4) External Bus Release

When the  $\overline{BREQ}$  pin goes low and an external bus release request is issued while the BR BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to the bus a

External bus release can be performed on completion of an external bus cycle.



other than an instruction fetch access.

# (2) External Bus Release Function and All-Module-Clock-Stop Mode

with the setting for all peripheral module clocks to be stopped (MSTPCRA and MSTPC H'FFFFFFFF) or for operation of the 8-bit timer module alone (MSTPCRA and MSTPC H'F[E to 0]FFFFFF), and a transition is made to the sleep state, the all-module-clock-stopentered in which the clock is also stopped for the bus controller and I/O ports. For detail section 22, Power-Down Modes.

In this LSI, if the ACSE bit in MSTPCRA is set to 1, and then a SLEEP instruction is ex

In this state, the external bus release function is halted. To use the external bus release for sleep mode, the ACSE bit in MSTPCR must be cleared to 0. Conversely, if a SLEEP insplace the chip in all-module-clock-stop mode is executed in the external bus released statement to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

### (3) External Bus Release Function and Software Standby

In this LSI, internal bus master operation does not stop even while the bus is released, at the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEF instruction to place the chip in software standby mode is executed while the external bus released, the transition to software standby mode is deferred and performed after the bus recovered.

Also, since clock oscillation halts in software standby mode, if the BREQ signal goes lo mode, indicating an external bus release request, the request cannot be answered until the recovered from the software standby mode.

Note that the  $\overline{BACK}$  and  $\overline{BREQO}$  pins are both in the high-impedance state in software mode.



Rev.1.00 Sep. 08, 2005 Page 228 of 966

DMAC activation methods are auto-request, on-chip module interrupt, and external CPU activates (cycle stealing or burst access can be sel-Auto request: On-chip module interrupt: Interrupt requests from on-chip peripheral modules can

as an activation source Low level or falling edge detection of the  $\overline{DREO}$  signal External request:

selected. External request is available for all four chann

In block transfer mode, low level detection is only avail Dual or single address mode can be selected as address mode

Dual address mode: Both source and destination are specified by addresses Single address mode: Either source or destination is specified by the DREQ signal a

other is specified by address Normal, repeat, or block transfer can be selected as transfer mode

Normal transfer mode: One byte, one word, or one longword data is transferred single transfer request

Repeat transfer mode: One byte, one word, or one longword data is transferred

Repeat size of data is transferred and then a transfer add returns to the transfer start address Up to 65536 transfers (65,536 bytes/words/longwords)

single transfer request

as repeat size One block data is transferred at a single transfer request

Block transfer mode: Up to 65,536 bytes/words/longwords can be set as block

Rev.1.00 Sep. 08, 2005 Pag

Data is divided according to its address (byte or word) when it is transferred

Data is divided decording to its address (byte of word) when it is transferit

Two types of interrupts can be requested to the CPU

A transfer end interrupt is generated after the number of data specified by the transfer is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.

Rev.1.00 Sep. 08, 2005 Page 230 of 966

RENESAS




Figure 7.1 Block Diagram of DMAC

Rev.1.00 Sep. 08, 2005 Pag REJ09

|   | DMA transfer acknowledge 1 | DACK1 | Output | Channel 1 single address acknowledge |
|---|----------------------------|-------|--------|--------------------------------------|
|   | DMA transfer end 1         | TEND1 | Output | Channel 1 transfer end               |
| 2 | DMA transfer request 2     | DREQ2 | Input  | Channel 2 external reque             |
|   | DMA transfer acknowledge 2 | DACK2 | Output | Channel 2 single address acknowledge |
|   | DMA transfer end 2         | TEND2 | Output | Channel 2 transfer end               |
| 3 | DMA transfer request 3     | DREQ3 | Input  | Channel 3 external reque             |
|   | DMA transfer acknowledge 3 | DACK3 | Output | Channel 3 single address acknowledge |
|   | DMA transfer end 3         | TEND3 | Output | Channel 3 transfer end               |

DREQ1

Input

Channel 1 external reque

DMA transfer request 1

Rev.1.00 Sep. 08, 2005 Page 232 of 966

RENESAS

- DIVIA DIOCK SIZE TEGISTET\_U (DDSK\_U)
  - DMA mode control register\_0 (DMDR\_0)
  - DMA address control register\_0 (DACR\_0)
  - DMA module request select register\_0 (DMRSR\_0)

#### Channel 1:

- DMA source address register 1 (DSAR 1)
- DMA destination address register\_1 (DDAR\_1)
- DMA offset register\_1 (DOFR\_1)
- DMA transfer count register\_1 (DTCR\_1)
- DMA block size register\_1 (DBSR\_1)
- DMA mode control register\_1 (DMDR\_1)
- DMA address control register\_1 (DACR\_1)
- DMA module request select register\_1 (DMRSR\_1)

# Channel 2:

- DMA source address register\_2 (DSAR\_2)
- DMA destination address register\_2 (DDAR\_2)
- DMA offset register\_2 (DOFR\_2)
- DMA transfer count register\_2 (DTCR\_2)
- DMA block size register\_2 (DBSR\_2)
- DMA mode control register\_2 (DMDR\_2)
- DMA address control register\_2 (DACR\_2)
- DMA module request select register\_2 (DMRSR\_2)

## 7.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DSA updates the transfer source address every time data is transferred. When DDAR is specifidestination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore.

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

| Bit           | 31  | 30  | 29  | 28  | 27  | 26  | 25  |   |
|---------------|-----|-----|-----|-----|-----|-----|-----|---|
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | F |
| Bit           | 23  | 22  | 21  | 20  | 19  | 18  | 17  |   |
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | F |
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   |   |
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | F |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |   |
| Bit Name      |     | ·   |     |     |     | ·   |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | Ţ |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | F |

Rev.1.00 Sep. 08, 2005 Page 234 of 966



| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 23  | 22  | 21  | 20  | 19  | 18  | 17  |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

| Bit Name      |     |     |     |     |     |     |     |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|               |     |     |     |     |     |     |     |  |

Rev.1.00 Sep. 08, 2005 Page 236 of 966

Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

| Bit           | 31  | 30  | 29  | 28  | 27  | 26  | 25  |   |
|---------------|-----|-----|-----|-----|-----|-----|-----|---|
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |   |
| Bit           | 23  | 22  | 21  | 20  | 19  | 18  | 17  |   |
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |   |
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   |   |
| Bit Name      |     |     |     |     |     |     |     |   |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |   |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |   |
| Bit Name      |     |     |     |     |     |     |     | П |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

| Bit Name      | BKSZ15  | BKSZ14           | BKSZ13 | BKSZ12  | BKSZ11 | BKSZ10 | BKSZ9 | Bł |  |
|---------------|---|------------------|--------|---|--------|--------|-------|----|--|
| Initial Value | 0   | 0                | 0      | 0   | 0      | 0      | 0     |    |  |
| R/W           | R/W   | R/W              | R/W    | R/W   | R/W    | R/W    | R/W   | F  |  |
| Bit           | 7   | 6                | 5      | 4   | 3      | 2      | 1     |    |  |
| Bit Name      | BKSZ7   | BKSZ6            | BKSZ5  | BKSZ4   | BKSZ3  | BKSZ2  | BKSZ1 | Bł |  |
| Initial Value | 0   | 0                | 0      | 0   | 0      | 0      | 0     |    |  |
| R/W           | R/W   | R/W              | R/W    | R/W   | R/W    | R/W    | R/W   | F  |  |
| Bit B         | it Name   | Initial<br>Value | R/W I  | Description   | ı      |        |       |    |  |
| 31 to 16 B    | KSZH31 to   | Undefined        | R/W    | Specify the repeat size or block size.  |        |        |       |    |  |
| BKSZH16       |   |                  | 1      | When H'0001 is set, the repeat or block size is one word, or one longword. When H'0000 is se means the maximum value (refer to table 7.1). DMA is in operation, the setting is fixed. |        |        |       |    |  |
|               | 15 to 0 BKSZ15 to Undefined R/W Indicate the remaining repeat or block size BKSZ0 DMA is in operation. The value is decrement |                  |        |   |        |        |       |    |  |

0

R/W

13

0

R/W

12

0

R/W

11

0

R/W

10

every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load

the same value as the BKSZH bits.

0

R/W

9 BKSZ9

Initial Value

R/W

Bit

0

R/W

15

0

R/W

14

## DMDR controls the DMAC operation.

# • DMDR\_0

| Bit           | 31    | 30    | 29    | 28   | 27     | 26    | 25     |   |
|---------------|-------|-------|-------|------|--------|-------|--------|---|
| Bit Name      | DTE   | DACKE | TENDE |      | DREQS  | NRD   |        |   |
| Initial Value | 0     | 0     | 0     | 0    | 0      | 0     | 0      |   |
| R/W           | R/W   | R/W   | R/W   | R/W  | R/W    | R/W   | R      | I |
| Bit           | 23    | 22    | 21    | 20   | 19     | 18    | 17     |   |
| Bit Name      | ACT   | _     | _     |      | ERRF   | _     | ESIF   |   |
| Initial Value | 0     | 0     | 0     | 0    | 0      | 0     | 0      |   |
| R/W           | R     | R     | R     | R    | R/(W)* | R     | R/(W)* | E |
| Bit           | 15    | 14    | 13    | 12   | 11     | 10    | 9      |   |
| Bit Name      | DTSZ1 | DTSZ0 | MDS1  | MDS0 | TSEIE  |       | ESIE   |   |
| Initial Value | 0     | 0     | 0     | 0    | 0      | 0     | 0      |   |
| R/W           | R/W   | R/W   | R/W   | R/W  | R/W    | R     | R/W    | I |
| Bit           | 7     | 6     | 5     | 4    | 3      | 2     | 1      |   |
| Bit Name      | DTF1  | DTF0  | DTA   |      | _      | DMAP2 | DMAP1  | П |
| Initial Value | 0     | 0     | 0     | 0    | 0      | 0     | 0      |   |
| R/W           | R/W   | R/W   | R/W   | R    | R      | R/W   | R/W    | I |

Note: \* Only 0 can be written to this bit after having been read as 1, to clear the flag.

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

| Illiliai value | U             | U                | U              | U           | U               | U        | U     |
|----------------|---------------|------------------|----------------|-------------|-----------------|----------|-------|
| R/W            | R/W           | R/W              | R/W            | R/W         | R/W             | R        | R/W   |
| Bit            | 7             | 6                | 5              | 4           | 3               | 2        | 1     |
| Bit Name       | DTF1          | DTF0             | DTA            | _           | _               | DMAP2    | DMAP1 |
| Initial Value  | 0             | 0                | 0              | 0           | 0               | 0        | 0     |
| R/W            | R/W           | R/W              | R/W            | R           | R               | R/W      | R/W   |
| Note: * Onl    | y 0 can be wr | itten to this bi | t after having | been read a | s 1, to clear t | he flag. |       |

REJ09B0219-0100



Rev.1.00 Sep. 08, 2005 Page 240 of 966

In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after 1-block size data transfer. If an event which stops (sustains) a transfer o externally, this bit is automatically cleared to 0 the transfer. Operating modes and transfer methods must changed while this bit is set to 1. 0: Disables a data transfer 1: Enables a data transfer (DMA is in operation

- [Clearing conditions]
  - When the specified total transfer size of tra completed
  - When a transfer is stopped by an overflow by a repeat size end
- · When a transfer is stopped by an overflow by an extended repeat size end
- interrupt When clearing this bit to 0 to stop a transfe In block transfer mode, this bit changes after t block transfer.

When a transfer is stopped by a transfer s

- When an address error or an NMI interrup requested
- · In the reset state or hardware standby mo

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|          |       |       |     | 1. Disables 1 LIVD signal output   |
|----------|-------|-------|-----|--|
| 28       | _     | 0     | R/W | Reserved   |
|          |       |       |     | Initial value should not be changed.   |
| 27       | DREQS | 0     | R/W | DREQ Select  |
|          |       |       |     | Selects whether a low level or the falling edge<br>DREQ signal used in external request mode is          |
|          |       |       |     | When a block transfer is performed in external mode, clear this bit to 0.                                |
|          |       |       |     | 0: Low level detection   |
|          |       |       |     | 1: Falling edge detection (the first transfer after<br>transfer enabled is detected on a low level)      |
| 26       | NRD   | 0     | R/W | Next Request Delay   |
|          |       |       |     | Selects the accepting timing of the next transfer  |
|          |       |       |     | <ol> <li>Starts accepting the next transfer request af<br/>completion of the current transfer</li> </ol> |
|          |       |       |     | Starts accepting the next transfer request or<br>after completion of the current transfer                |
| 25, 24   | _     | All 0 | R   | Reserved   |
|          |       |       |     | These bits are always read as 0 and cannot be modified.  |
| 23       | ACT   | 0     | R   | Active State   |
|          |       |       |     | Indicates the operating state for the channel.   |
|          |       |       |     | 0: Waiting for a transfer request or a transfer d state by clearing the DTE bit to 0                     |
|          |       |       |     | 1: Active state  |
| 22 to 20 | ) —   | All 0 | R   | Reserved   |
|          |       |       |     | These bits are always read as 0 and cannot be modified.  |

Rev.1.00 Sep. 08, 2005 Page 242 of 966

|    |      |   |        | [Setting condition]  |
|----|------|---|--------|--|
|    |      |   |        | <ul> <li>When an address error or an NMI interrup<br/>generated</li> </ul>                         |
|    |      |   |        | However, when an address error or an NMI in been generated in DMAC module stop mode, not set to 1. |
| 18 | _    | 0   | R      | Reserved   |
|    |      |   |        | This bit is always read as 0 and cannot be mo  |
| 17 | ESIF | 0   | R/(W)* | Transfer Escape Interrupt Flag   |
|    |      | Indicates that a transfer escape end interrupt requested. A transfer escape end means that is terminated before the transfer counter reactions and the statement of the transfer counter reactions. |        |  |
|    |      | 0: A transfer escape end interrupt has not bee requested  |        |  |
|    |      |   |        | 1: A transfer escape end interrupt has been re   |
|    |      |   |        | [Clearing conditions]  |
|    |      |   |        | • When setting the DTE bit to 1  |
|    |      |   |        | • When clearing to 0 before reading ESIF =   |
|    |      |   |        | [Setting conditions]   |
|    |      |   |        | When a transfer size error interrupt is requ   |
|    |      |   |        | When a repeat size end interrupt is reque-   |
|    |      |   |        | <ul> <li>When a transfer end interrupt by an exten<br/>area overflow is requested</li> </ul>       |

generated [Clearing condition]

• When clearing to 0 after reading ERRF =

Rev.1.00 Sep. 08, 2005 Pag

|    |       |   |     | <ul> <li>When clearing to 0 after reading DTIF = 1 [Setting condition]</li> <li>When DTCR reaches 0 and the transfer is completed</li> </ul> |
|----|-------|---|-----|--|
| 15 | DTSZ1 | 0 | R/W | Data Access Size 1 and 0   |
| 14 | DTSZ0 | 0 | R/W | Select the data access size for a transfer.  |
|    |       |   |     | 00: Byte size (eight bits)   |
|    |       |   |     | 01: Word size (16 bits)  |
|    |       |   |     | 10: Longword size (32 bits)  |
|    |       |   |     | 11: Setting prohibited   |
| 13 | MDS1  | 0 | R/W | Transfer Mode Select 1 and 0   |
| 12 | MDS0  | 0 | R/W | Select the transfer mode.  |
|    |       |   |     | 00: Normal transfer mode   |
|    |       |   |     | 01: Block transfer mode  |
|    |       |   |     | 10: Repeat transfer mode   |

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 244 of 966

RENESAS

11: Setting prohibited

|    |   |      |   |     | <ul> <li>In block transfer mode, the total transfer si<br/>DTCR is less than the block size</li> </ul>   |
|----|---|------|---|-----|--|
|    |   |      |   |     | 0: Disables a transfer size error interrupt requ   |
|    |   |      |   |     | 1: Enables a transfer size error interrupt reque   |
| 10 | 0 | _    | 0 | R   | Reserved   |
|    |   |      |   |     | This bit is always read as 0 and cannot be mo  |
| 9  |   | ESIE | 0 | R/W | Transfer Escape Interrupt Enable   |
|    |   |      |   |     | Enables/disables a transfer escape end interrrequest. When the ESIF bit is set to 1 with this 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the ESIF bit to 0 |
|    |   |      |   |     | 0: Disables a transfer escape end interrupt  |

R/W

8

DTIE

0

• In normal or repeat transfer mode, the total size set in DTCR is less than the data acc

1: Enables a transfer escape end interrupt

Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the DTIF bit to 0

Data Transfer End Interrupt Enable

0: Disables a transfer end interrupt 1: Enables a transfer end interrupt

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|      |     |       |   | 11: External request   |
|------|-----|-------|---|--|
| 5    | DTA | 0     | R/W   | Data Transfer Acknowledge  |
|      |     |       | This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR. |  |
|      |     |       |   | 0: To clear the source in DMA transfer is disable<br>Since the on-chip module interrupt source is<br>cleared in DMA transfer, it should be cleared<br>CPU or DTC transfer.                         |
|      |     |       |   | <ol> <li>To clear the source in DMA transfer is enable<br/>Since the on-chip module interrupt source is<br/>in DMA transfer, it does not require an interr<br/>the CPU or DTC transfer.</li> </ol> |
| 4, 3 | _   | All 0 | R   | Reserved   |
|      |     |       |   | These bits are always read as 0 and cannot be modified.  |
|      |     |       |   |  |

Rev.1.00 Sep. 08, 2005 Page 246 of 966 REJ09B0219-0100

RENESAS

001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

Note: \* Only 0 can be written to, to clear the flag.



| R/W    | V        | R     | R            |   | R/W  | R/W  | R  | R  | R/W       | F      |
|--------|----------|-------|--------------|---|--|--|--|--|-----------|--------|
| Bit    |          | 15    | 14           |   | 13   | 12   | 11   | 10   | 9         |        |
| Bit I  | Name     | SARIE | _            |   | _  | SARA4  | SARA3  | SARA2  | SARA1     | SA     |
| Initia | al Value | 0     | 0            |   | 0  | 0  | 0  | 0  | 0         |        |
| R/W    | V        | R/W   | R            |   | R  | R/W  | R/W  | R/W  | R/W       | F      |
| Bit    | _        | 7     | 6            |   | 5  | 4  | 3  | 2  | 1         |        |
| Bit I  | Name     | DARIE |              |   | _  | DARA4  | DARA3  | DARA2  | DARA1     | D/     |
| Initia | al Value | 0     | 0            |   | 0  | 0  | 0  | 0  | 0         |        |
| R/W    | V        | R/W   | R            |   | R  | R/W  | R/W  | R/W  | R/W       | F      |
| Bit    | D:4 N    |       | Initial      |   |  |  |  |  |           |        |
| 31     | AMS      |       | <b>Value</b> |   |  | escription<br>ddress Mod   |  |  |           |        |
|        |          |       |              |   | R/W A  |  | de Select<br>ess mode<br>gle addres                                      | s mode, tl   |           |        |
|        |          |       |              |   | R/W Ad<br>So<br>m<br>ad  | ddress Modelects addr  | de Select<br>ess mode<br>gle addres<br>the DACK                          | s mode, tl   |           |        |
|        |          |       |              |   | R/W Av<br>So<br>m<br>ac<br>0:  | ddress Modelects address ode. In since cording to                      | de Select<br>less mode<br>gle addres<br>the DACK<br>ess mode             | s mode, tl<br>E bit.   |           |        |
|        |          |       |              | F | R/W Ar<br>So<br>m<br>ac<br>0:<br>1:  | ddress Modelects address address and single cording to Dual address    | de Select ress mode gle addres the DACK ress mode dress mode             | s mode, tl<br>Æ bit.   |           |        |
| 31     | AMS      |       | 0            | F | R/W Ad Si Ad Si Si Si Si Si Si Si Si Ad Si Ad Si Ad Si Ad Si Si Ad | ddress Modelects addrode. In singlectording to Dual address Single add | de Select ess mode gle addres the DACK ess mode dress mode ess Direction | s mode, the second seco | ne DACK p | oin is |

Rev.1.00 Sep. 08, 2005 Page 248 of 966

0

R/W



Reserved

modified.

1: Specifies DDAR as destination address

These bits are always read as 0 and cannot be

29 to 27 —

|           |            |       |   | 0: Disables a repeat size end interrupt                              |
|-----------|------------|-------|---|--|
|           |            |       |   | 1: Enables a repeat size end interrupt                               |
| 25        | ARS1       | 0     | R/W   | Area Select 1 and 0  |
| 24 ARS0 0 | ARSO 0 R/W |       | Specify the block area or repeat area in block transfer mode. |  |
|           |            |       | 00: Specify the block area or repeat area on the address      |  |
|           |            |       |   | 01: Specify the block area or repeat area on the destination address |
|           |            |       |   | 10: Do not specify the block area or repeat are                      |
|           |            |       |   | 11: Setting prohibited   |
| 23, 22    | _          | All 0 | R   | Reserved   |
|           |            |       |   | These bits are always read as 0 and cannot b modified.               |

R/W

R/W

transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 that a repeat size end interrupt is requested.

Source Address Update Mode 1 and 0

00: Source address is fixed

Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno

01: Source address is updated by adding the10: Source address is updated by adding 1, 2 according to the data access size11: Source address is updated by subtracting according to the data access size

| RENESAS |
|---------|
|         |
|         |
|         |
|         |
|         |
|         |

21

20

SAT1

SAT0

0

0

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|    |            |   |     | according to the data access size  |
|----|------------|---|-----|--|
|    |            |   |     | 11: Destination address is updated by subtraction or 4 according to the data access size   |
| 15 | 15 SARIE 0 | 0 | R/W | Interrupt Enable for Source Address Extended Overflow  |
|    |            |   |     | Enables/disables an interrupt request for an ex area overflow on the source address.   |
|    |            |   |     | When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an repeat area overflow on the source address is requested. |
|    |            |   |     | When block transfer mode is used with the exterior repeat area function, an interrupt is requested a   |

completion of a 1-block size transfer. When set DTE bit in DMDR of the channel for which a tra

been stopped to 1, the transfer is resumed from state when the transfer is stopped. When the extended repeat area is not specified is ignored. 0: Disables an interrupt request for an extended

overflow on the source address

- 1: Enables an interrupt request for an extended overflow on the source address
- Reserved
- These bits are always read as 0 and cannot be

modified.

RENESAS

All 0

R

14, 13

|   |               |     |  | with the SARIE bit set to 1, an interrupt can be requested. Table 7.3 shows the settings and a the extended repeat area.   |
|---|---------------|-----|--|--|
| 7 | 7 DARIE 0 R/W | R/W | Destination Address Extended Repeat Area C<br>Interrupt Enable                           |  |
|   |               |     | Enables/disables an interrupt request for an e area overflow on the destination address. |  |
|   |               |     |  | When an extended repeat area overflow on the destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt extended repeat area overflow on the destinate address is requested. |
|   |               |     |  | When block transfer mode is used with the ex repeat area function, an interrupt is requested completion of a 1-block size transfer. When se  |

DTE bit in DMDR of the channel for which the has been stopped to 1, the transfer is resume state when the transfer is stopped.

When an overflow in the extended repeat area

When the extended repeat area is not specifie is ignored. 0: Disables an interrupt request for an extende overflow on the destination address

- 1: Enables an interrupt request for an extende overflow on the destination address
- Reserved These bits are always read as 0 and cannot b

modified.

All 0

R

6, 5

area for address addition and subtraction, responsible. When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 7.3 shows the settings and are the extended repeat area.

Rev.1.00 Sep. 08, 2005 Page 252 of 966



| 01000 | 256 bytes specified as extended repeat area by the lower 8 bits of the address |
|-------|--|
| 01001 | 512 bytes specified as extended repeat area by the lower 9 bits of the addre   |
| 01010 | 1 kbyte specified as extended repeat area by the lower 10 bits of the addres   |
| 01011 | 2 kbytes specified as extended repeat area by the lower 11 bits of the addre   |
| 01100 | 4 kbytes specified as extended repeat area by the lower 12 bits of the addre   |
| 01101 | 8 kbytes specified as extended repeat area by the lower 13 bits of the addre   |
| 01110 | 16 kbytes specified as extended repeat area by the lower 14 bits of the add    |
| 01111 | 32 kbytes specified as extended repeat area by the lower 15 bits of the add    |
| 10000 | 64 kbytes specified as extended repeat area by the lower 16 bits of the add    |
| 10001 | 128 kbytes specified as extended repeat area by the lower 17 bits of the ad-   |
| 10010 | 256 kbytes specified as extended repeat area by the lower 18 bits of the ad    |
| 10011 | 512 kbytes specified as extended repeat area by the lower 19 bits of the ad-   |
| 10100 | 1 Mbyte specified as extended repeat area by the lower 20 bits of the addre    |
| 10101 | 2 Mbytes specified as extended repeat area by the lower 21 bits of the addr    |

32 bytes specified as extended repeat area by the lower 5 bits of the address

64 bytes specified as extended repeat area by the lower 6 bits of the address

128 bytes specified as extended repeat area by the lower 7 bits of the address

4 Mbytes specified as extended repeat area by the lower 22 bits of the addr

8 Mbytes specified as extended repeat area by the lower 23 bits of the addr

64 Mbytes specified as extended repeat area by the lower 26 bits of the add

128 Mbytes specified as extended repeat area by the lower 27 bits of the ac

00101

00110

00111

10110

10111

11000

11001

11010

11011

111××

[Legend] x: Don't care

Setting prohibited

REJ09

Rev.1.00 Sep. 08, 2005 Pag

# 7.4 Transfer Modes

Table 7.4 shows the DMAC transfer modes. The transfer modes can be specified to the inchannels.

**Table 7.4** Transfer Modes

|                   |  |  |   | Address R |
|-------------------|--|--|---|-----------|
| Address<br>Mode   | Transfer mode  | Activation Source  | Common Function   | Source    |
| Dual<br>address   | <ul> <li>Normal transfer</li> <li>Repeat transfer</li> <li>Block transfer</li> <li>Repeat or block size</li> <li>1 to 65,536 bytes,</li> <li>1 to 65,536 words, or</li> <li>1 to 65,536 longwords</li> </ul> | <ul> <li>Auto request<br/>(activated by<br/>CPU)</li> <li>On-chip module<br/>interrupt</li> <li>External request</li> </ul>  | <ul> <li>Total transfer<br/>size: 1 to 4<br/>Gbytes or not<br/>specified</li> <li>Offset addition</li> <li>Extended repeat<br/>area function</li> </ul> | DSAR      |
| Single<br>address | registers, data is of device using the \overline{L}  The same settings register setting (e.)  One transfer can be  | Instead of specifying the source or destination address registers, data is directly transferred from/to the external device using the DACK pin  The same settings as above are available other than address register setting (e.g., above transfer modes can be specified)  One transfer can be performed in one bus cycle (the types of transfer modes are the same as those of dual address modes) |   |           |



address is specified in DDAR. A transfer at a time is performed in two bus cycles (when bus width is less than the data access size or the access address is not aligned with the be the data access size, the number of bus cycles are needed more than two because one bu divided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus materials) refresh cycle, and external bus release cycle) are not generated between read and write of

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in two bus cycles. When an idle cycle is inserted before the bus cycle, the TEND also output in the idle cycle. The DACK signal is not output.

Figure 7.2 shows an example of the signal timing in dual address mode and figure 7.3 sl operation in dual address mode.



Rev.1.00 Sep. 08, 2005 Pag

Figure 7.2 Example of Signal Timing in Dual Address Mode




Figure 7.3 Operations in Dual Address Mode

#### (2) Single Address Mode

In single address mode, data between an external device and an external memory is direc transferred using the  $\overline{DACK}$  pin instead of DSAR or DDAR. A transfer at a time is perfo one bus cycle. In this mode, the data bus width must be the same as the data access size. I details on the data bus width, see section 6, Bus Controller (BSC).

The DMAC accesses an external device as the transfer source or destination by outputting strobe signal ( $\overline{DACK}$ ) to the external device with  $\overline{DACK}$  and accesses the other transfer to outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Fig shows an example of a transfer between an external memory and an external device with  $\overline{DACK}$  pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

Rev.1.00 Sep. 08, 2005 Page 256 of 966



also output in the fale cycle.

Figure 7.5 shows an example of timing charts in single address mode and figure 7.6 shows example of operation in single address mode.




Figure 7.4 Data Flow in Single Address Mode



Rev.1.00 Sep. 08, 2005 Pag




Figure 7.5 Example of Signal Timing in Single Address Mode




Figure 7.6 Operations in Single Address Mode

Rev.1.00 Sep. 08, 2005 Page 258 of 966 REJ09B0219-0100

RENESAS

Figure 7.7 shows an example of the signal timing in normal transfer mode and figure 7.8 the operation in normal transfer mode.




Figure 7.7 Example of Signal Timing in Normal Transfer Mode

#### Figure 7.8 Operations in Normal Transfer Mode

#### (2) Repeat Transfer Mode

In repeat transfer mode, one data access size of data is transferred at a single transfer required 4 Gbytes can be specified as a total transfer size by DTCR. The repeat size can be specified DBSR up to  $65536 \times \text{data}$  access size.

The repeat area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the repeat area returns to the transfer start address wh repeat size of transfers is completed. This operation is repeated until the total transfer size specified in DTCR is completed. When H'00000000 is specified in DTCR, it is regarded free running mode and repeat transfer is continued until the DTE bit in DMDR is cleared

In addition, a DMA transfer can be stopped and a repeat size end interrupt can be request CPU or DTC when the repeat size of transfers is completed. When the next transfer is recafter completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE be DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At the an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timings of the  $\overline{\text{TEND}}$  and  $\overline{\text{DACK}}$  signals are the same as in normal transfer mode.

Figure 7.9 shows the operation in repeat transfer mode while dual address mode is set.

When the repeat area is specified as neither source nor destination address side, the operathe same as the normal transfer mode operation shown in figure 7.8. In this case, a repeat interrupt can also be requested to the CPU when the repeat size of transfers is completed.

Rev.1.00 Sep. 08, 2005 Page 260 of 966



Operation when the repeat area is specified to the source side



Figure 7.9 Operations in Repeat Transfer Mode

#### (3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. Gbytes can be specified as total transfer size by DTCR. The block size can be specified up to  $65536 \times \text{data}$  access size.

While one block of data is being transferred, transfer requests from other channels are so When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 in DACR. The address specified as the block area returns to the transfer start address whole block size of data is completed. When the block area is specified as neither source nor daddress side, the operation continues without returning the address to the transfer start a repeat size end interrupt can be requested.

The  $\overline{\text{TEND}}$  signal is output every time 1-block data is transferred in the last DMA transf. When the external request is selected as an activation source, the low level detection of signal (DREQS = 0) should be selected.

When an interrupt request by an extended repeat area overflow is used in block transfer settings should be selected carefully. For details, see section 7.5.5, Extended Repeat Are Function.



Rev.1.00 Sep. 08, 2005 Pag




Figure 7.10 Operations in Block Transfer Mode




Figure 7.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)




Figure 7.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)

DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mod

#### (2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interused as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module received select register (DMRSR). The activation sources are specified to the individual channels. 7.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected as activation source can generate an interrupt request simultaneously to the CPU or DTC. For refer to section 5, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt controller.

When the DMAC is activated while DTA = 1, the interrupt request flag is automatically of

a DMA transfer. If multiple channels use a single transfer request as an activation source the channel having priority is activated, the interrupt request flag is cleared. In this case, channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not requ transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source cleared to 0 before writing 1 to the DTE bit.



| TXI5 (transmit data empty interrupt for SCI channel 5) |
|--|
| RXI6 (receive data full interrupt for SCI channel 6)   |
| TXI6 (transmit data empty interrupt for SCI channel 6) |
| USBINTN0 (EP1FIFO full interrupt)                      |
| USBINTN1 (EP2FIFO empty interrupt)                     |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

TGI5A (TGI5A input capture/compare match)

RXI0 (receive data full interrupt for SCI channel 0)

RXI1 (receive data full interrupt for SCI channel 1)

RXI2 (receive data full interrupt for SCI channel 2)

RXI4 (receive data full interrupt for SCI channel 4)

RXI5 (receive data full interrupt for SCI channel 5)

TXI0 (transmit data empty interrupt for SCI channel 0)

TXI1 (transmit data empty interrupt for SCI channel 1)

TXI2 (transmit data empty interrupt for SCI channel 2)

TXI4 (transmit data empty interrupt for SCI channel 4)



REJ09

TPU\_5

SCI\_0

SCI\_0

SCI\_1

SCI\_1

SCI\_2

SCI\_2

SCI\_4

SCI\_4

SCI\_5

SCI\_5 SCI\_6 SCI\_6 USB USB

ICR bit to 1 for the corresponding pin. For details, see section 9, I/O Ports.

#### 7.5.4 Bus Access Modes

There are two types of bus access modes: cycle stealing and burst.

When an activation source is the auto request, the cycle stealing or burst mode is selected DTF0 in DMDR. When an activation source is the on-chip module interrupt or external r the cycle stealing mode is selected.

#### (1) Cycle Stealing Mode

In cycle stealing mode, the DMAC releases the bus every time one unit of transfers (byte longword, or 1-block size) is completed. After that, when a transfer is requested, the DM obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

When a transfer is requested to another channel during a DMA transfer, the DMAC relea bus and then transfers data for the requested channel. For details on operations when a transfer to multiple channels, see section 7.5.8, Priority of Channels.

RENESAS

Bus released temporarily for the CPU

#### Figure 7.13 Example of Timing in Cycle Stealing Mode

## (2) Burst Access Mode

the transfer end condition is satisfied. Even if a transfer is requested from another chann priority, the transfer is not stopped once it is started. The DMAC releases the bus in the after the transfer for the channel in burst mode is completed. This is similarly to operation stealing mode. However, setting the IBCCS bit in IBCR of the bus controller makes the release the bus to pass the bus to another bus master.

In burst mode, once it takes the bus, the DMAC continues a transfer without releasing the

In block transfer mode, the burst mode setting is ignored (operation is the same as that is mode during one block of transfers). The DMAC is always operated in cycle stealing m

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the D cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a reperent, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the transfer size error.

Figure 7.14 shows an example of timing in burst mode.




Figure 7.14 Example of Timing in Burst Mode



The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DARA

DACR. The extended repeat area sizes for each side can be specified independently. A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be r to the CPU when the contents of the address register reach the end address of the extende

area. When an overflow on the extended repeat area set in DSAR occurs while the SARII DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an exte repeat area overflow is requested to the CPU. When the DARIE bit in DACR is set to 1, a overflow on the extended repeat area set in DDAR occurs, meaning that the destination s target. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer.

Rev.1.00 Sep. 08, 2005 Page 268 of 966






Figure 7.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, the following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addregister must be set so that the block size is a power of 2 or the block size boundary is a the extended repeat area boundary. When an overflow on the extended repeat area occur transfer of one block, the interrupt by the overflow is suspended and the transfer overrun






Figure 7.16 Example of Extended Repeat Area Function in Block Transfer M






Figure 7.17 Address Update Method

In item (a), Address fixed, the transfer source or destination address is not updated indic same address.

In item (b), Increment or decrement by 1, 2, or 4, the transfer source or destination address incremented or decremented by the value according to the data access size at each transfer word, or longword can be specified as the data access size. The value of 1 for byte, 2 for 4 for longword is used for updating the address. This operation realizes the data transfer consecutive areas.

In item (c), Offset addition, the address update does not depend on the data access size. specified by DOFR is added to the address every time the DMAC transfers data of the d size.



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 7.18 Operation of Offset Addition

In figure 7.18, the offset addition is selected as the transfer source address update and inc decrement by 1, 2, or 4 is selected as the transfer destination address. The address update that data at the address which is away from the previous transfer source address by the of read from. The data read from the address away from the previous address is written to the consecutive area in the destination side.

Rev.1.00 Sep. 08, 2005 Page 272 of 966 REJ09B0219-0100






Figure 7.19 XY Conversion Operation Using Offset Addition in Repeat Transfe

In figure 7.19, the source address side is specified to the repeat area by DACR and the of addition is selected. The offset value is set to  $4 \times$  data access size (when the data access longword, H'00000010 is set in DOFR, as an example). The repeat size is set to  $4 \times$  data size (when the data access size is longword, the repeat size is set to  $4 \times 4 = 16$  bytes, as example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the repeat size of transfers is completed.




Figure 7.20 XY Conversion Flowchart Using Offset Addition in Repeat Transfer

Rev.1.00 Sep. 08, 2005 Page 274 of 966



The DMAC registers are updated by a DMA transfer. The value to be updated differs at the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTC

the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTC BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMD

# (1) DMA Source Address Register

bits SAT1 and SAT0.

then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When

When the transfer source address set in DSAR is accessed, the contents of DSAR are out

SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT1 the address is decremented. The size of increment or decrement depends on the data according to the address is decremented.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 a = B'00, the data access size is byte and the address is incremented or decremented by 1. DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword at address is incremented or decremented by 4. Even if the access data size of the source at word or longword, when the source address is not aligned with the word or longword bothe read bus cycle is divided into byte or word cycles. While data of one word or one longword, the size of increment or decrement is changing according to the actual data at for example, +1 or +2 for byte or word data. After one word or one longword of data is address when the read cycle is started is incremented or decremented by the value according to the v

## (2) DMA Destination Address Register

When the transfer destination address set in DDAR is accessed, the contents of DDAR are and then are updated to the next address.

The increment or decrement can be specified by bits DAT1 and DAT0 in DACR. When I

and DAT0 = B'00, the address is fixed. When DAT1 and DAT0 = B'01, the address is add the offset. When DAT1 and DAT0 = B'10, the address is incremented. When DAT1 and B'11, the address is decremented. The incrementing or decrementing size depends on the access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 and

= B'00, the data access size is byte and the address is incremented or decremented by 1. VDTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and address is incremented or decremented by 4. Even if the access data size of the destination is word or longword, when the destination address is not aligned with the word or longword boundary, the write bus cycle is divided into byte and word cycles. While one word or on longword of data is being written, the incrementing or decrementing size is changing accepted the actual data access size, for example, +1 or +2 for byte or word data. After the one word longword of data is written, the address when the write cycle is started is incremented or decremented by the value according to bits SAT1 and SAT0.

In block or repeat transfer mode, when the block or repeat size of data transfers is completed block or repeat area is specified to the destination address side, the destination address to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation followetting. The upper address bits are fixed and is not affected by the address update.

Rev.1.00 Sep. 08, 2005 Page 276 of 966

REJ09B0219-0100



While data is being transferred, all the bits of DTCR may be changed. DTCR must be ac longwords. If the upper word and lower word are read separately, incorrect data may be since the contents of DTCR during the transfer may be updated regardless of the access CPU. Moreover, DTCR for the channel being transferred must not be written to.

When a conflict occurs between the address update by DMA transfer and write access b the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DT write access by the CPU (other than 0), the CPU has priority in writing to DTCR. Howe transfer is stopped.

# DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as B bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size a size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the b and repeat size and its value is decremented every transfer by 1. When the BKSZ value change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded in BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.

- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is pro (except for the DTE bit). When changing the register settings after writing 0 to the DTE bit confirm that the DTE bit has been cleared to 0.

Figure 7.21 show the procedure for changing the register settings for the channel being transferred.




Figure 7.21 Procedure for Changing Register Setting For Channel being Transf

bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of transfer.

#### (7) ERRF Bit in DMDR

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all channels to stop a transfer. In addition, it sets the ERRF bit in DMDR\_0 to 1 to indicate address error or an NMI interrupt has occurred regardless of whether or not the DMAC operation.

### (8) ESIF Bit in DMDR

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are so transfer escape interrupt is requested to the CPU or DTC.

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 7.8, Interrupt Sources.



For details on interrupts, see section 7.8, Interrupt Sources.

# 7.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel 3 > channel

**Table 7.6** Priority among DMAC Channels

| Channel   | Prid |
|-----------|------|
| Channel 0 | Hig  |
| Channel 1 |      |
| Channel 2 |      |
| Channel 3 | Lov  |
|           |      |

The channel having highest priority other than the channel being transferred is selected we transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.

Rev.1.00 Sep. 08, 2005 Page 280 of 966




Figure 7.22 Example of Timing for Channel Priority




Figure 7.23 Example of Bus Timing of DMA Transfer




Figure 7.24 Example of Transfer in Normal Transfer Mode by Cycle Steal

In figures 7.25 and 7.26, the  $\overline{\text{TEND}}$  signal output is enabled and data is transferred in lo from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal mode by cycle stealing.

In figure 7.25, the transfer source (DSAR) is not aligned with a longword boundary and transfer destination (DDAR) is aligned with a longword boundary.

In figure 7.26, the transfer source (DSAR) is aligned with a longword boundary and the destination (DDAR) is not aligned with a longword boundary.



Rev.1.00 Sep. 08, 2005 Pag REJ09



Figure 7.25 Example of Transfer in Normal Transfer Mode by Cycle Stealin (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 7.26 Example of Transfer in Normal Transfer Mode by Cycle Stealin (Transfer Destination DDAR = Odd Address and Destination Address Decrem




Figure 7.27 Example of Transfer in Normal Transfer Mode by Burst Acce





Figure 7.28 Example of Transfer in Block Transfer Mode

This operation is repeated until the transfer is completed.



[2][5] The DMAC is activated and the transfer request is cleared.


[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bo signal is started to detect a high leve [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the wi

Figure 7.29 Example of Transfer in Normal Transfer Mode Activated by **DREQ** Falling Edge

(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the

RENESAS

Rev.1.00 Sep. 08, 2005 Pag



- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bo signal is started to detect a high level of DREQ signal
- [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the write (A low level of the DREQ signal is detected at the rising edge of the Bø signal and a transfer request is held. This is the sa

Figure 7.30 Example of Transfer in Block Transfer Mode Activated by  $\overline{\text{DREQ}}$  Falling Edge

Rev.1.00 Sep. 08, 2005 Page 288 of 966

REJ09B0219-0100

RENESAS





Figure 7.31 Example of Transfer in Normal Transfer Mode Activated by  $\overline{\text{DREQ}}$  Low Level

(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the

RENESAS

Rev.1.00 Sep. 08, 2005 Pag REJ09



- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the write cycle.


(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the same as

Figure 7.32 Example of Transfer in Block Transfer Mode Activated by DREQ Low Level

Rev.1.00 Sep. 08, 2005 Page 290 of 966 REJ09B0219-0100

RENESAS

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the w and then a low level of the  $\overline{DREQ}$  signal is detected. This operation is repeated until the completed.



[2][5] The DMAC is activated and the transfer request is cleared.
[3][6] A DMA cycle is started.

[4][7] Transfer request enable is resumed one cycle after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the B\$\phi\$ signal and a transfer request is held. This is the s

Figure 7.33 Example of Transfer in Normal Transfer Mode Activated by  $\overline{\text{DREQ}}$  Low Level with NRD = 1



Rev.1.00 Sep. 08, 2005 Pag




Figure 7.34 Example of Transfer in Single Address Mode (Byte Read)





Figure 7.35 Example of Transfer in Single Address Mode (Byte Write)

Rev.1.00 Sep. 08, 2005 Pag

operation is repeated until the transfer is completed.



After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bo signal is started to detect a high level of DREQ signal.

[4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle.


(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the same

Figure 7.36 Example of Transfer in Single Address Mode Activated by DREQ Falling Edge

Rev.1.00 Sep. 08, 2005 Page 294 of 966

REJ09B0219-0100






- After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a
  request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the single cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the sa

Figure 7.37 Example of Transfer in Single Address Mode Activated by  $\overline{\text{DREQ}}$  Low Level



Rev.1.00 Sep. 08, 2005 Pag REJ09 enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transf request is cleared. Receiving the next transfer request resumes after one cycle of the trans request duration inserted by NRD = 1 on completion of the single cycle and then a low le DREQ signal is detected. This operation is repeated until the transfer is completed.



[4][7] Transfer request enable is resumed one cycle after completion of the single cycle.

- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sar

Figure 7.38 Example of Transfer in Single Address Mode Activated by  $\overline{DREO}$  Low Level with NRD = 1

Rev.1.00 Sep. 08, 2005 Page 296 of 966

REJ09B0219-0100



#### (2) Transfer End by Transfer Size Error Interrupt

size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMR is 0 and the ESIF bit in DMDR is set to 1.

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a

- In normal transfer mode and repeat transfer mode, when the next transfer is requeste transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disable the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value: A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specific data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.



Rev.1.00 Sep. 08, 2005 Pag REJ09 When an overflow on the extended repeat area occurs while the extended repeat area is spand the SARIE or DARIE bit in DACR is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, the bit in DMDR is cleared to 0, and the ESIF bit in DMDR is set to 1.

In dual address mode, even if an interrupt by an extended repeat area overflow occurs duread cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow occurs d block transfer, the remaining data is transferred. The transfer is not terminated by an exterpeat area overflow interrupt unless the current transfer is complete.

## (5) Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after the DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.



transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle transfer unit.

# (b) Block Transfer Mode

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, open not guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This to (a) in normal transfer mode.

# (7) Transfer End by Address Error

When an address error occurs, the DTE bits for all the channels are cleared to 0 and the in DMDR\_0 is set to 1. When an address error occurs during a DMA transfer, the transf forced to stop. To perform a DMA transfer after an address error occurs, clear the ERRI and then set the DTE bits for the channels.

The transfer end timing after an address error is the same as that after an NMI interrupt.

### (8) Transfer End by Hardware Standby Mode or Reset

The DMAC is initialized by a reset and a transition to the hardware standby mode. A Ditransfer is not guaranteed.

The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU has over the DMAC, a transfer request for the corresponding channel is masked and the transactivated. When another channel has priority over or the same as the CPU, a transfer requested regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears the suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.



a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DN transfer are consecutively performed. For this duration, since the DMAC has priority ov CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus co register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not se For details, see section 6, Bus Controller (BSC).

A conflict may occur between external space access of the DMAC and an external bus recycle. Even if a burst or block transfer is performed by the DMAC, the transfer is stopped temporarily and a cycle of external bus release is inserted by the BSC according to the ebus priority (when the CPU external access and the DTC external access do not have pread a DMAC transfer, the transfers are not operated until the DMAC releases the bus).

In dual address mode, the DMAC releases the external bus after the external space write Since the read and write cycles are not separated, the bus is not released.

An internal space (on-chip memory and internal I/O registers) access of the DMAC and external bus release cycle may be performed at the same time.

|               | Interrupt by channel 0 repeat size end                                      |     |  |
|---------------|---|-----|--|
|               | Interrupt by channel 0 extended repeat area overflow on source address      |     |  |
|               | Interrupt by channel 0 extended repeat area overflow on destination address |     |  |
| DMEEND1       | Interrupt by channel 1 transfer size error                                  | _   |  |
|               | Interrupt by channel 1 repeat size end                                      |     |  |
|               | Interrupt by channel 1 extended repeat area overflow on source address      |     |  |
|               | Interrupt by channel 1 extended repeat area overflow on destination address |     |  |
| DMEEND2       | Interrupt by channel 2 transfer size error                                  |     |  |
|               | Interrupt by channel 2 repeat size end                                      |     |  |
|               | Interrupt by channel 2 extended repeat area overflow on source address      |     |  |
|               | Interrupt by channel 2 extended repeat area overflow on destination address | _   |  |
| DMEEND3       | Interrupt by channel 3 transfer size error                                  |     |  |
|               | Interrupt by channel 3 repeat size end                                      |     |  |
|               | Interrupt by channel 3 extended repeat area overflow on source address      |     |  |
|               | Interrupt by channel 3 extended repeat area overflow on destination address | L   |  |
|               |   |     |  |
| Each interrup | pt is enabled or disabled by the DTIE and ESIE bits in DMDR for the con     | rre |  |
| channel. A D  | OMTEND interrupt is generated by the combination of the DTIF and DTI        | Ε   |  |
| DMDR. A D     | MEEND interrupt is generated by the combination of the ESIF and ESIE        | 3 b |  |

Transfer end interrupt by channel 2 transfer counter

Transfer end interrupt by channel 3 transfer counter

Interrupt by channel 0 transfer size error

Rev.1.00 Sep. 08, 2005 Page 302 of 966 RENESAS

DMDR. The DMEEND interrupt sources are not distinguished. The priority among change decided by the interrupt controller and it is shown in table 7.7. For details, see section 5,



Controller.

DMTEND2

DMTEND3

DMEEND0

An interrupt other than the transfer end interrupt by the transfer counter is generated with ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed b DTCR value is less than the data access size, meaning that the data access size of transfer be performed. In block transfer mode, the block size is compared with the DTCR value transfer error decision.


A repeat size end interrupt is generated when the next transfer is requested after comple repeat size of transfers in repeat transfer mode. Even when the repeat area is not specifie address register, the transfer can be stopped periodically according to the repeat size. At when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1

An interrupt by an extended repeat area overflow on the source and destination addresse generated when the address exceeds the extended repeat area (overflow). At this time, w transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 7.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, clear DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfe setting the DTE bit in DMDR after setting the register. Figure 7.40 shows procedure to transfer by clearing a interrupt.



Figure 7.39 Interrupt and Interrupt Sources



- [3] End the interrupt handling routine by the RTE instruction.
- [4] Read that the DTIF or the ESIF bit in DMDR = 1 and then write 0 to the bit.
- [5] Complete the interrupt handling routine and clear the interrupt mask.
- [6] Specify the values in the registers such as transfer counter and address register.
- [7] Set the DTE bit to 1 to resume DMA operation.

Figure 7.40 Procedure Example of Resuming Transfer by Clearing Interrupt S

Rev.1.00 Sep. 08, 2005 Page 304 of 966

REJ09B0219-0100



DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13.

stop state, if necessary.

2. is made.

made.

3. Activation by DREQ Falling Edge

4. Acceptation of Activation Source

enters the module stop state. However, when a transfer for a channel is enabled or w interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0

setting of DREQ falling edge or low level detection. Therefore, if the DREQ signal is low before setting DMDR, the low level is received as a transfer request.

When the clock is stopped, the DMAC registers cannot be accessed. However, the fo register settings are valid in the module stop state. Disable them before entering the

— TENDE bit in DMDR is 1 (the TEND signal output enabled) — DACKE bit in DMDR is 1 (the DACK signal output enabled)

RENESAS

When the DMAC is activated, clear the DREQ signal of the previous transfer.

The DREQ falling edge detection is synchronized with the DMAC internal operation A. Activation request waiting state: Waiting for detecting the  $\overline{DREQ}$  low level. A tr

B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made.

C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transition

After a DMAC transfer enabled, a transition to 1. is made. Therefore, the DREQ sign sampled by low level detection at the first activation after a DMAC transfer enabled

At the beginning of an activation source reception, a low level is detected regardless

Rev.1.00 Sep. 08, 2005 Page 306 of 966

REJ09B0219-0100



- Three transfer modes
  - Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- Short address mode or full address mode selectable
  - Short address mode

Transfer information is located on a 3-longword boundary

The transfer source and destination addresses can be specified by 24 bits to selec Mbyte address space directly

Full address mode

Transfer information is located on a 4-longword boundary

The transfer source and destination addresses can be specified by 32 bits to selec Gbyte address space directly

- Size of data for data transfer can be specified as byte, word, or longword The bus cycle is divided if an odd address is specified for a word or longword transf The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC A CPU interrupt can be requested after one data transfer completion
  - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop mode specifiable



Rev.1.00 Sep. 08, 2005 Pag




Figure 8.1 Block Diagram of DTC

Rev.1.00 Sep. 08, 2005 Page 308 of 966

REJ09B0219-0100



These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data are

- DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTC
- DTC control register (DTCCR)
  - DTC vector base register (DTCVBR)

| 6      | MD0                        | Undefined —          | Specify DTC transfer mode.  00: Normal mode  01: Repeat mode  10: Block transfer mode  11: Setting prohibited |
|--------|----------------------------|----------------------|---|
| 5      | Sz1                        | Undefined —          | DTC Data Transfer Size 1 and 0  |
| 4      | Sz0                        | Undefined —          | Specify the size of data to be transferred.   |
|        |                            |                      | 00: Byte-size transfer  |
|        |                            |                      | 01: Word-size transfer  |
|        |                            |                      | 10: Longword-size transfer  |
|        |                            |                      | 11: Setting prohibited  |
| 3      | SM1                        | Undefined —          | Source Address Mode 1 and 0   |
| 2      | SM0                        | Undefined —          | Specify an SAR operation after a data transfer  |
|        |                            |                      | 0x: SAR is fixed  |
|        |                            |                      | (SAR writeback is skipped)  |
|        |                            |                      | 10: SAR is incremented after a transfer   |
|        |                            |                      | (by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10                             |
|        |                            |                      | 11: SAR is decremented after a transfer   |
|        |                            |                      | (by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10                             |
| 1, 0   | _                          | Undefined —          | Reserved  |
|        |                            |                      | The write value should always be 0.   |
| [Legen | ıd]                        |                      |   |
| X: Don | 't care                    |                      |   |
|        |                            |                      |   |
|        | 0 Sep. 08, 2<br>30219-0100 | 2005 Page 310 of 966 | RENESAS   |
|        |                            |                      |   |

Bit Name value R/W Description

Undefined — DTC Mode 1 and 0

BIT

MD1

|   |       |             | Specifies the chain transfer. For details, see Chain Transfer. The chain transfer condition by the CHNS bit.  |
|---|-------|-------------|---|
|   |       |             | 0: Disables the chain transfer  |
|   |       |             | 1: Enables the chain transfer   |
| 6 | CHNS  | Undefined — | DTC Chain Transfer Select   |
|   |       |             | Specifies the chain transfer condition. If the fortransfer is a chain transfer, the completion chapecified transfer count is not performed and source flag or DTCER is not cleared.         |
|   |       |             | 0: Chain transfer every time  |
|   |       |             | 1: Chain transfer only when transfer counter  |
| 5 | DISEL | Undefined — | DTC Interrupt Select  |
|   |       |             | When this bit is set to 1, a CPU interrupt requested every time after a data transfer en this bit is set to 0, a CPU interrupt request is generated when the specified number of data ends. |
| 4 | DTS   | Undefined — | DTC Transfer Mode Select  |
|   |       |             | Specifies either the source or destination as block area during repeat or block transfer mo   |
|   |       |             | 0: Specifies the destination as repeat or bloc  |
|   |       |             | 1: Specifies the source as repeat or block are  |

K/W

Description

DTC Chain Transfer Enable

BIT

7

Bit Name

CHNE

vaiue

Undefined

(by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10

The write value should always be 0.

1, 0 — Undefined — Reserved

[Legend]

X: Don't care

### 8.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits o valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the va bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if longword access is performed while address 4n + 2 is specified in SAR, the bus cycle is on into multiple cycles to transfer data. For details, see section 8.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.

REJ09B0219-0100



into multiple cycles to transfer data. For details, see section 8.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

### 8.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspon

activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAH

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a (word or longword) data is transferred, and the contents of CRAH are sent to CRAL wh count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.

H'00.



# 8.2.7 DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTCERH)

DTCER which is comprised of eight registers, DTCERA to DTCERE, DTCERG, and DT is a register that specifies DTC activation interrupt sources. The correspondence between sources and DTCE bits is shown in table 8.1. Use bit manipulation instructions such as B BCLR to read or write a DTCE bit. If all interrupts are masked, multiple activation sources at one time (only at the initial setting) by writing data after executing a dummy read or relevant register.

| Bit           | 15     | 14     | 13     | 12     | 11     | 10     | 9     |   |
|---------------|--------|--------|--------|--------|--------|--------|-------|---|
| Bit Name      | DTCE15 | DTCE14 | DTCE13 | DTCE12 | DTCE11 | DTCE10 | DTCE9 |   |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0     |   |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W   |   |
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1     |   |
| Bit Name      | DTCE7  | DTCE6  | DTCE5  | DTCE4  | DTCE3  | DTCE2  | DTCE1 | С |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0     |   |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W   |   |

Rev.1.00 Sep. 08, 2005 Page 314 of 966

REJ09B0219-0100



| 6 | DTCE6 | 0 | R/W |
|---|-------|---|-----|
| 5 | DTCE5 | 0 | R/W |
| 4 | DTCE4 | 0 | R/W |
| 3 | DTCE3 | 0 | R/W |
| 2 | DTCE2 | 0 | R/W |
| 1 | DTCE1 | 0 | R/W |
| 0 | DTCE0 | 0 | R/W |

#### 8.2.8 **DTC Control Register (DTCCR)**

DTCCR specifies transfer information read skip.

| Bit           | 7   | 6   | 5   | 4   | 3     | 2 | 1 |   |
|---------------|-----|-----|-----|-----|-------|---|---|---|
| Bit Name      | _   | _   | _   | RRS | RCHNE | _ |   | Ī |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0 | 0 |   |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R | R |   |
|               |     |     |     |     |       |   |   |   |

Note: \* Only 0 can be written to clear the flag.

|        |          | Initial |     |  |
|--------|----------|---------|-----|--|
| Bit    | Bit Name | Value   | R/W | Description  |
| 7 to 5 | _        | All 0   | R/W | Reserved   |
|        |          |         |     | These bits are always read as 0. The write va always be 0. |

|       |            |               |              | 0: Transfer read skip is not performed.  |
|-------|------------|---------------|--------------|--|
|       |            |               |              | <ol> <li>Transfer read skip is performed when the venumbers match.</li> </ol>  |
| 3     | RCHNE      | 0             | R/W          | Chain Transfer Enable After DTC Repeat Tran  |
|       |            |               |              | Enables/disables the chain transfer while transcounter (CRAL) is 0 in repeat transfer mode.  |
|       |            |               |              | In repeat transfer mode, the CRAH value is wr CRAL when CRAL is 0. Accordingly, chain tran not occur when CRAL is 0. If this bit is set to 1 chain transfer is enabled when CRAH is writte CRAL. |
|       |            |               |              | 0: Disables the chain transfer after repeat trans  |
|       |            |               |              | 1: Enables the chain transfer after repeat trans   |
| 2, 1  | _          | All 0         | R            | Reserved   |
|       |            |               |              | These are read-only bits and cannot be modified  |
| 0     | ERR        | 0             | R/(W)*       | Transfer Stop Flag   |
|       |            |               |              | Indicates that an address error or an NMI inter occurs. If an address error or an NMI interrupt the DTC stops.   |
|       |            |               |              | 0: No interrupt occurs   |
|       |            |               |              | 1: An interrupt occurs   |
|       |            |               |              | [Clearing condition]   |
|       |            |               |              | When writing 0 after reading 1   |
| Note: | * Only 0 c | an be written | ı to clear t | this flag.   |
|       |            |               |              |  |

Rev.1.00 Sep. 08, 2005 Page 316 of 966



| Bit Name      |     |     |     |     |   |   |   |   |   |   |   |   |   |   |  |
|---------------|-----|-----|-----|-----|---|---|---|---|---|---|---|---|---|---|--|
| Initial Value | 0   | 0   | 0   | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| R/W           | R/W | R/W | R/W | R/W | R | R | R | R | R | R | R | R | R | R |  |

### **8.3** Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCEI activation source can be selected by setting the corresponding bit in DTCER; the CPU is source can be selected by clearing the corresponding bit in DTCER. At the end of a data (or the last consecutive transfer in the case of chain transfer), the activation source intercorresponding DTCER bit is cleared.

### 8.4 Location of Transfer Information and DTC Vector Table

Locate the transfer information in the data area. The start address of transfer information located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ig during access ([1:0] = B'00.) Transfer information can be located in either short address (three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR speither short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For detail section 3.2.2, System Control Register (SYSCR). Transfer information located in the dashown in figure 8.2

The DTC reads the start address of transfer information from the vector table according activation source, and then reads the transfer information from the start address. Figure correspondences between the DTC vector address and transfer information.





Figure 8.2 Transfer Information on Data Area




Figure 8.3 Correspondence between DTC Vector Address and Transfer Inform

|       | TGI0D | 91  | H'56C |
|-------|-------|-----|-------|
| TPU_1 | TGI1A | 93  | H'574 |
|       | TGI1B | 94  | H'578 |
| TPU_2 | TGI2A | 97  | H'584 |
|       | TGI2B | 98  | H'588 |
| TPU_3 | TGI3A | 101 | H'594 |
|       | TGI3B | 102 | H'598 |
|       | TGI3C | 103 | H'59C |
|       | TGI3D | 104 | H'5A0 |
| TPU_4 | TGI4A | 106 | H'5A8 |
|       | TGI4B | 107 | H'5AC |
| TPU_5 | TGI5A | 110 | H'5B8 |

TGI5B

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

TGI0A

TGI0B

TGI0C

ADI

A/D

TPU\_0

69

70

71

72

73

74

75

86

88

89

90

111

H'514

H'518

H'51C

H'520

H'524

H'528

H'52C

H'558

H'560

H'564

H'568

H'5BC

DTCEA10

DTCEA9

DTCEA8

DTCEA7

DTCEA6

DTCEA5

DTCEA4

DTCEB15

DTCEB13

DTCEB12

DTCEB11

DTCEB10

DTCEB9

DTCEB8

DTCEB7

DTCEB6

DTCEB5

DTCEB4

DTCEB3

DTCEB2

DTCEB1

DTCEB0

DTCEC15

DTCEC14

REJ09

Rev.1.00 Sep. 08, 2005 Pag



|         | DMTEND3                                     | 131 | H'60C | DTCEC2  |
|---------|---|-----|-------|---------|
| DMAC    | DMEEND0                                     | 136 | H'620 | DTCED13 |
|         | DMEEND1                                     | 137 | H'624 | DTCED12 |
|         | DMEEND2                                     | 138 | H'628 | DTCED11 |
|         | DMEEND3                                     | 139 | H'62C | DTCED10 |
| SCI_0   | RXI0  | 145 | H'644 | DTCED5  |
|         | TXI0  | 146 | H'648 | DTCED4  |
| SCI_1   | RXI1  | 149 | H'654 | DTCED3  |
|         | TXI1  | 150 | H'658 | DTCED2  |
| SCI_2   | RXI2  | 153 | H'664 | DTCED1  |
|         | TXI2  | 154 | H'668 | DTCED0  |
| SCI_4   | RXI4  | 161 | H'684 | DTCEE13 |
|         | TXI4  | 162 | H'688 | DTCEE12 |
| Note: * | The DTCE bits with no always be 0. To leave |     | •     |         |

interrupt, write 0 to the corresponding DTCE bit.

DMTENDO

DMTEND1

DMTEND2

128

129

130

H'600

H'604

H'608

DTCEC5

DTCEC4

DTCEC3

DMAC

RENESAS

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 320 of 966

Table 8.2 shows the DTC transfer modes.

#### **DTC Transfer Modes Table 8.2**

operation.

Size of Data Transferred at

Transfer

| Mode     | ٠. | One Transfer Request  | Decrement (                                       |  |  |  |
|----------|----|---|---|--|--|--|
| Norma    | ı  | 1 byte/word/longword  | Incremented/decremented by 1, 2, or 4, 1 or fixed |  |  |  |
| Repeat*1 |    | 1 byte/word/longword  | Incremented/decremented by 1, 2, or 4, or fixed   |  |  |  |
| Block*   | 2  | Block size specified by CRAH (1 to 256 bytes/words/longwords) | Incremented/decremented by 1, 2, or 4, 1 or fixed |  |  |  |
| Notes:   | 1. | Either source or destination is spe                           | cified to repeat area.                            |  |  |  |
|          | 2  | Fither source or destination is sne                           | ocified to block area                             |  |  |  |

**Memory Address Increment or** 

- 2. Either source or destination is specified to block area.
- 3. After transfer of the specified transfer count, initial state is recovered to contin

single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers w

Figure 8.4 shows a flowchart of DTC operation, and table 8.3 summarizes the chain transfer of DTC operation. conditions (combinations for performing the second and third transfers are omitted).




Figure 8.4 Flowchart of DTC Operation

Rev.1.00 Sep. 08, 2005 Page 322 of 966

REJ09B0219-0100



|        |    |          |               | 0         |           | 1        |            | Interrupt reque      |
|--------|----|----------|---------------|-----------|-----------|----------|------------|----------------------|
| 1      | 1  | 1        | Not 0         |           | _         | _        | _          | Ends at 1st tra      |
|        |    |          |               |           |           |          |            | Interrupt reque      |
| Notes: | 1. | CRA in n | ormal mode tr | ansfer, ( | CRAL in r | repeat t | ransfer mo | ode, or CRB in blocl |

0

0

Not 0

0\*2

**Specified Data Size** 

0

0

2. When the contents of the CRAH is written to the CRAL in repeat transfer mod

### 8.5.1 **Bus Cycle Division**

1

1

1

1

0

Not 0

0\*²

When the transfer data size is word and the SAR and DAR values are not a multiple of 2 cycle is divided and the transfer data is read from or written to in bytes. Similarly, when

Table 8.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle division access data size. Figure 8.5 shows the bus cycle division example.

transfer data size is longword and the SAR and DAR values are not a multiple of 4, the

**Table 8.4** Number of Bus Cycle Divisions and Access Size

is divided and the transfer data is read from or written to in words.

|  | SAR and DAR Values | Byte (B) | Word (W) | Longword  |  |
|--|--------------------|----------|----------|-----------|--|
|  | Address 4n         | 1 (B)    | 1 (W)    | 1 (LW)    |  |
|  | Address 2n + 1     | 1 (B)    | 2 (B-B)  | 3 (B-W-B) |  |
|  | Address 4n + 2     | 1 (B)    | 1 (W)    | 2 (W-W)   |  |



Ends at 1st tra

Ends at 2nd tr

Ends at 2nd tr




Figure 8.5 Bus Cycle Division Example

Rev.1.00 Sep. 08, 2005 Page 324 of 966

REJ09B0219-0100



cleared to 0, the stored vector number is deleted, and the updated vector table and transfinformation are read at the next activation.




Figure 8.6 Transfer Information Read Skip Timing



Rev.1.00 Sep. 08, 2005 Pag

| SM1 | DM1 | SAR          | DAR          |
|-----|-----|--------------|--------------|
| 0   | 0   | Skipped      | Skipped      |
| 0   | 1   | Skipped      | Written back |
| 1   | 0   | Written back | Skipped      |
| 1   | 1   | Written back | Written back |

### 8.5.4 Normal Transfer Mode

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination addresse specified as incremented, decremented, or fixed. When the specified number of transfers interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.7 shows the memor normal transfer mode.

**Table 8.6** Register Function in Normal Transfer Mode

| Register | Function            | Written Back Value            |
|----------|---------------------|-------------------------------|
| SAR      | Source address      | Incremented/decremented/fixed |
| DAR      | Destination address | Incremented/decremented/fixed |
| CRA      | Transfer count A    | CRA – 1                       |
| CRB      | Transfer count B    | Not updated                   |
|          |                     |                               |

Note: \* Transfer information writeback is skipped.

Rev.1.00 Sep. 08, 2005 Page 326 of 966

REJ09B0219-0100



Figure 8.7 Memory Map in Normal Transfer Mode

### 8.5.5 Repeat Transfer Mode

In repeat transfer mode, one operation transfers one byte, one word, or one longword of the DTS bit in MRB, either the source or destination can be specified as a repeat area. F 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In retransfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH v CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.8 shows the memor repeat transfer mode.



Rev.1.00 Sep. 08, 2005 Pag

| CRAH    | ranster count storage | CHAH                    | CHAH        |
|---------|-----------------------|-------------------------|-------------|
| CRAL    | Transfer count A      | CRAL – 1                | CRAH        |
| CRB     | Transfer count B      | Not updated             | Not updated |
| Note: * | Transfer informatio   | n writeback is skipped. |             |

Transfer source data area (specified as repeat area)

SAR

Transfer destination data area

Transfer

DAR

Figure 8.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)



Table 8.8 lists the register function in block transfer mode. Figure 8.9 shows the memor block transfer mode.

**Register Function in Block Transfer Mode Table 8.8** 

| Register | Function                      | Written Back Value                     |
|----------|-------------------------------|--|
| SAR      | Source address                | DTS =0: Incremented/decremented/fixed* |
|          |                               | DTS = 1: SAR initial value             |
| DAR      | Destination address           | DTS = 0: DAR initial value             |
|          |                               | DTS =1: Incremented/decremented/fixed* |
| CRAH     | Block size storage            | CRAH                                   |
| CRAL     | Block size counter            | CRAH                                   |
| CRB      | Block transfer counter        | CRB – 1                                |
| Note: *  | Transfer information writehad | ck is skinned                          |

Transfer information writeback is skipped.




Figure 8.9 Memory Map in Block Transfer Mode

(When Transfer Destination is Specified as Block Area)



Rev.1.00 Sep. 08, 2005 Pag REJ09 In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.




Figure 8.10 Operation of Chain Transfer

REJ09B0219-0100






Figure 8.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 8.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size o



Rev.1.00 Sep. 08, 2005 Pag

Figure 8.13 DTC Operation Timing (Example of Short Address Mode in Chain T




Figure 8.14 DTC Operation Timing (Example of Full Address Mode in Normal Transfer Mode or Repeat Trans

Rev.1.00 Sep. 08, 2005 Page 332 of 966 REJ09B0219-0100



| transfe | er  |                                 | *6 | *6 |  |  |  |
|---------|---|---------------------------------|----|----|--|--|--|
| [Legen  | d]  |                                 |    |    |  |  |  |
| P: Bloc | k si  | ze (CRAH and CRAL value)        |    |    |  |  |  |
| Note:   | e: 1. When transfer information read is skipped |                                 |    |    |  |  |  |
|         | 2.  | In full address mode operation  |    |    |  |  |  |
|         | 3.  | In short address mode operation |    |    |  |  |  |

3\*2.3

3\*2.3

2\*4

2\*4

7. When a word is transferred while an odd address is specified in the address

when a longword is transferred while address 4n + 2 is specified

1\*5

1\*5

3\*6

3•P

2•P\*7 1•P 3•P

4\*2

0\*1

0\*1

Nomai

Block

Repeat 1

- 4. When the SAR or DAR is in fixed mode
  - 5. When the SAR and DAR are in fixed mode

3\*3

3\*3

0\*1

0\*1

6. When a longword is transferred while an odd address is specified in the address register

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

|   | Word data read S <sub>∟</sub>      | 1 | 1 | 4 | 2 | 2 | 4 | 4 + 2m  | 2 |
|---|------------------------------------|---|---|---|---|---|---|---------|---|
|   | Longword data read S <sub>L</sub>  | 1 | 1 | 8 | 4 | 2 | 8 | 12 + 4m | 4 |
|   | Byte data write S <sub>м</sub>     | 1 | 1 | 2 | 2 | 2 | 2 | 3 + m   | 2 |
|   | Word data write S <sub>м</sub>     | 1 | 1 | 4 | 2 | 2 | 4 | 4 + 2m  | 2 |
|   | Longword data write S <sub>м</sub> | 1 | 1 | 8 | 4 | 2 | 8 | 12 + 4m | 4 |
|   | Internal operation S <sub>N</sub>  |   |   |   |   |   | 1 |         |   |
| ď | 1                                  |   |   |   |   |   |   |         |   |

[Legend]

m: Number of wait cycles 0 to 7 (For details, see section 6, Bus Controller (BSC).)

of all transfers activated by one activation event (the number in which the CHNE bit is se plus 1).

The number of execution cycles is calculated from the formula below. Note that  $\Sigma$  means

Number of execution cycles =  $I \cdot S_{I} + \Sigma (J \cdot S_{J} + K \cdot S_{K} + L \cdot S_{L} + M \cdot S_{M}) + N \cdot S_{M}$ 

#### 8.5.10 **DTC Bus Release Timing**

The DTC requests the bus mastership to the bus arbiter when an activation request occurs DTC releases the bus after a vector read, transfer information read, a single data transfer, transfer information writeback. The DTC does not release the bus during transfer information read, single data transfer, or transfer information writeback.

#### 8.5.11 **DTC Priority Level Control to the CPU**

The priority of the DTC activation sources over the CPU can be controlled by the CPU p level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specifie DTCP2 to DTCP0. For details, see section 5, Interrupt Controller.

Rev.1.00 Sep. 08, 2005 Page 334 of 966 REJ09B0219-0100






Figure 8.15 DTC with Interrupt Activation



2. Set the start address of the transfer information for an RXI interrupt at the DTC vecto

the data will be received in DAR, and 126 (f10060) in CRA. CRD can be set to any v

- 3. Set the corresponding bit in DTCER to 1.
  - 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the end (RXI) interrupt. Since the generation of a receive error during the SCI reception of will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
  - 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set RXI interrupt is generated, and the DTC is activated. The receive data is transferred f to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.

6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Terminatio

processing should be performed in the interrupt handling routine.

## 8.7.2 Chain Transfer

An example of DTC chain transfer is shown in which pulse output is performed using the Chain transfer can be used to perform pulse output data transfer and PPG output trigger cupdating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chatransfer, and normal mode transfer to the TPU's TGR in the second half. This is because of the activation source and interrupt generation at the end of the specified number of transfer.

restricted to the second half of the chain transfer (transfer when CHNE = 0).

Rev.1.00 Sep. 08, 2005 Page 336 of 966

- 4. Set the start address of the NDR transfer information to the DTC vector address.
- 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.
  - 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable th
  - interrupt with TIER. 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in D NDER for which output is to be performed to 1. Using PCR, select the TPU compar
  - be used as the output trigger. 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
    - 9. Each time a TGRA compare match occurs, the next output value is transferred to NI
  - set value of the next output trigger period is transferred to TGRA. The activation so flag is cleared.
  - 10. When the specified number of transfers are completed (the TPU transfer CRA value TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is CPU. Termination processing should be performed in the interrupt handling routine.

### 8.7.3 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer of the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-kbyte input buffer is configured. The input buffer to have been set to start at lower address H'0000. Figure 8.16 shows the chain transfer w counter value is 0.

Rev.1.00 Sep. 08, 2005 Pag

of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'000

- 5. Next, execute the first data transfer the 65536 times specified for the first data transfer means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data and the transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.




Figure 8.16 Chain Transfer when Counter = 0

Operation of the DTC can be disabled or enabled using the module stop control register initial setting is for operation of the DTC to be enabled. Register access is disabled by so module stop mode. Module stop mode cannot be set while the DTC is activated. For det to section 22, Power-Down Modes.

### 8.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYS not be cleared to 0.

### 8.9.3 DMAC Transfer End Interrupt

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is controlled by the DTC but its value is modified with the write data regardless of the transcounter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

### 8.9.4 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all are disabled, multiple activation sources can be set at one time (only at the initial setting writing data after executing a dummy read on the relevant register.



The transfer information start address to be specified in the vector table should be addres

address other than address 4n is specified, the lower 2 bits of the address are regarded as The source and destination addresses specified in SAR and DAR, respectively, will be tra

# 8.9.7 Transfer Information Modification

in the divided bus cycles depending on the address and data size.

When IBCCS = 1 and the DMAC is used, clear the IBCCS bit to 0 and then set to 1 again modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

### 8.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must be same.

RENESAS

Ports 2 and F include an open-drain control register (ODR) that controls on/off of the outputfer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF.

All of the I/O ports can drive Darlington transistors when functioning as output ports.

Port 2 is Schmitt-trigger input. Schmitt-trigger inputs for other ports are enabled when u  $\overline{IRQ}$ , TPU, TMR, or IIC2 inputs.

**Table 9.1 Port Functions** 

|   |                             |          |                    | Function                              |                             | Input                                      |                            |
|---|-----------------------------|----------|--------------------|---------------------------------------|-----------------------------|--|----------------------------|
| Port  | Description                 | Bit      | I/O                | Input                                 | Output                      | Schmitt-<br>Trigger<br>Input* <sup>1</sup> | Pull-up<br>MOS<br>Function |
| Port 1 General I/O port<br>also functioning<br>as interrupt inputs,<br>SCI I/Os, DMAC<br>I/Os, A/D<br>converter inputs,<br>TPU inputs, and<br>IIC2 I/Os | 7                           | P17/SCL0 | ĪRQ7-A/<br>TCLKD-B | _                                     | ĪRQ7-A,<br>TCLKD-B,<br>SCL0 | _  |                            |
|   | I/Os, A/D converter inputs, | 6        | P16/SDA0           | ĪRQ6-A/<br>TCLKC-B                    | DACK1-A                     | IRQ6-A,<br>TCLKC-B,<br>SDA0                |                            |
|   | •                           | 5        | P15/SCL1           | IRQ5-A/<br>TCLKB-B/<br>RxD5/<br>IrRXD | TEND1-A                     | ĪRQ5-A,<br>TCLKB-B,<br>SCL1                |                            |
|   |                             | 4        | P14/SDA1           | DREQ1-A/<br>IRQ4-A/<br>TCLKA-B        | TxD5/<br>IrTxD              | IRQ4-A,<br>TCLKA-B,<br>SDA1                | •                          |
|   |                             | 3        | P13                | ADTRG0/                               | _                           | ĪRQ3-A                                     | -                          |

ĪRQ3-A

| also functioning<br>as interrupt inputs<br>PPG outputs, TPU<br>I/Os, TMR I/Os,<br>and SCI I/Os |                 | TIOCB5 |                         |                             | TIOCB5,<br>TIOCA5 |  |
|--|-----------------|--------|-------------------------|-----------------------------|-------------------|--|
|  | I/Os, TMR I/Os, | 6      | P26/<br>TIOCA5          | _                           | PO6/TMO1/<br>TxD1 | All input functions                            |
|  |                 | 5      | P25/<br>TIOCA4          | TMCI1/<br>RxD1              | PO5               | P25,<br>TIOCA4,<br>TMCI1                       |
|  |                 | 4      | P24/<br>TIOCB4/<br>SCK1 | TIOCA4/<br>TMRI1            | PO4               | P24,<br>TIOCB4,<br>TIOCA4,<br>TMRI1            |
|  |                 | 3      | P23/<br>TIOCD3          | IRQ11-A/<br>TIOCC3          | PO3               | P23,<br>TIOCD3,<br>IRQ11-A                     |
|  |                 | 2      | P22/<br>TIOCC3          | IRQ10-A                     | PO2/TMO0/<br>TxD0 | All input functions                            |
|  |                 | 1      | P21/<br>TIOCA3          | TMCI0/<br>RxD0/<br>IRQ9-A   | PO1               | P21,<br>IRQ9-A,<br>TIOCA3,<br>TMCI0            |
|  |                 | 0      | P20/<br>TIOCB3/<br>SCK0 | TIOCA3/<br>TMRIO/<br>IRQ8-A | PO0               | P20,<br>IRQ8-A,<br>TIOCB3,<br>TIOCA3,<br>TMRI0 |

PO7

P27,

Port 2 General I/O port 7 P27/ TIOCA5

|                                 | 3   | _  | P53/AN3/<br>IRQ3-B   | _              | ĪRQ3-B            |
|---------------------------------|---|--|--|----------------|-------------------|
|                                 | 2   | _  | P52/AN2/<br>IRQ2-B   | _              | ĪRQ2-B            |
|                                 | 1   | _  | P51/AN1/<br>IRQ1-B   | _              | ĪRQ1-B            |
|                                 | 0   | _  | P50/AN0/<br>IRQ0-B   | _              | ĪRQ0-B            |
| General I/O port                | 7   | _  | _  | _              |                   |
| •                               | 6   | _  | _  | _              | _                 |
| DMAC I/Os,<br>H-UDI inputs, and | 5   | P65  | TCK  | TMO3/<br>DACK3 | _                 |
| interrupt inputs                | 4   | P64  | TMCI3/TDI  | TEND3          | TMCI3             |
|                                 | 3   | P63  | TMRI3/<br>DREQ3/<br>IRQ11-B/<br>TMS  | _              | TMRI3,<br>IRQ11-B |
|                                 | 2   | P62/SCK4   | IDO10 D/   | TMOO/          | IDO40 D           |
|                                 | _   | P62/SCR4   | TRST   | TMO2/<br>DACK2 | IRQ10-B           |
|                                 | 1   | P61  |  |                | TMCI2,            |
|                                 | also functioning<br>as SCI inputs,<br>DMAC I/Os,<br>H-UDI inputs, and | General I/O port also functioning as SCI inputs, DMAC I/Os, H-UDI inputs, and interrupt inputs 4 | 2 —  1 —  0 —  General I/O port also functioning as SCI inputs, DMAC I/Os, H-UDI inputs, and interrupt inputs 4 P64  3 P63 | IRQ3-B         | TRQ3-B            |

IRQ4-B



|  |   |   |     | WAIT |   |   |   |
|--|---|---|-----|------|---|---|---|
|  |   | 1 | PA1 | _    | BACK/<br>(RD/WR)                            | • |   |
|  |   | 0 | PA0 | _    | BREQO/<br>BS-A                              | • |   |
| Port B General I/O port<br>also functioning<br>as bus control<br>outputs |   | 7 | _   | _    | _   | _ | _ |
|  |   | 6 | _   | _    | _   | • |   |
|  | 5 | _ | _   | _    | •   |   |   |
|  |   | 4 | _   | _    | _   | • |   |
|  |   | 3 | PB3 | _    | CS3/<br>CS7-A                               | • |   |
|  |   | 2 | PB2 | _    | CS2-A/<br>CS6-A                             |   |   |
|  |   | 1 | PB1 | _    | CS1/<br>CS2-B/<br>CS5-A/<br>CS6-B/<br>CS7-B |   |   |
|  |   | 0 | PB0 | _    | CS0/CS4/<br>CS5-B                           | • |   |

|        |                             | 1 | PD1 | _ | A1  |             |   |   |
|--------|-----------------------------|---|-----|---|-----|-------------|---|---|
|        |                             | 0 | PD0 | _ | A0  |             |   |   |
| Port E | General I/O port            | 7 | PE7 | _ | A15 |             | 0 |   |
|        | also functioning as address | 6 | PE6 | _ | A14 |             |   | ı |
|        | outputs                     | 5 | PE5 | _ | A13 | <del></del> |   | ı |
|        |                             | 4 | PE4 | _ | A12 | <del></del> |   | ı |
|        |                             | 3 | PE3 | _ | A11 | <del></del> |   | ı |
|        |                             | 2 | PE2 | _ | A10 |             |   | ı |
|        |                             | 1 | PE1 | _ | A9  | <del></del> |   | ı |
|        |                             | 0 | PE0 | _ | A8  |             |   | ı |
| Port F | General I/O port            | 7 | _   | _ | _   |             | 0 |   |
|        | also functioning as address | 6 | _   | _ | _   | <del></del> |   | ı |
|        | outputs                     | 5 | _   | _ | _   | <del></del> |   | ı |
|        |                             | 4 | PF4 | _ | A20 |             |   | ı |
|        |                             | 3 | PF3 | _ | A19 | <del></del> |   | ı |
|        |                             | 2 | PF2 | _ | A18 |             |   | ı |
|        |                             | 1 | PF1 | _ | A17 |             |   |   |
|        |                             | 0 | PF0 | _ | A16 |             |   |   |

|        |                                    | 1         | PH1/D1*              |      | _   |              |      |   |  |  |
|--------|------------------------------------|-----------|----------------------|------|-----|--------------|------|---|--|--|
|        |                                    | 0         | PH0/D0*2             | _    | _   | =            |      |   |  |  |
| Port I | General I/O port                   | 7         | PI7/D15*2            | _    | _   | _            | 0    |   |  |  |
|        | also functioning as bi-directional | 6         | PI6/D14*2            | _    | _   | _            |      |   |  |  |
|        | data bus                           | 5         | PI5/D13*2            | _    | _   | _            |      |   |  |  |
|        |                                    | 4         | PI4/D12*2            | _    | _   | _            |      |   |  |  |
|        | 3                                  | PI3/D11*2 | _                    | _    | _   |              |      |   |  |  |
|        |                                    | 2         | PI2/D10*2            | _    | _   | _            |      |   |  |  |
|        |                                    | 1         | PI1/D9* <sup>2</sup> | _    | _   |              |      |   |  |  |
|        |                                    | 0         | PI0/D8*2             | _    | _   | _            |      |   |  |  |
| Port M | General I/O port                   | 7         | _                    | _    | _   | _            | _    |   |  |  |
|        | also functioning as SCI I/Os       | 6         | _                    | _    | _   | _            |      |   |  |  |
|        | 45 661 1/65                        | 5         | _                    | _    | _   | _            |      |   |  |  |
|        |                                    | 4         | PM4                  | _    | _   | _            |      |   |  |  |
|        |                                    | 3         | PM3                  | _    | _   | <del>.</del> |      |   |  |  |
|        |                                    | 2         | PM2                  | _    | _   |              |      |   |  |  |
|        |                                    | 1         | PM1                  | RxD6 | _   | _            |      |   |  |  |
|        |                                    |           |                      | 0    | PM0 | _            | TxD6 | _ |  |  |

Notes: 1. Pins without Schmitt-trigger input buffer have CMOS input buffer.

Addresses are also output when accessing to the address/data multiplexed I/C

Rev.1.00 Sep. 08, 2005 Page 346 of 966 REJ09B0219-0100



| Port D   | 8               | 0   | 0            | 0            | 0             | 0              |
|----------|-----------------|-----|--------------|--------------|---------------|----------------|
| Port E   | 8               | 0   | 0            | 0            | 0             | 0              |
| Port F*3 | 5               | 0   | 0            | 0            | 0             | 0              |
| Port H   | 8               | 0   | 0            | 0            | 0             | 0              |
| Port I   | 8               | 0   | 0            | 0            | 0             | 0              |
| Port M*  | <sup>4</sup> 5  | 0   | 0            | 0            | 0             | _              |
| [Legend] | ]               |     |              |              |               |                |
| O: I     | Register exists | ;   |              |              |               |                |
| —: I     | No register exi | sts |              |              |               |                |
|          | 1. The lower s  |     | alid and the | upper two bi | its are reser | ved. The write |

0

0

0

0

0

0

O

0

0

0

U

0

0

0

- always be the initial value. 2. The lower four bits are valid and the upper four bits are reserved. The write v

Port 5

Port 6\*1

Port A

Port B\*2

6

8

4

- should always be the initial value.
- 3. The lower five bits are valid and the upper three bits are reserved. The write should always be the initial value.

- 4. The lower five bits are valid and the upper three bits are reserved. The write should always be the initial value.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Bit           | 7              | 6             | 5             | 4              | 3              | 2          | 1      |   |
|---------------|----------------|---------------|---------------|----------------|----------------|------------|--------|---|
| Bit Name      | Pn7DDR         | Pn6DDR        | Pn5DDR        | Pn4DDR         | Pn3DDR         | Pn2DDR     | Pn1DDR | F |
| Initial Value | 0              | 0             | 0             | 0              | 0              | 0          | 0      |   |
| R/W           | W              | W             | W             | W              | W              | W          | W      |   |
| Note: The     | lower six bits | are valid and | the upper two | bits are reser | ved for port 6 | registers. |        |   |

The lower four bits are valid and the upper four bits are reserved for port B registers. The lower five bits are valid and the upper three bits are reserved for port F registers. The lower three bits are valid and the upper five bits are reserved for port M registers.

TILL 0.2 Ct 4 N. I. II 11 11 17 I

**Table 9.3** Startup Mode and Initial Value

|             | Star                   | tup Mode         |
|-------------|------------------------|------------------|
| Port        | External Extended Mode | Single-Chip Mode |
| Port A      | H'80                   | H'00             |
| Other ports |                        | H'00             |



Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

The lower five bits are valid and the upper three bits are reserved for port F registers. The lower five bits are valid and the upper three bits are reserved for port M registers.

### 9.1.3 Port Register (PORTn) (n = 1, 2, 5, 6, A, B, D to F, H, I, and M)

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is ir When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardles ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

| Bit           | 7         | 6         | 5         | 4         | 3         | 2         | 1         |   |
|---------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---|
| Bit Name      | Pn7       | Pn6       | Pn5       | Pn4       | Pn3       | Pn2       | Pn1       |   |
|               |           |           |           |           |           |           |           |   |
| Initial Value | Undefined | ι |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

The lower five bits are valid and the upper three bits are reserved for port F registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

REJ09

When PORT is read, the pin state is always read regardless of the ICR value. When the ICR is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip pe module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, l should be modified when the corresponding input pins are not used. For example, an IRQ modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of t interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs af ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      |   |
|---------------|--------|--------|--------|--------|--------|--------|--------|---|
| Bit Name      | Pn7ICR | Pn6ICR | Pn5ICR | Pn4ICR | Pn3ICR | Pn2ICR | Pn1ICR | F |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      |   |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |   |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower four bits are valid and the upper four bits are reserved for port B registers. The lower five bits are valid and the upper three bits are reserved for port F registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

REJ09B0219-0100



Reset

Hardware

OFF

**Standby Mode** 

Software

OFF

OFF

OFF

OFF

**Standby Mode** 

Rev.1.00 Sep. 08, 2005 Pag

REJ09

0

0

ON/OFF

**Table 9.4 Input Pull-Up MOS State** 

Address output

Address output

Pin State

Port output Port input

Port output

MOS is off.

Port

Port D

Port E

[Legend] OFF:

ON/OFF:

|        | Port input        | OFF | ON/OFF |
|--------|-------------------|-----|--------|
| Port F | Address output    | OFF |        |
|        | Port output       | OFF |        |
|        | Port input        | OFF | ON/OFF |
| Port H | Data input/output | OFF |        |
|        | Port output       | OFF |        |
|        | Port input        | OFF | ON/OFF |
| Port I | Data input/output | OFF |        |
|        | Port output       | OFF |        |
|        | Port input        | OFF | ON/OFF |

The input pull-up MOS is always off.



If PCR is set to 1, the input pull-up MOS is on; if PCR is cleared to 0, the input

| Bit Name      | Pn7ODR | Pn6ODR | Pn5ODR | Pn4ODR | Pn3ODR | Pn2ODR | Pn1ODR |  |
|---------------|--------|--------|--------|--------|--------|--------|--------|--|
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      |  |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |  |


Note: The lower five bits are valid and the upper three bits are reserved for port F registers.

# 9.2 Output Buffer Control

This section describes the output priority of each pin.

The name of each peripheral module pin is followed by "\_OE". This (for example: TIOC indicates whether the output of the corresponding function is valid (1) or if another settin specified (0). Table 9.5 lists each port output signal's valid setting. For details on the corresponding output signals, see the register description of each peripheral module. If the of each peripheral module pin is followed by A or B, the pin function can be modified by function control register (PFCR). For details, see section 9.3, Port Function Controller.

For a pin whose initial value changes according to the activation mode, "Initial value E" if the initial value when the LSI is started up in external extended mode and "Initial value S indicates the initial value when the LSI is started in single-chip mode.



REJ09B0219-0100



| I/O port     | P17 output                     | 0 | 1 |
|--------------|--------------------------------|---|---|
|              | P17 input<br>(initial setting) | 0 | 0 |
| Note: * Wher | n pin functions as I/O:        | 1 |   |

# (2) P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0

The pin function is switched as shown below according to the combination of the DMA register setting and P16DDR bit setting.

|             |                                |            | Setting  |         |
|-------------|--------------------------------|------------|----------|---------|
|             |                                | DMAC       | IIC2     | I/O Por |
| Module Name | Pin Function                   | DACK1A_OE* | SDA0_OE* | P16DD   |
| DMAC        | DACK1-A output                 | 1          | _        | _       |
| IIC2        | SDA0 input/output              | 0          | 1        | _       |
| I/O port    | P16 output                     | 0          | 0        | 1       |
|             | P16 input<br>(initial setting) | 0          | 0        | 0       |

\* When pin functions as I/O: 1 Note:

REJ09

|       |   | P15 input (initial setting)  | 0 | 0 | 0 |
|-------|---|------------------------------|---|---|---|
| Note: | * | When pin functions as I/O: 1 |   |   |   |

# $(4) \quad P14/TxD5/IrTXD/\overline{DREQ1} - A/\overline{IRQ4} - A/TCLKA - B/SDA1$

The pin function is switched as shown below according to the combination of the SCI, Irl IIC2 register setting and P14DDR bit setting.

|             |                                |         | Se       | etting   |       |
|-------------|--------------------------------|---------|----------|----------|-------|
|             |                                | SCI     | IrDA     | IIC2     | I/O I |
| Module Name | Pin Function                   | TxD5_OE | IrTXD_OE | SDA1_OE* | P14   |
| SCI         | TxD5 output                    | 1       | _        | _        | _     |
| IrDA        | IrTXD output                   | 0       | 1        | _        | _     |
| IIC2        | SDA1 input/output              | 0       | 0        | 1        | _     |
| I/O port    | P14 output                     | 0       | 0        | 0        | 1     |
|             | P14 input<br>(initial setting) | 0       | 0        | 0        | 0     |

When pin functions as I/O: 1

Rev.1.00 Sep. 08, 2005 Page 354 of 966 REJ09B0219-0100

RENESAS

# (6) $P12/SCK2/\overline{DACK0}-A/\overline{IRQ2}-A$

The pin function is switched as shown below according to the combination of the DMA register settings and P12DDR bit setting.

|             |                             |           | Setting |          |
|-------------|-----------------------------|-----------|---------|----------|
|             |                             | DMAC      | SCI     | I/O Port |
| Module Name | Pin Function                | DACK0A_OE | SCK2_OE | P12DDF   |
| DMAC        | DACK0-A output              | 1         | _       | _        |
| SCI         | SCK2 output                 | 0         | 1       | _        |
| I/O port    | P12 output                  | 0         | 0       | 1        |
|             | P12 input (initial setting) | 0         | 0       | 0        |

Rev.1.00 Sep. 08, 2005 Pag

REJ09

(initial setting)

# (8) $P10/TxD2/\overline{DREQ0}$ -A/ $\overline{IRQ0}$ -A:

The pin function is switched as shown below according to the combination of the SCI regisetting and P10DDR bit setting.

|             |                             | Setting |          |  |
|-------------|-----------------------------|---------|----------|--|
|             |                             | SCI     | I/O Port |  |
| Module Name | Pin Function                | TxD2_OE | P10DDR   |  |
| SCI         | TxD2 output                 | 1       |          |  |
| I/O port    | P10 output                  | 0       | 1        |  |
|             | P10 input (initial setting) | 0       | 0        |  |

Rev.1.00 Sep. 08, 2005 Page 356 of 966

REJ09B0219-0100



|     | P27 input<br>(initial setting) | 0 | 0 |  |
|-----|--------------------------------|---|---|--|
| (2) | P26/PO6/TIOCA5/TMO1/TxD        | 1 |   |  |

0

1

0

1

Rev.1.00 Sep. 08, 2005 Pag

REJ09

IPU

PPG

I/O port

The pin function is switched as shown below according to the combination of the TPU, SCI, and PPG register settings and P26DDR bit setting.

HOCB5 output

PO7 output

P27 output

|             |                                | Setting   |         |         |        |
|-------------|--------------------------------|-----------|---------|---------|--------|
|             |                                | TPU       | TMR     | SCI     | PPG    |
| Module Name | Pin Function                   | TIOCA5_OE | TMO1_OE | TxD1_OE | PO6_OE |
| TPU         | TIOCA5 output                  | 1         | _       | _       | _      |
| TMR         | TMO1 output                    | 0         | 1       | _       | _      |
| SCI         | TxD1 output                    | 0         | 0       | 1       |        |
| PPG         | PO6 output                     | 0         | 0       | 0       | 1      |
| I/O port    | P26 output                     | 0         | 0       | 0       | 0      |
|             | P26 input<br>(initial setting) | 0         | 0       | 0       | 0      |
|             |                                |           |         |         |        |

| I/O port | P25 output                  | Ü | U | I |
|----------|-----------------------------|---|---|---|
|          | P25 input (initial setting) | 0 | 0 | 0 |
|          |                             |   |   |   |

### (4) P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1

The pin function is switched as shown below according to the combination of the TPU, S PPG register settings and P24DDR bit setting.

|             |                                | Setting   |         |        |       |
|-------------|--------------------------------|-----------|---------|--------|-------|
|             |                                | TPU       | SCI     | PPG    | I/O F |
| Module Name | Pin Function                   | TIOCB4_OE | SCK1_OE | PO4_OE | P24I  |
| TPU         | TIOCB4 output                  | 1         | _       | _      | _     |
| SCI         | SCK1 output                    | 0         | 1       | _      | _     |
| PPG         | PO4 output                     | 0         | 0       | 1      | _     |
| I/O port    | P24 output                     | 0         | 0       | 0      | 1     |
|             | P24 input<br>(initial setting) | 0         | 0       | 0      | 0     |

| I/O port | P23 output                  | U | 0 | ı |
|----------|-----------------------------|---|---|---|
|          | P23 input (initial setting) | 0 | 0 | 0 |
|          |                             |   |   |   |

# (6) P22 /PO2/TIOCC3/TMO0/TxD0/<u>IRQ10</u>-A

The pin function is switched as shown below according to the combination of the TPU, SCI, and PPG register settings and P22DDR bit setting.

|             |                                |           |         | Setting |        |
|-------------|--------------------------------|-----------|---------|---------|--------|
|             |                                | TPU       | TMR     | SCI     | PPG    |
| Module Name | Pin Function                   | TIOCC3_OE | TMO0_OE | TxD0_OE | PO2_OE |
| TPU         | TIOCC3 output                  | 1         | _       | _       | _      |
| TMR         | TMO0 output                    | 0         | 1       | _       | _      |
| SCI         | TxD0 output                    | 0         | 0       | 1       | _      |
| PPG         | PO2 output                     | 0         | 0       | 0       | 1      |
| I/O port    | P22 output                     | 0         | 0       | 0       | 0      |
|             | P22 input<br>(initial setting) | 0         | 0       | 0       | 0      |



| I/O port | P21 output                  | Ü | Ü | l |
|----------|-----------------------------|---|---|---|
|          | P21 input (initial setting) | 0 | 0 | 0 |
|          |                             |   |   |   |

## (8) P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A

The pin function is switched as shown below according to the combination of the TPU, S PPG register settings and P20DDR bit setting.

|             |                                | Setting   |         |        |       |
|-------------|--------------------------------|-----------|---------|--------|-------|
|             |                                | TPU       | SCI     | PPG    | I/O I |
| Module Name | Pin Function                   | TIOCB3_OE | SCK0_OE | PO0_OE | P20   |
| TPU         | TIOCB3 output                  | 1         | _       | _      | _     |
| SCI         | SCK0 output                    | 0         | 1       | _      | _     |
| PPG         | PO0 output                     | 0         | 0       | 1      | _     |
| I/O port    | P20 output                     | 0         | 0       | 0      | 1     |
|             | P20 input<br>(initial setting) | 0         | 0       | 0      | 0     |



D/A convener DAO output

## 9.2.4 Port 6

## (1) P65/TMO3/<del>DACK3</del>/TCK

The pin function is switched as shown below according to the combination of the DMA TMR register settings and P65DDR bit setting.


|             |                             | Setting  |         |          |  |
|-------------|-----------------------------|----------|---------|----------|--|
|             |                             | DMAC     | TMR     | I/O Port |  |
| Module Name | Pin Function                | DACK3_OE | TMO3_OE | P65DDR   |  |
| DMAC        | DACK3 output                | 1        | _       | _        |  |
| TMR         | TMO3 output                 | 0        | 1       | _        |  |
| I/O port    | P65 output                  | 0        | 0       | 1        |  |
|             | P65 input (initial setting) | 0        | 0       | 0        |  |

## (initial setting)

# (3) P63/TMRI3/DREQ3/IRQ11-B/TMS

The pin function is switched as shown below according to the P63DDR bit setting.

|             |                                | Setting  |
|-------------|--------------------------------|----------|
|             |                                | I/O Port |
| Module Name | Pin Function                   | P63DDR   |
| I/O port    | P63 output                     | 1        |
|             | P63 input<br>(initial setting) | 0        |





| SCI      | SCK4 output                 | 0 | 0 | ı |   |
|----------|-----------------------------|---|---|---|---|
| I/O port | P62 output                  | 0 | 0 | 0 | 1 |
|          | P62 input (initial setting) | 0 | 0 | 0 | 0 |
|          |                             |   |   |   |   |

# (5) P61/TMCI2/RxD4/TEND2/IRQ9-B

The pin function is switched as shown below according to the combination of the DMA setting and P61DDR bit setting.

|             |                             | Setting  |          |  |
|-------------|-----------------------------|----------|----------|--|
|             |                             | DMAC     | I/O Port |  |
| Module Name | Pin Function                | TEND2_OE | P61DDR   |  |
| DMAC        | TEND2 output                | 1        | _        |  |
| I/O port    | P61 output                  | 0        | 1        |  |
|             | P61 input (initial setting) | 0        | 0        |  |

REJ09

### 9.2.5 Port A

# (1) PA7/B¢

The pin function is switched as shown below according to the PA7DDR bit setting.

|                    |                                   | Setting  |
|--------------------|-----------------------------------|----------|
|                    |                                   | I/O Port |
| <b>Module Name</b> | Pin Function                      | PA7DDR   |
| I/O port           | B∮ output*<br>(initial setting E) | 1        |
|                    | PA7 input<br>(initial setting S)  | 0        |

[Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Note: \* The type of φ to be output switches according to the POSEL1 bit in SCKCR. F

see section 21.1.1, System Clock Control Register (SCKCR).



| I/O port           | PA6 output                          | 0          | 0          |
|--------------------|-------------------------------------|------------|------------|
|                    | PA6 input (initial setting S)       | 0          | 0          |
| [Legend]           |                                     |            |            |
| Initial setting E: | Initial setting in exte             | ernal exte | ended mode |
| Initial setting S: | Initial setting in single-chip mode |            |            |

Note: \* Valid in external extended mode (EXPE = 1)

AS output\*
(initial setting E)

# (3) **PA5/RD**

The pin function is switched as shown below according to the combination of operating EXPE bit, and the PA5DDR bit settings.

| ,              |                                  | C                  |         |
|----------------|----------------------------------|--------------------|---------|
|                |                                  | \$                 | Setting |
|                |                                  | MCU Operating Mode | I/O Por |
| Module Name    | Pin Function                     | EXPE               | PA5DDR  |
| Bus controller | RD output* (Initial setting E)   | 1                  | _       |
| /O port        | PA5 output                       | 0                  | 1       |
|                | PA5 input<br>(initial setting S) | 0                  | 0       |
| Ibnana         |                                  |                    |         |

Initial setting in external extended mode

[Legend] Initial setting E:

Initial setting S: Initial setting in single-chip mode

Note: \* Valid in external extended mode (EXPE = 1)



0

0

1

0

|          | (initial setting E)           |   |   |   |
|----------|-------------------------------|---|---|---|
| I/O port | PA4 output                    | 0 | 0 | 1 |
|          | PA4 input (initial setting S) | 0 | 0 | 0 |
| l egendl |                               |   |   |   |

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

- Notes: 1. Valid in external extended mode (EXPE = 1)
  - 2. When the byte control SRAM space is accessed while the byte control SRAM specified or while LHWROE =1, this pin functions as the LUB output; otherwise LHWR output.

Rev.1.00 Sep. 08, 2005 Page 366 of 966

|                    | (initial setting S)                       |
|--------------------|---|
| [Legend]           |   |
| Initial setting E: | Initial setting in external extended mode |
| Initial setting S: | Initial setting in single-chip mode       |
| Notes: 1. Valid    | in external extended mode (EXPE = 1)      |

0

Valid in external extended mode (EXPE = 1)
 If the byte control SRAM space is accessed, this pin functions as the LLB out otherwise, the LLWR.

0

0

1

0

## (6) PA2/BREQ/WAIT

PA3 output

PA3 input

I/O port

The pin function is switched as shown below according to the combination of the bus coregister setting and the PA2DDR bit setting.

|                |                                | Setting  |              |         |  |  |
|----------------|--------------------------------|----------|--------------|---------|--|--|
|                |                                | Bus      | S Controller | I/O Por |  |  |
| Module Name    | Pin Function                   | BCR_BRLE | BCR_WAITE    | PA2DD   |  |  |
| Bus controller | BREQ input                     | 1        | _            | _       |  |  |
|                | WAIT input                     | 0        | 1            | _       |  |  |
|                | PA2 output                     | 0        | 0            | 1       |  |  |
|                | PA2 input<br>(initial setting) | 0        | 0            | 0       |  |  |

| Bus controller | BACK output *                  | 1         | _        | _ | _ |
|----------------|--------------------------------|-----------|----------|---|---|
|                | RD/WR output *                 | 0         | 1        | _ | _ |
|                |                                | 0         | 0        | 1 | _ |
| I/O port       | PA1 output                     | 0         | 0        | 0 | 1 |
|                | PA1 input<br>(initial setting) | 0         | 0        | 0 | 0 |
| Note: * Valid  | in external extended           | l mode (E | XPE = 1) |   |   |

# PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, port function control register (PFCR), and the PA0DDI settings.

|                |                                |          | Setting        |          |
|----------------|--------------------------------|----------|----------------|----------|
|                |                                | I/O Port | Bus Controller | I/O Port |
| Module Name    | Pin Function                   | BSA_OE   | BREQO_OE       | PA0DDR   |
| Bus controller | BS-A output*                   | 1        | _              | _        |
|                | BREQO output*                  | 0        | 1              | _        |
| I/O port       | PA0 output                     | 0        | 0              | 1        |
|                | PA0 input<br>(initial setting) | 0        | 0              | 0        |

Note: Valid in external extended mode (EXPE = 1)

RENESAS

Rev.1.00 Sep. 08, 2005 Page 368 of 966

|             | CS7-A output*               | _           | 1       | _ |
|-------------|-----------------------------|-------------|---------|---|
| I/O port    | PB3 output                  | 0           | 0       | 1 |
|             | PB3 input (initial setting) | 0           | 0       | 0 |
| Note: * Val | id in external extende      | d mode (EXF | PE = 1) |   |

# (2) $PB2/\overline{CS2}-A/\overline{CS6}-A$

Bus controller

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PB2DDR bit settings.

|                |                                |         | Setting  |        |
|----------------|--------------------------------|---------|----------|--------|
|                |                                |         | I/O Port |        |
| Module Name    | Pin Function                   | CS2A_OE | CS6A_OE  | PB2DDF |
| Bus controller | CS2-A output*                  | 1       | _        | _      |
|                | CS6-A output*                  | _       | 1        | _      |
| I/O port       | PB2 output                     | 0       | 0        | 1      |
|                | PB2 input<br>(initial setting) | 0       | 0        | 0      |

Valid in external extended mode (EXPE = 1)

Rev.1.00 Sep. 08, 2005 Pag

REJ09

|            | CS6-B output*               | _          | _        | _ | 1 | _ |
|------------|-----------------------------|------------|----------|---|---|---|
|            | CS7-B output*               | _          | _        | _ | _ | 1 |
| I/O port   | PB1 output                  | 0          | 0        | 0 | 0 | 0 |
|            | PB1 input (initial setting) | 0          | 0        | 0 | 0 | 0 |
| Note: * Va | alid in external extende    | d mode (E) | KPE = 1) |   |   |   |

CS5-A output\*

### PB0/CS0/CS4/CS5-B **(4)**

The pin function is switched as shown below according to the combination of operating r

| EXPE bit, port function control regis |                                 |        | · ·    | •       | 8 - |
|---------------------------------------|---------------------------------|--------|--------|---------|-----|
|                                       |                                 |        | Se     | etting  |     |
|                                       |                                 |        | I/O    | Port    |     |
| Module Name                           | Pin Function                    | CS0_OE | CS4_OE | CS5B_OE | PB  |
| Bus controller                        | CS0 output* (initial setting E) | 1      | _      | _       | _   |
|                                       | CS4 output*                     | _      | 1      | _       | _   |
|                                       | CS5-B output*                   | _      | _      | 1       | _   |
| I/O port                              | PB0 output                      | 0      | 0      | 0       | 1   |
|                                       | PB0 input (initial setting S)   | 0      | 0      | 0       | 0   |

[Legend] Initial setting E: Initial setting in on-chip ROM disabled external extended mode

Initial setting S: Initial setting in other modes

Note: \* Valid in external extended mode (EXPE = 1)

Rev.1.00 Sep. 08, 2005 Page 370 of 966

RENESAS

REJ09B0219-0100

|       |        | PDn input (initial setting)    | Modes other than on-chip ROM disabled extended mode | 0           |
|-------|--------|--------------------------------|---|-------------|
| [Lege | nd]    |                                |   |             |
| n:    | 0 to 7 |                                |   |             |
| Note: |        | ess output is enable<br>E = 1) | ed by setting PDnDDR = 1 in external e              | xtended mod |

Single-chip mode\*

On-chip ROM enabled extended mode

### 9.2.8 Port E

I/O port

# PE7/A15, PE6/A14, PE5/A13, PE4/A12, PE3/A11, PE2/A10, PE1/A9, PE0/A8

PDn output

The pin function is switched as shown below according to the combination of operating EXPE bit, and the PEnDDR bit settings.

|                |                                | Setting   |         |  |
|----------------|--------------------------------|---|---------|--|
|                |                                |   | I/O Por |  |
| Module Name    | Pin Function                   | MCU Operating Mode                                  | PEnDD   |  |
| Bus controller | Address output                 | On-chip ROM disabled extended mode                  | _       |  |
|                |                                | On-chip ROM enabled extended mode                   | 1       |  |
| I/O port       | PEn output                     | Single-chip mode*                                   | 1       |  |
|                | PEn input<br>(initial setting) | Modes other than on-chip ROM disabled extended mode | 0       |  |
| [Legend]       |                                |   |         |  |

n:

Note:

0 to 7

(EXPE = 1)

Address output is enabled by setting PDnDDR = 1 in external extended mode

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

REJ09

1

1

| disabled extended mode           |                |                             |   |   |
|----------------------------------|----------------|-----------------------------|---|---|
| Modes other than                 | Bus controller | A20 output*                 | 1 | _ |
| on-chip ROM<br>disabled extended | I/O port       | PF4 output                  | 0 | 1 |
| mode                             |                | PF4 input (initial setting) | 0 | 0 |

Note: \* Valid in external extended mode (EXPE = 1)

### (2) PF3/A19

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PF3DDR bit settings.

|                                    |                |                             |          | Setting  |
|------------------------------------|----------------|-----------------------------|----------|----------|
| MCU                                |                |                             | I/O Port | I/O Port |
| Operating Mode                     | Module Name    | Pin Function                | A19_OE   | PF3DDR   |
| On-chip ROM disabled extended mode | Bus controller | A19 output                  | _        | _        |
| Modes other than                   | Bus controller | A19 output*                 | 1        | _        |
| on-chip ROM disabled extended      | I/O port       | PF3 output                  | 0        | 1        |
| mode                               |                | PF3 input (initial setting) | 0        | 0        |

Note: \* Valid in external extended mode (EXPE = 1)

REJ09B0219-0100



| Modes other than                 | Bus controller              | A18 output*     | 1 | _ |
|----------------------------------|-----------------------------|-----------------|---|---|
| on-chip ROM<br>disabled extended | I/O port                    | PF2 output      | 0 | 1 |
| mode                             | PF2 input (initial setting) | 0               | 0 |   |
| Note: * Valid in e               | external extended n         | node (EXPE = 1) |   |   |

# (4) PF1/A17

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF1DDR bit settings.

|  |                |                             |          | Setting  |
|--|----------------|-----------------------------|----------|----------|
| MCU                                      |                |                             | I/O Port | I/O Port |
| Operating Mode                           | Module Name    | Pin Function                | A17_OE   | PF1DDR   |
| On-chip ROM disabled extended mode       | Bus controller | A17 output                  |          | _        |
| Modes other than                         | Bus controller | A17 output*                 | 1        | _        |
| on-chip ROM<br>disabled extended<br>mode | I/O port       | PF1 output                  | 0        | 1        |
|  |                | PF1 input (initial setting) | 0        | 0        |

\* Valid in external extended mode (EXPE = 1) Note:



| Modes other than                 | Bus controller      | A16 output*                    | 1 | _ |
|----------------------------------|---------------------|--------------------------------|---|---|
| on-chip ROM<br>disabled extended | I/O port            | PF0 output                     | 0 | 1 |
| mode                             |                     | PF0 input<br>(initial setting) | 0 | 0 |
| Note: * Valid in 6               | external extended i | mode (EXPE = 1)                |   |   |

### 9.2.10 Port H

### PH7/D7, PH6/D6, PH5/D5, PH4/D4, PH3/D3, PH2/D2, PH1/D1, PH0/D0

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PHnDDR bit settings.

|                |                                  | Set                | ting     |
|----------------|----------------------------------|--------------------|----------|
|                |                                  | MCU Operating Mode | I/O Port |
| Module Name    | Pin Function                     | EXPE               | PHnDDR   |
| Bus controller | Data I/O*<br>(initial setting E) | 1                  | _        |
| I/O port       | PHn output                       | 0                  | 1        |
|                | PHn input (initial setting S)    | 0                  | 0        |

[Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

0 to 7 n:

Note: \* Valid in external extended mode (EXPE = 1)

Rev.1.00 Sep. 08, 2005 Page 374 of 966

RENESAS

|          | (initial setting E)           |   |   |
|----------|-------------------------------|---|---|
| I/O port | PIn output                    | 0 | 1 |
|          | PIn input (initial setting S) | 0 | 0 |
| [Legend] |                               |   |   |

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

0 to 7 n:

Note: \* Valid in external extended mode (EXPE = 1)

|          |                             | • |   |  |
|----------|-----------------------------|---|---|--|
| I/O port | PM4 output                  | 0 | 1 |  |
|          | PM4 input (initial setting) | 0 | 0 |  |
|          |                             |   |   |  |

# (2) PM3

The pin function is switched as shown below according to the combination of the PM3DI

|             |                             | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
| Module Name | Pin Function                | PM3DDR   |
| I/O port    | PM3 output                  | 1        |
|             | PM3 input (initial setting) | 0        |

## (3) PM2

REJ09B0219-0100

The pin function is switched as shown below according to the combination of the PM2DI setting.

|             |                                | Setting  |
|-------------|--------------------------------|----------|
|             |                                | I/O Port |
| Module Name | Pin Function                   | PM2DDR   |
| I/O port    | PM2 output                     | 1        |
|             | PM2 input<br>(initial setting) | 0        |

Rev.1.00 Sep. 08, 2005 Page 376 of 966 RENESAS

# (5) PM0/TxD6

The pin function is switched as shown below according to the combination of the SCI resetting and PM0DDR bit setting.

|             |                                | Setting |          |  |
|-------------|--------------------------------|---------|----------|--|
|             |                                | SCI     | I/O Port |  |
| Module Name | Pin Function                   | TxD6_OE | PM0DDR   |  |
| SCI         | TxD6 output                    | 1       | _        |  |
| I/O port    | PM0 output                     | 0       | 1        |  |
|             | PM0 input<br>(initial setting) | 0       | 0        |  |

REJ09

| 1<br>0<br>P2 7 | SDA1_OE  DACKOA_OE  SCK2_OE  TENDOA_OE  TxD2_OE | SDA1  DACKO SCK2 | —<br>PFCR7.DMAS0[A,B] = 00 | ICCRA.ICE = 1  DACR.AMS = 1, DMDR.DACKE  When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 whill SMR.GM = 0, SCR.CKE [1, 0] = SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 whill SMR.C/A = 0, SCR.CKE [1, 0] = |
|----------------|---|------------------|----------------------------|--|
| 1 0            | SCK2_OE  TENDOA_OE  TxD2_OE                     | SCK2             |                            | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 whil<br>SMR.GM = 0, SCR.CKE [1, 0] =<br>SMR.GM = 1<br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1 whil<br>SMR.C/A = 0, SCR.CKE [1, 0] =                          |
| 1 0            | SCK2_OE  TENDOA_OE  TxD2_OE                     | SCK2             |                            | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 whil<br>SMR.GM = 0, SCR.CKE [1, 0] =<br>SMR.GM = 1<br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1 whil<br>SMR.C/A = 0, SCR.CKE [1, 0] =                          |
| 0              | TEND0A_OE TxD2_OE                               |                  |                            | SCR.TE = 1 or SCR.RE = 1 whill<br>SMR.GM = 0, SCR.CKE [1, 0] =<br>SMR.GM = 1<br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1 whill<br>SMR.C/A = 0, SCR.CKE [1, 0] =   |
| 0              | TxD2_OE   | TEND0            |                            | SMR.C/A = 1, SCR.CKE 1 = $0$   |
|                |   |                  | PFCR7.DMAS0[A,B] = 00      | DMDR.TENDE = 1   |
| P2 7           |   | TxD2             |                            | SCR.TE = 1   |
|                | TIOCB5_OE                                       | TIOCB5           |                            | TPU.TIOR5.IOB3 = 0, TPU.TIOR = 01/10/11  |
| _              | PO7_OE  | PO7              |                            | NDERL.NDER7 = 1  |
| 6              | TIOCA5_OE                                       | TIOCA5           |                            | TPU.TIOR5.IOA3 = 0, TPU.TIOR = 01/10/11  |
|                | TMO1_OE   | TMO1             |                            | TCSR.OS3,2 = 01/10/11 or<br>TCSR.OS[1,0] = 01/10/11  |
|                | TxD1_OE   | TxD1             |                            | SCR.TE = 1   |
| _              | PO6_OE  | PO6              |                            | NDERL.NDER6 = 1  |
| 5              | TIOCA4_OE                                       | TIOCA4           |                            | TPU.TIOR4.IOA3 = 0, TPU.TIOR = 01/10/11  |
|                | PO5_OE  | PO5              |                            | NDERL.NDER5 = 1  |
|                | ) Sep. 08, 2005 F                               | Page 378 o       | f 966<br>RENESAS           | _  |
| ⊣EJU9B         | 0219-0100                                       |                  |                            | _  |

30n.1E = 1, || 0n.||E = 0

SCR.TE = 1, IrCR.IrE = 1

IXDS\_OE

IrTxD5\_OE

IrTxD5

| PO3_OE TIOCC3_OE TMO0_OE TxD0_OE PO2_OE TIOCA3_OE | PO3 TIOCC3 TMO0 TxD0 PO2 TIOCA3 | NDERL.NDER3 = 1  TPU.TMDR.BFA = 0, TPU.TIOI = 0, TPU.TIORL3.IOD[1,0] = 0  TCSR.OS[3,2] = 01/10/11 or TO = 01/10/11  SCR.TE = 1  NDERL.NDER2 = 1  TPU.TIORH3.IOA3 = 0, TPU.TIORH3.IOA[1,0] = 01/10/10    |
|---|---------------------------------|---|
| TMO0_OE  TxD0_OE  PO2_OE  TIOCA3_OE  PO1_OE       | TMO0  TxD0  PO2  TIOCA3         | = 0, TPU.TIORL3.IOD[1,0] = 0 <sup>-1</sup> TCSR.OS[3,2] = 01/10/11 or TC = 01/10/11  SCR.TE = 1  NDERL.NDER2 = 1  TPU.TIORH3.IOA3 = 0,  |
| TxD0_OE PO2_OE TIOCA3_OE PO1_OE                   | TxD0 PO2 TIOCA3                 | = 01/10/11<br>SCR.TE = 1<br>NDERL.NDER2 = 1<br>TPU.TIORH3.IOA3 = 0,   |
| PO2_OE TIOCA3_OE PO1_OE                           | PO2<br>TIOCA3                   | NDERL.NDER2 = 1<br>TPU.TIORH3.IOA3 = 0,   |
| TIOCA3_OE PO1_OE                                  | TIOCA3                          | TPU.TIORH3.IOA3 = 0,  |
| PO1_OE  |                                 | •   |
|   | PO1                             |   |
|   | 101                             | NDERL.NDER1 = 1   |
| TIOCB3_OE   | TIOCB3                          | TPU.TIORH3.IOB3 = 0,<br>TPU.TIORH3.IOB[1,0] = 01/10/  |
| SCK0_OE   | SCK0                            | When SCMR.SMIF = 1:  SCR.TE = 1 or SCR.RE = 1 wh  SMR.GM = 0, SCR.CKE [1, 0] :  SMR.GM = 1  When SCMR.SMIF = 0:  SCR.TE = 1 or SCR.RE = 1 wh  SMR.C/A = 0, SCR.CKE [1, 0] :  SMR.C/A = 1, SCR.CKE 1 = 0 |
| PO0_OE  | PO0                             | NDERL.NDER0 = 1   |
|   |                                 | Rev.1.00 Sep. 08, 2005 Pa   |
|   |                                 |   |

PO4

TIOCD3

PO4\_OE

TIOCD3\_OE

3

SMR.C/A = 1, SCR.CKE 1 = 0

TPU.TMDR.BFB = 0, TPU.TIORI

NDERL.NDER4 = 1

| CR7.DMAS2[A,B | SCR.TE = 1  PADDR.PA7DDR = 1, SCKCR.F  SYSCR.EXPE = 1,  MPXCR.MPXEn (n = 7 to 3) = 1  SYSCR.EXPE = 1, PFCR2.BSE |
|---------------|---|
| CR2.BSS = 1   | PADDR.PA7DDR = 1, SCKCR.F<br>SYSCR.EXPE = 1,<br>MPXCR.MPXEn (n = 7 to 3) = 1<br>SYSCR.EXPE = 1, PFCR2.BSE       |
| CR2.BSS = 1   | SYSCR.EXPE = 1,<br>MPXCR.MPXEn (n = 7 to 3) = 1<br>SYSCR.EXPE = 1, PFCR2.BSE                                    |
| CR2.BSS = 1   | MPXCR.MPXEn (n = 7 to 3) = 1<br>SYSCR.EXPE = 1, PFCR2.BSE   |
| CR2.BSS = 1   | ·   |
|               |   |
|               | SYSCR.EXPE = 1, PFCR2.ASC   |
|               | SYSCR.EXPE = 1  |
|               | SYSCR.EXPE = 1, PFCR6.LHV<br>SRAMCR.BCSELn = 1  |
|               | SYSCR.EXPE = 1, PFCR6.LHV   |
|               | SYSCR.EXPE = 1, SRAMCR.B  |
|               | SYSCR.EXPE = 1  |
|               | SYSCR.EXPE = 1,BCR1.BRLE  |
|               | SYSCR.EXPE = 1, PFCR2.REV<br>SRAMCR.BCSELn = 1  |
| CR2.BSS = 0   | SYSCR.EXPE = 1, PFCR2.BSI   |
|               | SYSCR.EXPE = 1, BCR1.BRLI<br>BCR1.BREQOE = 1  |
|               |   |
|               | 3   |

when Scivin.Siviir = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE[1, 0] = 0

When SCMR.SMIF = 0:

SCR.TE = 1 or SCR.RE = 1 while

SMR.GM = 1

SCK4\_OE SCK4



| PE | 4 | A4_OE  | A4  |
|----|---|--------|-----|
|    | 3 | A3_OE  | A3  |
|    | 2 | A2_OE  | A2  |
|    | 1 | A1_OE  | A1  |
|    | 0 | A0_OE  | A0  |
| PE | 7 | A15_OE | A15 |
|    | 6 | A14_OE | A14 |
|    | 5 | A13_OE | A13 |
|    | 4 | A12_OE | A12 |
|    | 3 | A11_OE | A11 |
|    | 2 | A10_OE | A10 |
|    | 1 | A9_OE  | A9  |
|    | 0 | A8_OE  | A8  |
|    |   |        |     |
|    |   |        |     |
|    |   |        |     |
|    |   |        |     |

CS6B\_OE

CS7B\_OE

CS0\_OE

CS4 OE

CS5B\_OE

A7\_OE

A6\_OE

A5\_OE

0

5

PD

CS<sub>6</sub>

CS7

CS0

CS4

CS5

Α7

A6

A5

PFCR1.CS6S[A,B] = 01

PFCR1.CS7S[A,B] = 01

PFCR1.CS5S[A,B] = 01

Rev.1.00 Sep. 08, 2005 Pag

REJ09

SYSCR.EXPE = 1, PFCR0.CS6E

SYSCR.EXPE = 1, PFCR0.CS7E

SYSCR.EXPE = 1, PFCR0.CS0E

SYSCR.EXPE = 1, PFCR0.CS4E

SYSCR.EXPE = 1, PFCR0.CS5E

SYSCR.EXPE = 1, PDDDR.PD7

SYSCR.EXPE = 1, PDDDR.PD6

SYSCR.EXPE = 1, PDDDR.PD5

SYSCR.EXPE = 1, PDDDR.PD3
SYSCR.EXPE = 1, PDDDR.PD3
SYSCR.EXPE = 1, PDDDR.PD2
SYSCR.EXPE = 1, PDDDR.PD1
SYSCR.EXPE = 1, PDDDR.PD0
SYSCR.EXPE = 1, PDDDR.PE7
SYSCR.EXPE = 1, PDDDR.PE6
SYSCR.EXPE = 1, PDDDR.PE5
SYSCR.EXPE = 1, PDDDR.PE4
SYSCR.EXPE = 1, PDDDR.PE3
SYSCR.EXPE = 1, PDDDR.PE2
SYSCR.EXPE = 1, PDDDR.PE2

|    | 3 | D3_E    | D3   | <br>SYSCR.EXPE = 1    |        |
|----|---|---------|------|-----------------------|--------|
|    | 2 | D2_E    | D2   | <br>SYSCR.EXPE = 1    |        |
|    | 1 | D1_E    | D1   | SYSCR.EXPE = 1        |        |
|    | 0 | D0_E    | D0   | SYSCR.EXPE = 1        |        |
| PI | 7 | D15_E   | D15  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 6 | D14_E   | D14  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 5 | D13_E   | D13  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 4 | D12_E   | D12  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 3 | D11_E   | D11  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 2 | D10_E   | D10  | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 1 | D9_E    | D9   | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
|    | 0 | D8_E    | D8   | SYSCR.EXPE = 1, ABWCR | l.ABW[ |
| PM | 4 |         |      | <br>                  |        |
|    | 3 |         |      | <br>                  |        |
|    | 2 |         |      | <br>                  |        |
|    | 1 |         |      | <br>                  |        |
|    | 0 | TxD6_OE | TxD6 | <br>SCR.TE = 1        |        |
|    |   |         |      |                       |        |
|    |   |         |      |                       | ŀ      |

D5

D4

RENESAS

SYSCH.EXPE = 1

SYSCR.EXPE = 1

D5\_E

D4\_E

Rev.1.00 Sep. 08, 2005 Page 382 of 966

- Port function control register 6 (PPCR6)
  - Port function control register 7 (PFCR7)
  - Port function control register 9 (PFCR9)
  - Port function control register B (PFCRB)
  - Port function control register C (PFCRC)

## 9.3.1 Port Function Control Register 0 (PFCR0)

PFCR0 enables/disables the  $\overline{CS}$  output.

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    |   |
|---------------|------|------|------|------|------|------|------|---|
| Bit Name      | CS7E | CS6E | CS5E | CS4E | CS3E | CS2E | CS1E | Т |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | Ļ |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |   |
|               |      |      |      |      |      |      |      |   |

Note: \* 1 in external extended mode; 0 in other modes.

| Bit | Bit Name | Initial<br>Value | R/W | Description                                 |
|-----|----------|------------------|-----|---|
| 7   | CS7E     | 0                | R/W | CS7 to CS0 Enable                           |
| 6   | CS6E     | 0                | R/W | These bits enable/disable the corresponding |
| 5   | CS5E     | 0                | R/W | output.                                     |
| 4   | CS4E     | 0                | R/W | − 0: Pin functions as I/O port              |
| 3   | CS3E     | 0                | R/W | 1: Pin functions as CSn output pin          |
| 2   | CS2E     | 0                | R/W | - (n = 7 to 0)                              |
| 1   | CS1E     | 0                | R/W | _   |
| 0   | CS0E     | Undefined*       | R/W | _   |

Note: \* 1 in external extended mode, 0 in other modes.



Rev.1.00 Sep. 08, 2005 Pag

| 7                        | CS7SA*                  | 0                          | R/W                        | CS7 Output Pin Select  |
|--------------------------|-------------------------|----------------------------|----------------------------|--|
| 6                        | CS7SB*                  | 0                          | R/W                        | Selects the output pin for $\overline{CS7}$ when $\overline{CS7}$ outpenabled (CS7E = 1)                       |
|                          |                         |                            |                            | 00: Specifies pin PB3 as CS7-A output  |
|                          |                         |                            |                            | 01: Specifies pin PB1 as CS7-B output  |
|                          |                         |                            |                            | 10: Setting prohibited   |
|                          |                         |                            |                            | 11: Setting prohibited   |
| 5                        | CS6SA*                  | 0                          | R/W                        | CS6 Output Pin Select  |
| 4                        | CS6SB*                  | 0                          | R/W                        | Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ outpenabled (CS6E = 1)                       |
|                          |                         |                            |                            | 00: Specifies pin PB2 as CS6-A output  |
|                          |                         |                            |                            | 01: Specifies pin PB1 as CS6-B output  |
|                          |                         |                            |                            | 10: Setting prohibited   |
|                          |                         |                            |                            | 11: Setting prohibited   |
| 3                        | CS5SA*                  | 0                          | R/W                        | CS5 Output Pin Select  |
| 2                        | CS5SB*                  | 0                          | R/W                        | Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ outpenabled (CS5E = 1)                       |
|                          |                         |                            |                            | 00: Specifies pin PB1 as CS5-A output  |
|                          |                         |                            |                            | 01: Specifies pin PB0 as CS5-B output  |
|                          |                         |                            |                            | 10: Setting prohibited   |
|                          |                         |                            |                            | 11: Setting prohibited   |
| 1                        | _                       | 0                          | R/W                        | Reserved   |
| 0                        |                         | 0                          | R/W                        | These bits are always read as 0. The write valalways be 0.   |
| Note:                    | select bit<br>section 6 | s (n=4 to 7<br>5.5.3, Chip | '), multiple<br>Select Sig | cified to a single pin according to the CSn outpu<br>CS signals are output from the pin. For details,<br>nals. |
| 1 1 <del>0</del> V. 1.00 | 0219-0100               | o raye sor                 |                            | RENESAS  |
| Rev.1.00                 | Sep. 08, 200            | 95 Page 384                |                            | Denies as  |

FK/VV

Description

7

Dit Name value

|   |         |   |     | Selects the BS output pin  |
|---|---------|---|-----|--|
|   |         |   |     | 0: Specifies pin PA0 as BS-A output pin                            |
|   |         |   |     | 1: Specifies pin PA6 as $\overline{\text{BS}}\text{-B}$ output pin |
| 4 | BSE     | 0 | R/W | BS Output Enable   |
|   |         |   |     | Enables/disables the $\overline{\mbox{BS}}$ output                 |
|   |         |   |     | 0: Disables the BS output  |
|   |         |   |     | 1: Enables the BS output   |
| 3 | _       | 0 | R/W | Reserved   |
|   |         |   |     | TI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1                           |
|   |         |   |     | This bit is always read as 0. The write value s always be 0.       |
| 2 | RDWRE*2 | 0 | R/W |  |
| 2 | RDWRE*2 | 0 | R/W | always be 0.   |
| 2 | RDWRE*2 | 0 | R/W | always be 0.  RD/WR Output Enable                                  |

Initial

Value

0

0

0

R/W

R/W

R/W

R/W

**Description** 

always be 0.

CS2 Output Pin Select

enabled (CS2E = 1)

BS Output Pin Select

This bit is always read as 0. The write value s

Selects the output pin for  $\overline{\text{CS2}}$  when  $\overline{\text{CS2}}$  out

0: Specifies pin PB2 as CS2-A output pin 1: Specifies pin PB1 as CS2-B output pin

Reserved

**Bit Name** 

CS2S\*1

**BSS** 

Bit

7

6

5



REJ09

Rev.1.00 Sep. 08, 2005 Pag

select bits (n = 2 and 3), multiple  $\overline{CS}$  signals are output from the pin. For detail section 6.5.3, Chip Select Signals.

2. If an area is specified as a byte control SDRAM space, the pin functions as RE output regardless of the RDWRE bit value.

# 9.3.4 Port Function Control Register 4 (PFCR4)

PFCR4 enables/disables the address output.

| ыт        |      | /    | ь                | 5   | 4                       | 3          | 2           | ı           |      |
|-----------|------|------|------------------|-----|-------------------------|------------|-------------|-------------|------|
| Bit Nan   | ne   | _    | _                | _   | A20E                    | A19E       | A18E        | A17E        |      |
| Initial V | alue | 0    | 0                | 0   | 0/1*                    | 0/1*       | 0/1*        | 0/1*        |      |
| R/W       |      | R/W  | R/W              | R/W | R/W                     | R/W        | R/W         | R/W         |      |
| Bit       | Bit  | Name | Initial<br>Value | R/W | Descriptio              | n          |             |             |      |
| 7 to 5    | _    |      | All 0            | R/W | Reserved                |            |             |             |      |
|           |      |      |                  |     | This bit is a always be | -          | d as 1. The | write value | e sl |
| 4         | A20  | )E   | 0/1*             | R/W | Address A               | 20 Enable  |             |             |      |
|           |      |      |                  |     | Enables/dis             | sables the | address ou  | tput (A20)  |      |
|           |      |      |                  |     | 0: Disables             | the A20 o  | utput       |             |      |
|           |      |      |                  |     | 1: Enables              | the A20 ou | utput       |             |      |

|       |        |              | (            | 0: Disables the A17 output   |
|-------|--------|--------------|--------------|--|
|       |        |              |              | 1: Enables the A17 output  |
| 0     | A16E   | 0/1*         | R/W          | Address A16 Enable   |
|       |        |              | ŗ            | Enables/disables the address output (A16)  |
|       |        |              | (            | 0: Disables the A16 output   |
|       |        |              |              | 1: Enables the A16 output  |
| Note: | * When | external ext | tended mode: | Initial value is 1, reserved. This bit is always read as 1. The write value always be 1. |
|       | When   | other modes  | s:           | Initial value is 1, enable setting.  |

R/W

Address A17 Enable

Enables/disables the address output (A17)

0/1\*

A17E

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|        |        |       |     | This bit is always read as 1. The write value shalways be 1.                     |
|--------|--------|-------|-----|--|
| 6      | LHWROE | 1     | R/W | LHWR Output Enable   |
|        |        |       |     | Enables/disables $\overline{\text{LHWR}}$ output (valid in externextended mode). |
|        |        |       |     | 0: Specifies pin PA4 as I/O port   |
|        |        |       |     | 1: Specifies pin PA4 as LHWR output pin  |
| 5      | _      | 1     | R/W | Reserved   |
|        |        |       |     | This bit is always read as 1. The write value shalways be 1.                     |
| 4      | _      | 0     | R   | Reserved   |
|        |        |       |     | This is a read-only bit and cannot be modified.                                  |
| 3      | TCLKS  | 0     | R/W | TPU External Clock Input Pin Select  |
|        |        |       |     | Selects the TPU external clock input pins.                                       |
|        |        |       |     | 0: External clock input pins cannot be used.                                     |
|        |        |       |     | 1: Specifies pins P14 to P17 as external clock                                   |
| 2 to 0 | _      | All 0 | R/W | Reserved   |

R/W

Description

always be 0.

These bits are always read as 0. The write value

Reserved

Dit Name

value

1

REJ09B0219-0100 **₹ENES∆S** 

Rev.1.00 Sep. 08, 2005 Page 388 of 966

|   |        |   |     | 10: Setting prohibited                   |
|---|--------|---|-----|--|
|   |        |   |     | 11: Setting prohibited                   |
| 3 | DMAS1A | 0 | R/W | DMAC control pin select                  |
| 2 | DMAS1B | 0 | R/W | Selects the I/O port to control DMAC_1.  |
|   |        |   |     | 00: Specifies pins P14 to P16 as DMAC co |
|   |        |   |     | 01: Setting prohibited                   |
|   |        |   |     | 10: Setting prohibited                   |
|   |        |   |     | 11: Setting prohibited                   |
| 1 | DMAS0A | 0 | R/W | DMAC control pin select                  |
| 0 | DMAS0B | 0 | R/W | Selects the I/O port to control DMAC_0.  |
|   |        |   |     | 00: Specifies pins P10 to P12 as DMAC co |
|   |        |   |     | 01: Setting prohibited                   |
|   |        |   |     | 10: Setting prohibited                   |
|   |        |   |     | 11: Setting prohibited                   |

DIT

7

6

5

4

DIT Name

DMAS3A

DMAS3B

DMAS2A

DMAS2B

value

0

0

0

K/VV

R/W

R/W

R/W

R/W

Description

DMAC control pin select

00: Setting prohibited

10: Setting prohibited 11: Setting prohibited

DMAC control pin select

00: Setting prohibited

Selects the I/O port to control DMAC\_3.

Selects the I/O port to control DMAC\_2.

01: Specifies pins P60 to P62 as DMAC conti

01: Specifies pins P63 to P65 as DMAC conti

| 6      | TDUMAGA                      |          |           | <ul><li>0: Specifies pin P26 as output compare outpour capture</li><li>1: Specifies P27 as input capture input and</li></ul> |
|--------|------------------------------|----------|-----------|--|
| 6      | TDI IMAGA                    |          |           | 1. Specifies P27 as input capture input and  |
| 6      | TDUB404                      |          |           | compare  |
|        | TPUMS4                       | 0        | R/W       | TPU I/O Pin Multiplex Function Select  |
|        |                              |          |           | Selects TIOCA4 function  |
|        |                              |          |           | Specifies P25 as output compare output a capture   |
|        |                              |          |           | 1: Specifies P24 as input capture input and compare  |
| 5      | TPUMS3A                      | 0        | R/W       | TPU I/O Pin Multiplex Function Select  |
|        |                              |          |           | Selects TIOCA3 function  |
|        |                              |          |           | 0: Specifies P21 as output compare output a capture  |
|        |                              |          |           | 1: Specifies P20 as input capture input and compare  |
| 4      | TPUMS3B                      | 0        | R/W       | TPU I/O Pin Multiplex Function Select  |
|        |                              |          |           | Selects TIOCC3 function  |
|        |                              |          |           | Specifies P22 as output compare output a capture   |
|        |                              |          |           | 1: Specifies P23 as input capture input and compare  |
| 3 to 0 | _                            | All 0    | R/W       | Reserved   |
|        |                              |          |           | These bits are always read as 0. The write valways be 0.   |
|        | —<br>) Sep. 08, 200          |          |           | compare  Reserved  These bits are always   |
|        | )  Sep. 08, 200<br>0219-0100 | 5 Page 3 | 90 of 966 | RENESAS  |

bit name value

TPUMS5

7

IK/VV

R/W

Description

TPU I/O Pin Multiplex Function Select

Selects TIOCA5 function

|   |       |   |     | Selects an input pin for IRQ11.                      |
|---|-------|---|-----|--|
|   |       |   |     | 0: Selects pin P23 as IRQ11-A input                  |
|   |       |   |     | 1: Selects pin P63 as IRQ11-B input                  |
| 2 | ITS10 | 0 | R/W | IRQ10 Pin Select                                     |
|   |       |   |     | Selects an input pin for $\overline{\text{IRQ10}}$ . |
|   |       |   |     | 0: Selects pin P22 as IRQ10-A input                  |
|   |       |   |     | 1: Selects pin P62 as IRQ10-B input                  |
| 1 | ITS9  | 0 | R/W | IRQ9 Pin Select                                      |
|   |       |   |     | Selects an input pin for $\overline{\text{IRQ9}}$ .  |
|   |       |   |     | 0: Selects pin P21 as IRQ9-A input                   |
|   |       |   |     | 1: Selects pin P61 as IRQ9-B input                   |
| 0 | ITS8  | 0 | R/W | IRQ8 Pin Select                                      |
|   |       |   |     | Selects an input pin for $\overline{\text{IRQ8}}$ .  |
|   |       |   |     | 0: Selects pin P20 as IRQ8-A input                   |
|   |       |   |     | 1: Selects pin P60 as IRQ8-B input                   |
|   |       |   |     |  |

DIT

3

7 to 4

Dit Name

ITS11

value

All 0

0

K/VV

R/W

R/W

Description

always be 0.

IRQ11 Pin Select

These bits are always read as 0. The write va

Reserved

Rev.1.00 Sep. 08, 2005 Pag

|   | .00 Sep. 08, 2<br>9B0219-0100 | 2005 Page 3 |     | RENESAS   |
|---|-------------------------------|-------------|-----|---|
|   |                               |             |     |   |
|   |                               |             |     | 1: Selects pin P52 as IRQ2-B out                    |
|   |                               |             |     | 0: Selects pin P12 as IRQ2-A inp                    |
|   |                               |             |     | Selects an input pin for $\overline{\text{IRQ2}}$ . |
| 2 | ITS2                          | 0           | R/W | IRQ2 Pin Select                                     |
|   |                               |             |     | 1: Selects pin P53 as IRQ3-B out                    |
|   |                               |             |     | 0: Selects pin P13 as IRQ3-A inpe                   |
|   |                               |             |     | Selects an input pin for IRQ3.                      |
| 3 | ITS3                          | 0           | R/W | IRQ3 Pin Select                                     |
|   |                               |             |     | 1: Selects pin P54 as IRQ4-B out                    |
|   |                               |             |     | 0: Selects pin P14 as IRQ4-A inpo                   |
|   |                               |             |     | Selects an input pin for IRQ4.                      |
| 4 | ITS4                          | 0           | R/W | IRQ4 Pin Select                                     |
|   |                               |             |     | 1: Selects pin P55 as IRQ5-B out                    |
|   |                               |             |     | 0: Selects pin P15 as IRQ5-A inpo                   |
|   |                               |             |     | Selects an input pin for IRQ5.                      |
| 5 | ITS5                          | 0           | R/W | IRQ5 Pin Select                                     |
|   |                               |             |     | 1: Selects pin P56 as IRQ6-B out                    |
|   |                               |             |     | 0: Selects pin P16 as IRQ6-A inp                    |
|   |                               |             |     | Selects an input pin for IRQ6.                      |
| 6 | ITS6                          | 0           | R/W | IRQ6 Pin Select                                     |
|   |                               |             |     | 1: Selects pin P57 as IRQ7-B out                    |

R/W



Description

**IRQ7** Pin Select

Selects an input pin for  $\overline{IRQ7}$ . 0: Selects pin P17 as IRQ7-A input

Dit Name

ITS7

7

value

0

## 9.4 Usage Notes

#### 9.4.1 Notes on Input Buffer Control Register (ICR) Setting

- When the ICR setting is changed, the LSI may malfunction due to an edge occurred
  according to the pin state. Before changing the ICR setting, fix the pin state high or
  input function corresponding to the pin by the on-chip peripheral module settings.
- 2. If an input is enabled by setting ICR while multiple input functions are assigned to the pin state is reflected in all the inputs. Care must be taken for each module settings for input functions.
- 3. When a pin is used as an output, data to be output from the pin will be latched as the if the input function corresponding to the pin is enabled. To use the pin as an output, the input function for the pin by setting ICR.

#### 9.4.2 Notes on Port Function Control Register (PFCR) Settings

- Port function controller controls the I/O port.
   Before enabling a port function, select the input/output destination.
- 2. When changing input pins, this LSI may malfunction due to the internal edge general pin level difference before and after the change.
- To change input pins, the following procedure must be performed.
  - A. Disable the input function by the corresponding on-chip peripheral module setting
  - B. Select another input pin by PFCR
  - C. Enable its input function by the corresponding on-chip peripheral module setting



Rev.1.00 Sep. 08, 2005 Pag REJ09

Rev.1.00 Sep. 08, 2005 Page 394 of 966

REJ09B0219-0100



- The following operations can be set for each channel: — Waveform output at compare match (supported only in channels 3 to 5)

  - Input capture function (supported other than in channel 2)
  - Counter clear operation
  - Synchronous operations:
    - Multiple timer counters (TCNT) can be written to simultaneously
    - Simultaneous clearing by compare match and input capture possible
    - Simultaneous input/output for registers possible by counter synchronous open
    - Maximum of 7-phase PWM output possible by combination with synchronout
  - Buffer operation settable for channels 0 and 3
  - Phase counting mode settable independently for each of channels 1, 2, 4, and 5
  - Cascaded operation
  - Fast access via internal 16-bit bus

operation

- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated
- Conversion start trigger for the A/D converter can be generated
- Module stop mode can be set

| Counter clear function |                        | TGR<br>compare<br>match or<br>input<br>capture | TGR<br>compare<br>match or<br>input<br>capture | TGR<br>compare<br>match or<br>input<br>capture |
|------------------------|------------------------|--|--|--|
| Compare                | 0 output               | _  | _  | _  |
| match<br>output        | 1 output               |  |  | _  |
| σιιραί                 | Toggle output          | _  | _  | _  |
| Input captu            | Input capture function |  | 0  | _  |
| Synchronoi             | us operation           | 0  | 0  | 0  |
| PWM mode               | )                      | 0  | 0  | 0  |
| Phase cour             | nting mode             | _  | 0  | 0  |
| Buffer oper            | ation                  | 0  | _  |  |
| DTC activation         |                        | TGR<br>compare<br>match or<br>input<br>capture | TGR<br>compare<br>match or<br>input<br>capture | TGR<br>compare<br>match                        |
| DMAC activ             | vation                 | TGRA_0 compare                                 | TGRA_1 compare                                 | TGRA_2<br>compare                              |

match or

input

capture

match or

input

capture

TGRC\_0

TGRD\_0



match

TGRC\_3

TGRD\_3

TIOCA3

TIOCB3 TIOCC3 TIOCD3

compare

match or

**TGR** 

input

0

0

0

0

0

0

0

TGR

input

compare

match or

capture

TGRA\_3

compare

match or

capture

input

capture

TIOCA4

TIOCB4

**TGR** 

input

0

0

0

0

0

0

O

TGR

input

compare

match or

capture

TGRA\_4

compare

match or

input

capture

capture

compare

match or

TI

TI

TO

СО

ma

inp

ca

0

0

0

0

0

0

0

TO

СО

ma

inp

ca

TO

СО

ma

inp

ca

General registers/

buffer registers

I/O pins

Rev.1.00 Sep. 08, 2005 Page 396 of 966

| '                     |  |  |                             |  |  |              |
|-----------------------|--|--|-----------------------------|--|--|--------------|
|                       | Compare<br>match or<br>input<br>capture 0A | Compare<br>match or<br>input<br>capture 1A | Compare match Compare match | Compare<br>match or<br>input<br>capture 3A | Compare<br>match or<br>input<br>capture 4A | n<br>ir<br>c |
|                       | Compare<br>match or<br>input<br>capture 0B | Compare<br>match or<br>input<br>capture 1B | Overflow<br>Underflow       | Compare<br>match or<br>input<br>capture 3B | Compare<br>match or<br>input<br>capture 4B | n<br>ir<br>c |
|                       | Compare                                    | Overflow                                   |                             | Compare                                    | Overflow                                   | C            |
|                       | match or<br>input<br>capture 0C            | Underflow                                  |                             | match or input capture 3C                  | Underflow                                  | L            |
|                       | Compare<br>match or<br>input<br>capture 0D |  |                             | Compare<br>match or<br>input<br>capture 3D |  |              |
|                       | Overflow                                   |  |                             | Overflow                                   |  |              |
| [Legend]  O: Possible |  |  |                             |  |  |              |
| — · Not possible      |  |  |                             |  |  |              |

4 sources

4 sources

5 sources

4 sources

—: Not possible

Interrupt sources

5 sources






Figure 10.1 Block Diagram of TPU

Rev.1.00 Sep. 08, 2005 Page 398 of 966 REJ09B0219-0100



|   | TIOCB5 | I/O | TGRB_5 input capture input/output compare output/PWM o |
|---|--------|-----|--|
| _ |        |     |  |
|   |        |     |  |
|   |        |     |  |
|   |        |     |  |
|   |        |     |  |
|   |        |     |  |
|   |        |     |  |

**TCLKC** 

TCLKD

TIOCA3

TIOCB3

TIOCC3

TIOCD3

TIOCA4

TIOCB4

TIOCA5

3

4

5

Input

I/O

I/O

I/O

I/O

I/O

I/O

I/O

RENESAS

(Charmer I and 5 phase counting mode 5 phase input)

(Channel 2 and 4 phase counting mode A phase input)

(Channel 2 and 4 phase counting mode B phase input)

TGRA 3 input capture input/output compare output/PWM o

TGRB\_3 input capture input/output compare output/PWM o

TGRC\_3 input capture input/output compare output/PWM o

TGRD 3 input capture input/output compare output/PWM o

TGRA\_4 input capture input/output compare output/PWM o

TGRB\_4 input capture input/output compare output/PWM o

TGRA 5 input capture input/output compare output/PWM o

Input External clock C input pin

External clock D input pin

REJ09

Rev.1.00 Sep. 08, 2005 Pag

— Timer status register\_0 (TSR\_0) — Timer counter\_0 (TCNT\_0) — Timer general register A\_0 (TGRA\_0) — Timer general register B 0 (TGRB 0) — Timer general register C\_0 (TGRC\_0) — Timer general register D\_0 (TGRD\_0) Channel 1 — Timer control register\_1 (TCR\_1) — Timer mode register\_1 (TMDR\_1) — Timer I/O control register \_1 (TIOR\_1) — Timer interrupt enable register\_1 (TIER\_1) — Timer status register\_1 (TSR\_1) — Timer counter\_1 (TCNT\_1) — Timer general register A\_1 (TGRA\_1) — Timer general register B\_1 (TGRB\_1) Channel 2 — Timer control register\_2 (TCR\_2) — Timer mode register\_2 (TMDR\_2) — Timer I/O control register\_2 (TIOR\_2) — Timer interrupt enable register\_2 (TIER\_2) — Timer status register\_2 (TSR\_2) — Timer counter\_2 (TCNT\_2)

Timer general register A\_2 (TGRA\_2)Timer general register B\_2 (TGRB\_2)

RENESAS

- Timer general register C\_3 (TGRC\_3) — Timer general register D\_3 (TGRD\_3) • Channel 4 — Timer control register\_4 (TCR\_4) — Timer mode register\_4 (TMDR\_4)

  - Timer I/O control register \_4 (TIOR\_4)
  - Timer interrupt enable register\_4 (TIER\_4)
  - Timer status register\_4 (TSR\_4) — Timer counter\_4 (TCNT\_4)
  - Timer general register A\_4 (TGRA\_4)
  - Timer general register B\_4 (TGRB\_4)
- Channel 5
  - Timer control register\_5 (TCR\_5)
  - Timer mode register\_5 (TMDR\_5)
  - Timer I/O control register\_5 (TIOR\_5)
  - Timer interrupt enable register\_5 (TIER\_5)
  - Timer status register\_5 (TSR\_5) — Timer counter\_5 (TCNT\_5)
  - Timer general register A\_5 (TGRA\_5)
  - Timer general register B\_5 (TGRB\_5)
- Common Registers
  - Timer start register (TSTR)
  - Timer synchronous register (TSYR)

|   |       | - |     | 3 1   |
|---|-------|---|-----|---|
| 5 | CCLR0 | 0 | R/W | See tables 10.3 and 10.4 for details.   |
| 4 | CKEG1 | 0 | R/W | Clock Edge 1 and 0  |
| 3 | CKEG0 | 0 | R/W | These bits select the input clock edge. For detable 10.5. When the input clock is counted usi edges, the input clock period is halved (e.g. Pd edges = P $\phi$ /2 rising edge). If phase counting m used on channels 1, 2, 4, and 5, this setting is and the phase counting mode setting has prior Internal clock edge selection is valid when the clock is P $\phi$ /4 or slower. This setting is ignored input clock is P $\phi$ /1, or when overflow/underflow another channel is selected. |
| 2 | TPSC2 | 0 | R/W | Timer Prescaler 2 to 0  |
| 1 | TPSC1 | 0 | R/W | These bits select the TCNT counter clock. The   |
| 0 | TPSC0 | 0 | R/W | source can be selected independently for each See tables 10.6 to 10.11 for details. To select the external clock as the clock source, the DDR bit bit for the corresponding pin should be set to 0 respectively. For details, see section 9, I/O Por  |
|   |       |   |     |   |

Initial

Value

0

0

**Bit Name** 

CCLR2

CCLR1

R/W

R/W

R/W

Description

Counter Clear 2 to 0

These bits select the TCNT counter clearing so

Bit

7

6

RENESAS

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 402 of 966

| 1 |  |
|---|--|
| 1 |  |
| 1 |  |
| 1 |  |
|   |  |

|   |   | •   |
|---|---|---|
| 1 | 0 | TCNT cleared by TGRD compare mat capture*2  |
| 1 | 1 | TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation*1 |

synchronous operation\*

TCNT clearing disabled

capture\*2

TCNT cleared by TGRC compare mat

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

0

1

0

0

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared becabuffer register setting has priority, and compare match/input capture does no

Rev.1.00 Sep. 08, 2005 Pag

synchronous operation\*<sup>1</sup>

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

- 2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.
- 3. In channel 2, the TCNT cannot be cleared by an input capture.

**Table 10.5 Input Clock Edge Selection** 

| Clock E | dge Selection | l                       | Input Clock             |  |  |  |
|---------|---------------|-------------------------|-------------------------|--|--|--|
| CKEG1   | CKEG0         | Internal Clock          | External Clock          |  |  |  |
| 0       | 0             | Counted at falling edge | Counted at rising edge  |  |  |  |
| 0       | 1             | Counted at rising edge  | Counted at falling edge |  |  |  |
| 1       | Х             | Counted at both edges   | Counted at both edges   |  |  |  |
|         |               |                         |                         |  |  |  |

[Legend]

X: Don't care

| 1     | 1 | 0 | External clock: counts on TCLKC pin in |
|-------|---|---|--|
| <br>1 | 1 | 1 | External clock: counts on TCLKD pin i  |

Bit 0

Table 10.7 TPSC2 to TPSC0 (Channel 1)

Bit 1

Bit 2

| Channel | TPSC2 | TPSC1 | TPSC0 | Description  |
|---------|-------|-------|-------|--|
| 1       | 0     | 0     | 0     | Internal clock: counts on P <sub>\$\phi\$</sub> /1 |
|         | 0     | 0     | 1     | Internal clock: counts on Pφ/4                     |
|         | 0     | 1     | 0     | Internal clock: counts on Pφ/16                    |
|         | 0     | 1     | 1     | Internal clock: counts on P                        |
|         | 1     | 0     | 0     | External clock: counts on TCLKA pin i              |
|         | 1     | 0     | 1     | External clock: counts on TCLKB pin i              |
|         | 1     | 1     | 0     | Internal clock: counts on P                        |
|         | 1     | 1     | 1     | Counts on TCNT2 overflow/underflow                 |

Note: This setting is ignored when channel 1 is in phase counting mode.

| 1 | 1 | 0 | External clock: counts on TCLKC pin in |
|---|---|---|--|
| 1 | 1 | 1 | Internal clock: counts on P\psi/1024   |

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.9 TPSC2 to TPSC0 (Channel 3)

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                            |
|---------|----------------|----------------|----------------|--|
| 3       | 0              | 0              | 0              | Internal clock: counts on Pφ/1         |
|         | 0              | 0              | 1              | Internal clock: counts on Pφ/4         |
|         | 0              | 1              | 0              | Internal clock: counts on Pφ/16        |
|         | 0              | 1              | 1              | Internal clock: counts on Pφ/64        |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin in |
|         | 1              | 0              | 1              | Internal clock: counts on P\psi/1024   |
|         | 1              | 1              | 0              | Internal clock: counts on Pφ/256       |
|         | 1              | 1              | 1              | Internal clock: counts on Pφ/4096      |
|         |                |                |                |  |

Rev.1.00 Sep. 08, 2005 Page 406 of 966



|       | 1            | 1             | 0           | Internal clock: counts on Pφ/1024  |
|-------|--------------|---------------|-------------|------------------------------------|
|       | 1            | 1             | 1           | Counts on TCNT5 overflow/underflow |
| Noto. | This sotting | ic ianorad wl | non channal | 4 is in phase counting mode        |

Note: This setting is ignored when channel 4 is in phase counting mode.

Table 10.11 TPSC2 to TPSC0 (Channel 5)

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                            |
|---------|----------------|----------------|----------------|--|
| 5       | 0              | 0              | 0              | Internal clock: counts on Pφ/1         |
|         | 0              | 0              | 1              | Internal clock: counts on Pφ/4         |
|         | 0              | 1              | 0              | Internal clock: counts on Pφ/16        |
|         | 0              | 1              | 1              | Internal clock: counts on Pφ/64        |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin in |
|         | 1              | 0              | 1              | External clock: counts on TCLKC pin i  |
|         | 1              | 1              | 0              | Internal clock: counts on Pφ/256       |
|         | 1              | 1              | 1              | External clock: counts on TCLKD pin i  |
|         |                |                |                |  |

Note: This setting is ignored when channel 5 is in phase counting mode.



|   |     |   |     | These are read-only bits and cannot be modified  |
|---|-----|---|-----|--|
| 5 | BFB | 0 | R/W | Buffer Operation B   |
|   |     |   |     | Specifies whether TGRB is to normally operate TGRB and TGRD are to be used together for toperation. When TGRD is used as a buffer reg TGRD input capture/output compare is not ger |
|   |     |   |     | In channels 1, 2, 4, and 5, which have no TGR reserved. It is always read as 0 and cannot be   |
|   |     |   |     | 0: TGRB operates normally  |
|   |     |   |     | 1: TGRB and TGRD used together for buffer o  |
| 4 | BFA | 0 | R/W | Buffer Operation A   |
|   |     |   |     | Specifies whether TGRA is to normally operate TGRA and TGRC are to be used together for toperation. When TGRC is used as a buffer reg TGRC input capture/output compare is not ger |
|   |     |   |     | In channels 1, 2, 4, and 5, which have no TGR reserved. It is always read as 0 and cannot be   |
|   |     |   |     | 0: TGRA operates normally  |
|   |     |   |     | 1: TGRA and TGRC used together for buffer o  |
| 3 | MD3 | 0 | R/W | Modes 3 to 0   |

Initial

Value

All 1

**Bit Name** 

R/W

R

Description

Reserved

Bit

7, 6

2

1

0

MD2


MD1

MD0

0

0

0



R/W

R/W

R/W

Set the timer operating mode.

0. See table 10.12 for details.

MD3 is a reserved bit. The write value should a

| 0     | 1    | 1 | 0 | Phase counting mode 3 |  |
|-------|------|---|---|-----------------------|--|
| 0     | 1    | 1 | 1 | Phase counting mode 4 |  |
| 1     | Х    | Х | Х | _                     |  |
| [Lege | end] |   |   |                       |  |

#### X: Don't care

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 sho be written to MD2

#### 10.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR s

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in

cleared to 0). Note also that, in PWM mode 2, the output at the point at which the count cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the operates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the correspond should be set to 0 and 1, respectively. For details, see section 9, I/O Ports.

# • TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIOR\_4, TIOR\_5

Initial

| Bit | Bit Name | Value | R/W | Description                                     |
|-----|----------|-------|-----|---|
| 7   | IOB3     | 0     | R/W | I/O Control B3 to B0                            |
| 6   | IOB2     | 0     | R/W | Specify the function of TGRB.                   |
| 5   | IOB1     | 0     | R/W | For details, see tables 10.13, 10.15, 10.16, 10 |
| 4   | IOB0     | 0     | R/W | 10.19, and 10.20.                               |
| 3   | IOA3     | 0     | R/W | I/O Control A3 to A0                            |
| 2   | IOA2     | 0     | R/W | Specify the function of TGRA.                   |
| 1   | IOA1     | 0     | R/W | For details, see tables 10.21, 10.23, 10.24, 10 |
| 0   | IOA0     | 0     | R/W | 10.27, and 10.28.                               |

| • TIC | TIORL_0, TIORL_3: |                  |     |  |  |  |
|-------|-------------------|------------------|-----|--|--|--|
| Bit   | Bit Name          | Initial<br>Value | R/W | Description                              |  |  |
| 7     | IOD3              | 0                | R/W | I/O Control D3 to D0                     |  |  |
| 6     | IOD2              | 0                | R/W | Specify the function of TGRD.            |  |  |
| 5     | IOD1              | 0                | R/W | For details, see tables 10.14 and 10.18. |  |  |
| 4     | IOD0              | 0                | R/W |  |  |  |
| 3     | IOC3              | 0                | R/W | I/O Control C3 to C0                     |  |  |
| 2     | IOC2              | 0                | R/W | Specify the function of TGRC.            |  |  |
| 1     | IOC1              | 0                | R/W | For details, see tables 10.22 and 10.26. |  |  |
| 0     | IOC0              | 0                | R/W |  |  |  |

Rev.1.00 Sep. 08, 2005 Page 410 of 966 REJ09B0219-0100

RENESAS

| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

|               | capture<br>register | Input capture at TCNT_1 count-up/cou |
|---------------|---------------------|--------------------------------------|
| [Legend]      |                     |                                      |
| X: Don't care |                     |                                      |

Input

Note: When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P $\phi$ /1 is used as the T count clock, this setting is invalid and input capture is not generated.

Capture input source is channel 1/cour

| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

[Legend]

X: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P $\phi$ /1 is used as th TCNT\_1 count clock, this setting is invalid and input capture is not generated.

Input

capture

register\*2

2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer regis setting is invalid and input capture is not generated.

Capture input source is channel 1/count

Input capture at TCNT\_1 count-up/count



| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

[Legend] X: Don't care

Input capture register TGRC\_0 compare match/input capture Input capture at generation of TGRC\_0 match/input capture



| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | Х | 0 | 0 |  |
| 1 | Х | 0 | 1 |  |
| 1 | Х | 1 | Х |  |

[Legend]

X: Don't care

Rev.1.00 Sep. 08, 2005 Page 414 of 966 REJ09B0219-0100

RENESAS

|   |   |   |   |                        | . ogg.o output at compane mater.       |
|---|---|---|---|------------------------|--|
| 0 | 1 | 0 | 0 |                        | Output disabled                        |
| 0 | 1 | 0 | 1 |                        | Initial output is 1 output             |
|   |   |   |   |                        | 0 output at compare match              |
| 0 | 1 | 1 | 0 |                        | Initial output is 1 output             |
|   |   |   |   |                        | 1 output at compare match              |
| 0 | 1 | 1 | 1 |                        | Initial output is 1 output             |
|   |   |   |   |                        | Toggle output at compare match         |
| 1 | 0 | 0 | 0 | Input                  | Capture input source is TIOCB3 pin     |
|   |   |   |   | capture<br>—— register | Input capture at rising edge           |
| 1 | 0 | 0 | 1 | — register             | Capture input source is TIOCB3 pin     |
|   |   |   |   |                        | Input capture at falling edge          |
| 1 | 0 | 1 | х |                        | Capture input source is TIOCB3 pin     |
|   |   |   |   |                        | Input capture at both edges            |
| 1 | 1 | х | х |                        | Capture input source is channel 4/coun |
|   |   |   |   |                        | Input capture at TCNT_4 count-up/cou   |

count clock, this setting is invalid and input capture is not generated.

[Legend] X: Don't care

0

Note: When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and P\u00f3/1 is used as the T

REJ09

Initial output is 0 output

Toggle output at compare match

|   |   |   |   |                          | Toggle output at compare match          |
|---|---|---|---|--------------------------|---|
| 0 | 1 | 0 | 0 |                          | Output disabled                         |
| 0 | 1 | 0 | 1 |                          | Initial output is 1 output              |
|   |   |   |   |                          | 0 output at compare match               |
| 0 | 1 | 1 | 0 |                          | Initial output is 1 output              |
|   |   |   |   |                          | 1 output at compare match               |
| 0 | 1 | 1 | 1 |                          | Initial output is 1 output              |
|   |   |   |   |                          | Toggle output at compare match          |
| 1 | 0 | 0 | 0 | Input                    | Capture input source is TIOCD3 pin      |
|   |   |   |   | capture<br>—— register*² | Input capture at rising edge            |
| 1 | 0 | 0 | 1 | — register               | Capture input source is TIOCD3 pin      |
|   |   |   |   |                          | Input capture at falling edge           |
| 1 | 0 | 1 | х |                          | Capture input source is TIOCD3 pin      |
|   |   |   |   |                          | Input capture at both edges             |
| 1 | 1 | х | х |                          | Capture input source is channel 4/count |
|   |   |   |   |                          | Input capture at TCNT_4 count-up/count  |

Initial output is 0 output

[Legend]

REJ09B0219-0100

X: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and  $P_{\phi}/1$  is used as th

When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer regis setting is invalid and input capture/output compare is not generated.

RENESAS

TCNT\_4 count clock, this setting is invalid and input capture is not generated.

Rev.1.00 Sep. 08, 2005 Page 416 of 966

|   |   |   |                        | Toggle output at compare match                            |
|---|---|---|------------------------|---|
| 1 | 0 | 0 |                        | Output disabled   |
| 1 | 0 | 1 |                        | Initial output is 1 output                                |
|   |   |   |                        | 0 output at compare match                                 |
| 1 | 1 | 0 |                        | Initial output is 1 output                                |
|   |   |   |                        | 1 output at compare match                                 |
| 1 | 1 | 1 |                        | Initial output is 1 output                                |
|   |   |   |                        | Toggle output at compare match                            |
| 0 | 0 | 0 | Input                  | Capture input source is TIOCB4 pin                        |
|   |   |   | capture<br>—— register | Input capture at rising edge                              |
| 0 | 0 | 1 | Togistoi               | Capture input source is TIOCB4 pin                        |
|   |   |   |                        | Input capture at falling edge                             |
| 0 | 1 | х |                        | Capture input source is TIOCB4 pin                        |
|   |   |   |                        | Input capture at both edges                               |
| 1 | x | x |                        | Capture input source is TGRC_3 comp match/input capture   |
|   |   |   |                        | Input capture at generation of TGRC_3 match/input capture |

Initial output is 0 output

[Legend] X: Don't care

X: Don t

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

|                |                   |   |   |                                | loggle output at compare match     |
|----------------|-------------------|---|---|--------------------------------|------------------------------------|
| 0              | 1                 | 0 | 0 | _                              | Output disabled                    |
| 0              | 1                 | 0 | 1 |                                | Initial output is 1 output         |
|                |                   |   |   |                                | 0 output at compare match          |
| 0              | 1                 | 1 | 0 |                                | Initial output is 1 output         |
|                |                   |   |   |                                | 1 output at compare match          |
| 0              | 1                 | 1 | 1 |                                | Initial output is 1 output         |
|                |                   |   |   |                                | Toggle output at compare match     |
| 1              | х                 | 0 | 0 | Input<br>capture<br>— register | Capture input source is TIOCB5 pin |
|                |                   |   |   |                                | Input capture at rising edge       |
| 1              | Х                 | 0 | 1 |                                | Capture input source is TIOCB5 pin |
|                |                   |   |   |                                | Input capture at falling edge      |
| 1              | Х                 | 1 | х |                                | Capture input source is TIOCB5 pin |
|                |                   |   |   |                                | Input capture at both edges        |
| [Lege<br>X: Do | end]<br>on't care |   |   |                                |                                    |

Initial output is 0 output

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 418 of 966



| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

[Legend] X: Don't care

Capture input source is channel 1/cour Input capture at TCNT\_1 count-up/cour

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Input

capture register

| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

[Legend]

X: Don't care

Note: 1. When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer regis setting is invalid and input capture is not generated.


Capture input source is channel 1/count

Input capture at TCNT\_1 count-up/count

Input

capture

register\*





| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | Х |  |
| 1 | 1 | Х | Х |  |

[Legend]

Capture input source is TGRA\_0 comp match/input capture

Input

capture

register

match/input capture
Input capture at generation of channel compare match/input capture

Rev.1.00 Sep. 08, 2005 Pag

REJ09

X: Don't care

RENESAS

| 0 | 1 | 0 | 0 |  |
|---|---|---|---|--|
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | Х | 0 | 0 |  |
| 1 | Х | 0 | 1 |  |
| 1 | Х | 1 | Х |  |

[Legend]

X: Don't care

Rev.1.00 Sep. 08, 2005 Page 422 of 966 REJ09B0219-0100



|   |   |   |                        | Toggle output at compare match        |
|---|---|---|------------------------|---------------------------------------|
| 1 | 0 | 0 |                        | Output disabled                       |
| 1 | 0 | 1 |                        | Initial output is 1 output            |
|   |   |   |                        | 0 output at compare match             |
| 1 | 1 | 0 |                        | Initial output is 1 output            |
|   |   |   |                        | 1 output at compare match             |
| 1 | 1 | 1 |                        | Initial output is 1 output            |
|   |   |   |                        | Toggle output at compare match        |
| 0 | 0 | 0 | Input                  | Capture input source is TIOCA3 pin    |
|   |   |   | capture<br>—— register | Input capture at rising edge          |
| 0 | 0 | 1 | Tegistei               | Capture input source is TIOCA3 pin    |
|   |   |   |                        | Input capture at falling edge         |
| 0 | 1 | Х |                        | Capture input source is TIOCA3 pin    |
|   |   |   |                        | Input capture at both edges           |
| 1 | Х | Х |                        | Capture input source is channel 4/cou |
|   |   |   |                        | Input capture at TCNT_4 count-up/cou  |
|   |   |   |                        | ·                                     |

Initial output is 0 output

1

[Legend] X: Don't care

0

| 0     | 1    | 0 | 0 |                        | Output disabled                         |
|-------|------|---|---|------------------------|---|
| 0     | 1    | 0 | 1 |                        | Initial output is 1 output              |
|       |      |   |   |                        | 0 output at compare match               |
| 0     | 1    | 1 | 0 |                        | Initial output is 1 output              |
|       |      |   |   |                        | 1 output at compare match               |
| 0     | 1    | 1 | 1 |                        | Initial output is 1 output              |
|       |      |   |   |                        | Toggle output at compare match          |
| 1     | 0    | 0 | 0 | Input                  | Capture input source is TIOCC3 pin      |
|       |      |   |   | capture<br>— register* | Input capture at rising edge            |
| 1     | 0    | 0 | 1 | — register             | Capture input source is TIOCC3 pin      |
|       |      |   |   |                        | Input capture at falling edge           |
| 1     | 0    | 1 | Х |                        | Capture input source is TIOCC3 pin      |
|       |      |   |   |                        | Input capture at both edges             |
| 1     | 1    | Х | Х |                        | Capture input source is channel 4/count |
|       |      |   |   |                        | Input capture at TCNT_4 count-up/count  |
| [Lege | end] |   |   |                        |   |

X: Don't care

RENESAS

When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer regis

setting is invalid and input capture/output compare is not generated.

Initial output is 0 output

Toggle output at compare match

Rev.1.00 Sep. 08, 2005 Page 424 of 966

|   |   |   |                        | Toggle output at compare match                              |
|---|---|---|------------------------|---|
| 1 | 0 | 0 |                        | Output disabled   |
| 1 | 0 | 1 |                        | Initial output is 1 output                                  |
|   |   |   |                        | 0 output at compare match                                   |
| 1 | 1 | 0 |                        | Initial output is 1 output                                  |
|   |   |   |                        | 1 output at compare match                                   |
| 1 | 1 | 1 |                        | Initial output is 1 output                                  |
|   |   |   |                        | Toggle output at compare match                              |
| 0 | 0 | 0 | Input                  | Capture input source is TIOCA4 pin                          |
|   |   |   | capture<br>—— register | Input capture at rising edge                                |
| 0 | 0 | 1 | Togistoi               | Capture input source is TIOCA4 pin                          |
|   |   |   |                        | Input capture at falling edge                               |
| 0 | 1 | Χ |                        | Capture input source is TIOCA4 pin                          |
|   |   |   |                        | Input capture at both edges                                 |
| 1 | Х | X |                        | Capture input source is TGRA_3 commatch/input capture       |
|   |   |   |                        | Input capture at generation of TGRA_<br>match/input capture |

Initial output is 0 output

[Legend]

0

X: Don't care

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

| 0    | 0   | 1 | 1 |                       | Initial output is 0 output         |
|------|-----|---|---|-----------------------|------------------------------------|
|      |     |   |   |                       | Toggle output at compare match     |
| 0    | 1   | 0 | 0 |                       | Output disabled                    |
| 0    | 1   | 0 | 1 |                       | Initial output is 1 output         |
|      |     |   |   |                       | 0 output at compare match          |
| 0    | 1   | 1 | 0 | <del></del>           | Initial output is 1 output         |
|      |     |   |   |                       | 1 output at compare match          |
| 0    | 1   | 1 | 1 |                       | Initial output is 1 output         |
|      |     |   |   |                       | Toggle output at compare match     |
| 1    | Х   | 0 | 0 | Input                 | Input capture source is TIOCA5 pin |
|      |     |   |   | capture<br>— register | Input capture at rising edge       |
| 1    | Х   | 0 | 1 | — register            | Input capture source is TIOCA5 pin |
|      |     |   |   |                       | Input capture at falling edge      |
| 1    | Х   | 1 | Х |                       | Input capture source is TIOCA5 pin |
|      |     |   |   |                       | Input capture at both edges        |
| Leae | ndl |   |   |                       |                                    |

X: Don't care

RENESAS

Rev.1.00 Sep. 08, 2005 Page 426 of 966

|   |       |   |     | requests by TGRA input capture/compare ma   |
|---|-------|---|-----|---|
|   |       |   |     | 0: A/D conversion start request generation dis  |
|   |       |   |     | 1: A/D conversion start request generation en   |
| 6 | _     | 1 | R   | Reserved  |
|   |       |   |     | This is a read-only bit and cannot be modified  |
| 5 | TCIEU | 0 | R/W | Underflow Interrupt Enable  |
|   |       |   |     | Enables/disables interrupt requests (TCIU) by TCFU flag when the TCFU flag in TSR is set channels 1, 2, 4, and 5. |
|   |       |   |     | In channels 0 and 3, bit 5 is reserved. It is alw as 0 and cannot be modified.                                    |
|   |       |   |     | 0: Interrupt requests (TCIU) by TCFU disable  |
|   |       |   |     | 1: Interrupt requests (TCIU) by TCFU enabled  |
| 4 | TCIEV | 0 | R/W | Overflow Interrupt Enable   |
|   |       |   |     | Enables/disables interrupt requests (TCIV) by flag when the TCFV flag in TSR is set to 1.                         |
|   |       |   |     | 0: Interrupt requests (TCIV) by TCFV disabled   |
|   |       |   |     |   |

Initial

Value

0

R/W

R/W

**Description** 

A/D Conversion Start Request Enable

Enables/disables generation of A/D conversion

1: Interrupt requests (TCIV) by TCFV enabled

Rev.1.00 Sep. 08, 2005 Pag

**Bit Name** 

TTGE

Bit

7

REJ09

|   |       |   |     | TGFC bit when the TGFC bit in TSR is set to 1 channels 0 and 3.                             |
|---|-------|---|-----|---|
|   |       |   |     | In channels 1, 2, 4, and 5, bit 2 is reserved. It is read as 0 and cannot be modified.      |
|   |       |   |     | 0: Interrupt requests (TGIC) by TGFC bit disab  |
|   |       |   |     | 1: Interrupt requests (TGIC) by TGFC bit enable   |
| 1 | TGIEB | 0 | R/W | TGR Interrupt Enable B  |
|   |       |   |     | Enables/disables interrupt requests (TGIB) by TGFB bit when the TGFB bit in TSR is set to 1 |
|   |       |   |     | 0: Interrupt requests (TGIB) by TGFB bit disab  |
|   |       |   |     | 1: Interrupt requests (TGIB) by TGFB bit enabl  |
| 0 | TGIEA | 0 | R/W | TGR Interrupt Enable A  |

Enables/disables interrupt requests (TGIC) by

Enables/disables interrupt requests (TGIA) by TGFA bit when the TGFA bit in TSR is set to 1 0: Interrupt requests (TGIA) by TGFA bit disab 1: Interrupt requests (TGIA) by TGFA bit enables

Rev.1.00 Sep. 08, 2005 Page 428 of 966

RENESAS

|   |      |   |        | Status flag that shows the direction in which counts in channels 1, 2, 4, and 5.                        |
|---|------|---|--------|---|
|   |      |   |        | In channels 0 and 3, bit 7 is reserved. It is alwas 1 and cannot be modified.                           |
|   |      |   |        | 0: TCNT counts down   |
|   |      |   |        | 1: TCNT counts up   |
| 6 |      | 1 | R      | Reserved  |
|   |      |   |        | This is a read-only bit and cannot be modified  |
| 5 | TCFU | 0 | R/(W)* | Underflow Flag  |
|   |      |   |        | Status flag that indicates that a TCNT underfoccurred when channels 1, 2, 4, and 5 are secounting mode. |
|   |      |   |        | In channels 0 and 3, bit 5 is reserved. It is alwas 0 and cannot be modified.                           |
|   |      |   |        | [Setting condition]   |
|   |      |   |        | When the TCNT value underflows (changes H'0000 to H'FFFF)   |
|   |      |   |        | [Clearing condition]  |
|   |      |   |        | When a 0 is written to TCFU after reading TC  |
| 4 | TCFV | 0 | R/(W)* | Overflow Flag   |
|   |      |   |        | Status flag that indicates that a TCNT overflooccurred.   |
|   |      |   |        | [Setting condition]   |
|   |      |   |        | When the TCNT value overflows (changes fr   |

Initial

Value

1

**Bit Name** TCFD

R/W

R

**Description** 

Count Direction Flag

Bit

to H'0000)

[Clearing condition]

When a 0 is written to TCFV after reading TC

Rev.1.00 Sep. 08, 2005 Pag

|   |      |   |        | capture signal while TGRD is functioning a<br>capture register                                     |
|---|------|---|--------|--|
|   |      |   |        | [Clearing conditions]  |
|   |      |   |        | <ul> <li>When DTC is activated by a TGID interrupt<br/>the DISEL bit in MRB of DTC is 0</li> </ul> |
|   |      |   |        | • When 0 is written to TGFD after reading To   |
| 2 | TGFC | 0 | R/(W)* | Input Capture/Output Compare Flag C  |
|   |      |   |        | Status flag that indicates the occurrence of TG capture or compare match in channels 0 and 3       |
|   |      |   |        | In channels 1, 2, 4, and 5, bit 2 is reserved. It is read as 0 and cannot be modified.             |
|   |      |   |        | [Setting conditions]   |
|   |      |   |        | When TCNT = TGRC while TGRC is function  |

Rev.1.00 Sep. 08, 2005 Page 430 of 966

output compare register

capture register [Clearing conditions]

• When TCNT value is transferred to TGRC capture signal while TGRC is functioning a

• When DTC is activated by a TGIC interrupt the DISEL bit in MRB of DTC is 0

When 0 is written to TGFC after reading TO

|   |      |     |        | When DTC is activated by a TGIB interrup  DISEL bit in MRB of DTC is 0    |
|---|------|-----|--------|---|
|   |      |     |        | • When 0 is written to TGFB after reading T                               |
| C | TGFA | 0 1 | R/(W)* | Input Capture/Output Compare Flag A                                       |
|   |      |     |        | Status flag that indicates the occurrence of To capture or compare match. |
|   |      |     |        | [Setting conditions]  |
|   |      |     |        | • When TCNT = TGRA while TGRA is function                                 |
|   |      |     |        | output compare register   |

capture register [Clearing conditions]

capture register

• When TCNT value is transferred to TGRA capture signal while TGRA is functioning

- [Clearing conditions] When DTC is activated by a TGIA interrup DISEL bit in MRB of DTC is 0
- · When DMAC is activated by a TGIA intern the DTA bit in DMDR of DMAC is 1 When 0 is written to TGFA after reading T
- Note: Only 0 can be written to clear the flag.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

### 10.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and inproapture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they malways be accessed in 16-bit units. TGR and buffer register combinations during buffer of are TGRA-TGRC and TGRB-TGRD.

| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

Rev.1.00 Sep. 08, 2005 Page 432 of 966



|      |   |     | always be 0.  |
|------|---|-----|---|
| CST5 | 0 | R/W | Counter Start 5 to 0  |
| CST4 | 0 | R/W | These bits select operation or stoppage for To  |
| CST3 | 0 | R/W | If 0 is written to the CST bit during operation   |
| CST2 | 0 | R/W | TIOC pin designated for output, the counter s   |
| CST1 | 0 | R/W | the TIOC pin output compare output level is re<br>TIOR is written to when the CST bit is cleared                  |
| CST0 | 0 | R/W | pin output level will be changed to the set initivalue. Note that TIOC pins are not provided for channels 0 to 2. |
|      |   |     | 0: TCNT_5 to TCNT_0 count operation is stop   |
|      |   |     | 1: TCNT_5 to TCNT_0 performs count operat   |
|      |   |     |   |

R/W

R/W

**Description** 

These bits are always read as 0. The write va

Reserved

Initial

Value

All 0

**Bit Name** 

Bit

7, 6

5

4

3

2

1

0

RENESAS

|       |   |     | These bits are always read as 0. The write valualways be 0.   |
|-------|---|-----|---|
| SYNC5 | 0 | R/W | Timer Synchronization 5 to 0  |
| SYNC4 | 0 | R/W | These bits select whether operation is indepen  |
| SYNC3 | 0 | R/W | or synchronized with other channels.  |
| SYNC2 | 0 | R/W | When synchronous operation is selected, synchronous of multiple shappels, and synchronous   |
| SYNC1 | 0 | R/W | presetting of multiple channels, and synchrono clearing through counter clearing on another cl  |
| SYNC0 | 0 | R/W | are possible.   |
|       |   |     | To set synchronous operation, the SYNC bits f least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC TCNT clearing source must also be set by meabits CCLR2 to CCLR0 in TCR. |
|       |   |     | 0: TCNT_5 to TCNT_0 operate independently presetting/clearing is unrelated to other char  |
|       |   |     | <ol> <li>TCNT_5 to TCNT_0 perform synchronous o<br/>(TCNT synchronous presetting/synchronous<br/>is possible)</li> </ol>  |

R/W

R/W

Description

Reserved

Initial

Value

All 0

**Bit Name** 

Bit

7, 6

5

4

3

2

1

0

RENESAS

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 434 of 966

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspondent starts counting. TCNT can operate as a free-running counter, periodic counter, as

#### a) Example of count operation setting procedure

Figure 10.2 shows an example of the count operation setting procedure.




Figure 10.2 Example of Counter Operation Setting Procedure






Figure 10.3 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is desas an output compare register, and counter clearing by compare match is selected by mea CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up operate a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an After a compare match, TCNT starts counting up again from H'0000.

Figure 10.4 illustrates periodic counter operation.

Rev.1.00 Sep. 08, 2005 Page 436 of 966



### Figure 10.4 Periodic Counter Operation

### (2) Waveform Output by Compare Match

The channels 3 to 5 of the TPU can perform 0, 1, or toggle output from the corresponding pin using a compare match.

### (a) Example of setting procedure for waveform output by compare match

Figure 10.5 shows an example of the setting procedure for waveform output by a compa




Figure 10.5 Example of Setting Procedure for Waveform Output by Compare



Rev.1.00 Sep. 08, 2005 Pag




Figure 10.6 Example of 0-Output/1-Output Operation

Figure 10.7 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing p by compare match B), and settings have been made so that output is toggled by both commatch A and compare match B.




Figure 10.7 Example of Toggle Output Operation

Rev.1.00 Sep. 08, 2005 Page 438 of 966 REJ09B0219-0100

RENESAS

capture input. Input capture will not be generated if Pφ/1 is selected.

### (a) Example of setting procedure for input capture operation

Figure 10.8 shows an example of the setting procedure for input capture operation.




Figure 10.8 Example of Setting Procedure for Input Capture Operation



Rev.1.00 Sep. 08, 2005 Pag REJ09





Figure 10.9 Example of Input Capture Operation



Figure 10.10 shows an example of the synchronous operation setting procedure.



- 1) Set the 31NO bits in 131N corresponding to the charmers to be designated for synchronous opera
- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set the CST bits in TSTR for the relevant channels to 1, to start the count operation.

Figure 10.10 Example of Synchronous Operation Setting Procedure



Rev.1.00 Sep. 08, 2005 Pag

For details on PWM modes, see section 10.4.5, PWM Modes.




Figure 10.11 Example of Synchronous Operation

Rev.1.00 Sep. 08, 2005 Page 442 of 966



| Channel | Timer General Register | Buffer Register |
|---------|------------------------|-----------------|
| 0       | TGRA_0                 | TGRC_0          |
|         | TGRB_0                 | TGRD_0          |
| 3       | TGRA_3                 | TGRC_3          |
|         | TGRB_3                 | TGRD_3          |

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding transferred to the timer general register.

This operation is illustrated in figure 10.12.




Figure 10.12 Compare Match Buffer Operation

### Figure 10.13 Input Capture Buffer Operation

### (1) Example of Buffer Operation Setting Procedure

Figure 10.14 shows an example of the buffer operation setting procedure.




Figure 10.14 Example of Buffer Operation Setting Procedure



For details on PWM modes, see section 10.4.5, PWM Modes.

TGRB\_3

H'0200

TGRC\_3 H'0200

Transfer

TGRA\_3

H'0450

H'0450

H'0450

H'0450

Transfer

TGRA\_3

Figure 10.15 Example of Buffer Operation (1)




Figure 10.16 Example of Buffer Operation (2)



Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is and the counter operates independently in phase counting mode.

**Table 10.30 Cascaded Combinations** 

| Combination      | Upper 16 Bits | Lower 16 Bits |
|------------------|---------------|---------------|
| Channels 1 and 2 | TCNT_1        | TCNT_2        |
| Channels 4 and 5 | TCNT_4        | TCNT_5        |

### (1) Example of Cascaded Operation Setting Procedure

Figure 10.17 shows an example of the setting procedure for cascaded operation.




Figure 10.17 Example of Cascaded Operation Setting Procedure



Rev.1.00 Sep. 08, 2005 Pag





Figure 10.18 Example of Cascaded Operation (1)

Figure 10.19 illustrates the operation when counting upon TCNT\_5 overflow/underflow set for TCNT\_4, and phase counting mode has been designated for channel 5.

TCNT\_4 is incremented by TCNT\_5 overflow and decremented by TCNT\_5 underflow.



RENESAS

Rev.1.00 Sep. 08, 2005 Page 448 of 966

There are two PWM modes, as described below.

## 1. PWM mode 1

TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at conmatches B and D, respectively. The initial output value is the value set in TGRA or the set values of paired TGRs are identical, the output value does not change when a match occurs.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with

In PWM mode 1, a maximum 4-phase PWM output is possible.

output value does not change when a compare match occurs.

# 2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. counter clearing by a synchronous register compare match, the output value of each

initial value set in TIOR. If the set values of the cycle and duty cycle registers are id

In PWM mode 2, a maximum 7-phase PWM output is possible by combined use wit synchronous operation.

The correspondence between PWM output pins and registers is shown in table 10.31.



| 2 | TGRA_2 |
|---|--------|
|   | TGRB_2 |
| 3 | TGRA_3 |
|   | TGRB_3 |
|   | TGRC_3 |
|   | TGRD_3 |

4

TGRA\_4

TGRB\_4

5 TGRA\_5 TIOCA5 TIOCA5

TGRB\_5 TIOCB5

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the cycles.

TIOCA3

TIOCC3

TIOCA4

TIOCA3

TIOCC3

TIOCA4

TIOCB4

RENESAS

Rev.1.00 Sep. 08, 2005 Page 450 of 966




Figure 10.20 Example of PWM Mode Setting Procedure

### (2) Examples of PWM Mode Operation

Figure 10.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB regisduty cycle.




Figure 10.21 Example of PWM Mode Operation (1)



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 10.22 Example of PWM Mode Operation (2)






Figure 10.23 Example of PWM Mode Operation (3)

This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when up occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an ind whether TCNT is counting up or down.

Table 10.32 shows the correspondence between external clock pins and channels.

Table 10.32 Clock Input Pins in Phase Counting Mode

|   | External Clock Pins |         |  |  |
|---|---------------------|---------|--|--|
| Channels  | A-Phase             | B-Phase |  |  |
| When channel 1 or 5 is set to phase counting mode | TCLKA               | TCLKB   |  |  |
| When channel 2 or 4 is set to phase counting mode | TCLKC               | TCLKD   |  |  |

**Example of Phase Counting Mode Setting Procedure:** Figure 10.24 shows an example phase counting mode setting procedure.




Figure 10.24 Example of Phase Counting Mode Setting Procedure

Rev.1.00 Sep. 08, 2005 Page 454 of 966 REJ09B0219-0100






Figure 10.25 Example of Phase Counting Mode 1 Operation

## Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 1

| TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4) | Operation  |
|---|---|------------|
| High level  | F   | Up-count   |
| Low level   | Ł   |            |
| <u>F</u>  | Low level   |            |
| Ł   | High level  |            |
| High level  | Ł   | Down-count |
| Low level   | <u>F</u>  |            |
| <u>F</u>  | High level  |            |
| Ł   | Low level   |            |
| [Legend]  |   |            |

**√**: Rising edge**√**: Falling edge



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 10.26 Example of Phase Counting Mode 2 Operation

# Table 10.34 Up/Down-Count Conditions in Phase Counting Mode 2

| TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5)<br>TCLKD (Channels 2 and 4) | Operation  |
|---|--|------------|
| High level  | <u>.</u>   | Don't care |
| Low level   | Ł  | Don't care |
| <u>F</u>  | Low level  | Don't care |
| Ł   | High level   | Up-count   |
| High level  | Ł  | Don't care |
| Low level   | <u>.</u>   | Don't care |
| <u>F</u>  | High level   | Don't care |
| Ł   | Low level  | Down-count |
| [Legend]  |  |            |

L: Falling edge




Figure 10.27 Example of Phase Counting Mode 3 Operation

## Table 10.35 Up/Down-Count Conditions in Phase Counting Mode 3

| TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4) | Operation  |
|---|---|------------|
| High level  | <u>.</u>  | Don't care |
| Low level   | Ł   | Don't care |
| <u>F</u>  | Low level   | Don't care |
| Ł   | High level  | Up-count   |
| High level  | Ł   | Down-count |
| Low level   | <u>.</u>  | Don't care |
| <u>F</u>  | High level  | Don't care |
| Ł   | Low level   | Don't care |
| [Legend]  1. Rising edge                          |   |            |

1 : Falling edge




Figure 10.28 Example of Phase Counting Mode 4 Operation

## Table 10.36 Up/Down-Count Conditions in Phase Counting Mode 4

| TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4) | Operation  |
|---|---|------------|
| High level  | <u>.</u>  | Up-count   |
| Low level   | Ł   |            |
| <u>F</u>  | Low level   | Don't care |
| Ł   | High level  |            |
| High level  | Ł   | Down-count |
| Low level   | <u>.</u>  |            |
| <u>F</u>  | High level  | Don't care |
| Ł   | Low level   |            |
| [Legend]  |   |            |

☐: Rising edge

1 : Falling edge

in buffer mode. The channel 1 counter input clock is designated as the TGRB\_0 input casource, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, channel 0 TGRA TGRC\_0 compare matches are selected as the input capture source, and the up/down-co values for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.






Figure 10.29 Phase Counting Mode Application Example

channel is fixed. For details, see section 5, Interrupt Controller.

Table 10.37 lists the TPU interrupt sources.

## **Table 10.37 TPU Interrupts**

| Channel | Name  | Interrupt Source                   | Interrupt Flag | DTC<br>Activation | 1 |
|---------|-------|------------------------------------|----------------|-------------------|---|
| 0       | TGI0A | TGRA_0 input capture/compare match | TGFA_0         | 0                 | ( |
|         | TGI0B | TGRB_0 input capture/compare match | TGFB_0         | 0                 | - |
|         | TGI0C | TGRC_0 input capture/compare match | TGFC_0         | 0                 | - |
|         | TGI0D | TGRD_0 input capture/compare match | TGFD_0         | 0                 | - |
|         | TCI0V | TCNT_0 overflow                    | TCFV_0         | _                 | - |
| 1       | TGI1A | TGRA_1 input capture/compare match | TGFA_1         | 0                 | ( |
|         | TGI1B | TGRB_1 input capture/compare match | TGFB_1         | 0                 | - |
|         | TCI1V | TCNT_1 overflow                    | TCFV_1         | _                 | - |
|         | TCI1U | TCNT_1 underflow                   | TCFU_1         | _                 | - |
| 2       | TGI2A | TGRA_2 compare match               | TGFA_2         | 0                 | ( |
|         | TGI2B | TGRB_2 compare match               | TGFB_2         | 0                 | - |
|         | TCI2V | TCNT_2 overflow                    | TCFV_2         | _                 | _ |
|         | TCI2U | TCNT_2 underflow                   | TCFU_2         | _                 | - |
| 3       | TGI3A | TGRA_3 input capture/compare match | TGFA_3         | 0                 | ( |
|         | TGI3B | TGRB_3 input capture/compare match | TGFB_3         | 0                 | - |
|         | TGI3C | TGRC_3 input capture/compare match | TGFC_3         | 0                 | - |
|         | TGI3D | TGRD_3 input capture/compare match | TGFD_3         | 0                 | - |
|         | TCI3V | TCNT_3 overflow                    | TCFV_3         | _                 | - |



Rev.1.00 Sep. 08, 2005 Pag REJ09 [Legend]

O: Possible

-: Not possible

Note: This table shows the initial state immediately after a reset. The relative channel pri levels can be changed by the interrupt controller.

#### **Input Capture/Compare Match Interrupt (1)**

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is by the occurrence of a TGR input capture/compare match on a channel. The interrupt req cleared by clearing the TGF flag to 0. The TPU has 16 compare match interrupts, four ea channels 0 and 3, and two each for channels 1, 2, 4, and 5; and 14 input capture interrupts each for channels 0 and 3, and two each for channels 1, 4, and 5.

#### **(2) Overflow Interrupt**

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSF 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

#### **(3) Underflow Interrupt**

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSF 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channel and 5.



The DMAC can be activated by the TGRA input capture/compare match interrupt for a For details, see section 7, DMA Controller (DMAC).

A total of six TPU input capture/compare match interrupts can be used as DMAC activa sources, one for each channel.

Note that the DMAC cannot be activated by the channel 2 input capture.

#### A/D Converter Activation 10.8

The TGRA input capture/compare match for each channel can activate the A/D converte

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurr TGRA input capture/compare match on a particular channel, a request to start A/D conv sent to the A/D converter. If the TPU conversion start trigger has been selected on the A converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as converter conversion start sources, one for each channel.

Note that the A/D conversion cannot be started by the channel 2 input capture.



Rev.1.00 Sep. 08, 2005 Pag




Figure 10.30 Count Timing in Internal Clock Operation




Figure 10.31 Count Timing in External Clock Operation




Figure 10.32 Output Compare Output Timing

## (3) Input Capture Signal Timing

Figure 10.33 shows input capture signal timing.




Figure 10.33 Input Capture Input Signal Timing





Figure 10.34 Counter Clear Timing (Compare Match)




Figure 10.35 Counter Clear Timing (Input Capture)







Figure 10.36 Buffer Operation Timing (Compare Match)



**Figure 10.37 Buffer Operation Timing (Input Capture)** 




Figure 10.38 TGI Interrupt Timing (Compare Match)

#### (2) TGF Flag Setting Timing in Case of Input Capture

Figure 10.39 shows the timing for setting of the TGF flag in TSR by input capture occurr the TGI interrupt request signal timing.




Figure 10.39 TGI Interrupt Timing (Input Capture)

Rev.1.00 Sep. 08, 2005 Page 468 of 966 REJ09B0219-0100

RENESAS




Figure 10.41 TCIU Interrupt Setting Timing




Figure 10.42 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P $\phi$  after the DMAC transfer has started, as shown in figure 10.43. If conflict occurs for clearing the stand interrupt request signal due to activation of multiple DTC or DMAC transfers, it will to five clock cycles (P $\phi$ ) for clearing them, as shown in figure 10.44. The next transfer remasked for a longer period of either a period until the current transfer ends or a period for clock cycles (P $\phi$ ) from the beginning of the transfer. Note that in the DTC transfer, the stand be cleared during outputting the destination address.

Rev.1.00 Sep. 08, 2005 Page 470 of 966



Figure 10.43 Timing for Status Flag Clearing by DTC or DMAC Activation




Figure 10.44 Timing for Status Flag Clearing by DTC or DMAC Activation

Rev.1.00 Sep. 08, 2005 Pag

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly with narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks releast 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.45 shows the input conditions in phase counting mode.




Figure 10.45 Phase Difference, Overlap, and Pulse Width in Phase Counting M

## 10.10.4 Conflict between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT takes precedence and the TCNT write is not performed. Figure 10.46 shows the timing i case.




Figure 10.46 Conflict between TCNT Write and Clear Operations




Figure 10.47 Conflict between TCNT Write and Increment Operations

#### 10.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes pred and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 10.48 shows the timing in this case.




Figure 10.48 Conflict between TGR Write and Compare Match

Rev.1.00 Sep. 08, 2005 Page 474 of 966 REJ09B0219-0100






Figure 10.49 Conflict between Buffer Register Write and Compare Mate

#### 10.10.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that will be the data after input capture transfer.

Figure 10.50 shows the timing in this case.






Figure 10.50 Conflict between TGR Read and Input Capture

#### Conflict between TGR Write and Input Capture 10.10.9

If the input capture signal is generated in the T2 state of a TGR write cycle, the input cap operation takes precedence and the write to TGR is not performed.

Figure 10.51 shows the timing in this case.




Figure 10.51 Conflict between TGR Write and Input Capture






Figure 10.52 Conflict between Buffer Register Write and Input Capture

#### 10.10.11 Conflict between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag not set and TCNT clearing takes precedence.

Figure 10.53 shows the operation timing when a TGR compare match is specified as the source, and H'FFFF is set in TGR.



#### rigure 10.55 Connict between Overflow and Counter Clearing

#### 10.10.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT we cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.54 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 10.54 Conflict between TCNT Write and Overflow

#### 10.10.13 Interrupts and Module Stop Mode

If module stop mode is entered when an interrupt has been requested, it will not be possible clear the CPU interrupt source or the DMAC or DTC activation source. Interrupts should be disabled before entering module stop mode.

Rev.1.00 Sep. 08, 2005 Page 478 of 966



- Two output groups
- Selectable output trigger signals
- Non-overlapping mode
- Can operate together with the data transfer controller (DTC) and DMA controller (D
- Inverted output can be set
- Module stop mode can be set




Figure 11.1 Block Diagram of PPG



Rev.1.00 Sep. 08, 2005 Pag REJ09

| PU4 | Output |                      |  |
|-----|--------|----------------------|--|
| PO3 | Output | Group 0 pulse output |  |
| PO2 | Output |                      |  |
| PO1 | Output |                      |  |
| PO0 | Output |                      |  |

# 11.3 Register Descriptions

The PPG has the following registers.

- Next data enable register H (NDERH)
- Next data enable register L (NDERL)
- Output data register H (PODRH)
- Output data register L (PODRL)
- Next data register H (NDRH)
- Next data register L (NDRL)
- PPG output control register (PCR)
- PPG output mode register (PMR)



#### NDERL

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     |  |
|---------------|-------|-------|-------|-------|-------|-------|-------|--|
| Bit Name      | NDER7 | NDER6 | NDER5 | NDER4 | NDER3 | NDER2 | NDER1 |  |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     |  |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |  |
|               |       |       |       |       |       |       |       |  |

# • NDERH

|     |          | Initial |     |  |
|-----|----------|---------|-----|--|
| Bit | Bit Name | Value   | R/W | Description                                  |
| 7   | NDER15   | 0       | R/W | Next Data Enable 15 to 8                     |
| 6   | NDER14   | 0       | R/W | There are read-only bits and cannot be modif |
| 5   | NDER13   | 0       | R/W |  |
| 4   | NDER12   | 0       | R/W |  |
| 3   | NDER11   | 0       | R/W |  |
| 2   | NDER10   | 0       | R/W |  |
| 1   | NDER9    | 0       | R/W |  |
| 0   | NDER8    | 0       | R/W |  |

## 11.3.2 Output Data Registers H, L (PODRH, PODRL)

PODRH and PODRL store output data for use in pulse output. A bit that has been set for output by NDER is read-only and cannot be modified.

## • PODRH

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1    |  |
|---------------|-------|-------|-------|-------|-------|-------|------|--|
| Bit Name      | POD15 | POD14 | POD13 | POD12 | POD11 | POD10 | POD9 |  |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0    |  |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W  |  |

#### PODRL

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    |  |
|---------------|------|------|------|------|------|------|------|--|
| Bit Name      | POD7 | POD6 | POD5 | POD4 | POD3 | POD2 | POD1 |  |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    |  |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |  |

Rev.1.00 Sep. 08, 2005 Page 482 of 966



| ) | POD8 | 0 | R/W |
|---|------|---|-----|
|   |      |   |     |

## • PODRL

|     |          | Initial |     |   |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value   | R/W | Description   |
| 7   | POD7     | 0       | R/W | Output Data Register 7 to 0   |
| 6   | POD6     | 0       | R/W | For bits which have been set to pulse output I  |
| 5   | POD5     | 0       | R/W | NDERL, the output trigger transfers NDRL va   |
| 4   | POD4     | 0       | R/W | register during PPG operation. While NDERL the CPU cannot write to this register. While N |
| 3   | POD3     | 0       | R/W | cleared, the initial output value of the pulse ca   |
| 2   | POD2     | 0       | R/W |   |
| 1   | POD1     | 0       | R/W |   |
| 0   | POD0     | 0       | R/W |   |

#### NDRL

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    |  |
|---------------|------|------|------|------|------|------|------|--|
| Bit Name      | NDR7 | NDR6 | NDR5 | NDR4 | NDR3 | NDR2 | NDR1 |  |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    |  |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |  |

#### • NDRH

If pulse output groups 0 and 1 have the same output trigger, all eight bits are mapped same address and can be accessed at one time, as shown below.

|     |          | Initial |     |   |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value   | R/W | Description                                     |
| 7   | NDR15    | 0       | R/W | Next Data Register 15 to 8                      |
| 6   | NDR14    | 0       | R/W | There are read-only bits and cannot be modified |
| 5   | NDR13    | 0       | R/W |   |
| 4   | NDR12    | 0       | R/W |   |
| 3   | NDR11    | 0       | R/W |   |
| 2   | NDR10    | 0       | R/W |   |
| 1   | NDR9     | 0       | R/W |   |
| 0   | NDR8     | 0       | R/W |   |

Rev.1.00 Sep. 08, 2005 Page 484 of 966



| 1  | NDR1             | 0           | R/W            |  |
|----|------------------|-------------|----------------|--|
| 0  | NDR0             | 0           | R/W            |  |
|    |                  |             |                |  |
| If | f pulse output g | groups 0 aı | nd 1 have diff | erent output triggers, the upper four bits and |
| b  | its are mapped   | to differer | nt addresses a | s shown below.                                 |

R/W

NDR2 0

NDR0

0

0

R/W

2

Initial

| Bit               | Bit Name        | Value            | R/W | Description  |
|-------------------|-----------------|------------------|-----|--|
| 7                 | NDR7            | 0                | R/W | Next Data Register 7 to 4  |
| 6                 | NDR6            | 0                | R/W | The register contents are transferred to the   |
| 5                 | NDR5            | 0                | R/W | corresponding PODRL bits by the output trigg<br>specified with PCR.  |
| 4                 | NDR4            | 0                | R/W | specified with 1 Crt.  |
| 3 to 0            | _               | All 1            | _   | Reserved   |
|                   |                 |                  |     | These bits are always read as 1 and cannot be modified.  |
|                   |                 |                  |     |  |
|                   |                 |                  |     |  |
|                   |                 | Initial          |     |  |
| Bit               | Bit Name        | Initial<br>Value | R/W | Description  |
| <b>Bit</b> 7 to 4 | Bit Name        |                  | R/W | <b>Description</b> Reserved  |
|                   | Bit Name        | Value            | R/W | ·  |
|                   | Bit Name   NDR3 | Value            | R/W | Reserved These bits are always read as 1 and cannot b  |
| 7 to 4            | _               | Value            | _   | Reserved These bits are always read as 1 and cannot be modified.  Next Data Register 3 to 0 The register contents are transferred to the |
| 7 to 4            | NDR3            | Value All 1      | R/W | Reserved These bits are always read as 1 and cannot be modified.  Next Data Register 3 to 0  |

| G3CMS0 | 1 | R/W |  |
|--------|---|-----|--|
| G2CMS1 | 1 | R/W | There are read-only bits and cannot be modifie   |
| G2CMS0 | 1 | R/W |  |
| G1CMS1 | 1 | R/W | Group 1 Compare Match Select 1 and 0             |
| G1CMS0 | 1 | R/W | These bits select output trigger of pulse output |
|        |   |     | 00: Compare match in TPU channel 0               |
|        |   |     | 01: Compare match in TPU channel 1               |
|        |   |     | 10: Compare match in TPU channel 2               |
|        |   |     | 11: Compare match in TPU channel 3               |
| G0CMS1 | 1 | R/W | Group 0 Compare Match Select 1 and 0             |
| G0CMS0 | 1 | R/W | These bits select output trigger of pulse output |
|        |   |     | 00: Compare match in TPU channel 0               |
|        |   |     | 01: Compare match in TPU channel 1               |
|        |   |     | 10: Compare match in TPU channel 2               |
|        |   |     | 11: Compare match in TPU channel 3               |

Initial

Value

1

R/W

R/W

Description

There are read-only bits and cannot be modified

Bit

7

6

5

2

0

**Bit Name** 

G3CMS1

RENESAS

| Bit | Bit Name | Value | R/W | Description  |
|-----|----------|-------|-----|--|
| 7   | G3INV    | 1     | R/W | This is read-only bit and cannot be modified.            |
| 6   | G2INV    | 1     | R/W | This is read-only bit and cannot be modified.            |
| 5   | G1INV    | 1     | R/W | Group 1 Inversion  |
|     |          |       |     | Selects direct output or inverted output for pu group 1. |
|     |          |       |     | 0: Inverted output                                       |
|     |          |       |     | 1: Direct output   |
| 4   | GOINV    | 1     | R/W | Group 0 Inversion  |
|     |          |       |     | Selects direct output or inverted output for pu group 0. |
|     |          |       |     | 0: Inverted output                                       |
|     |          |       |     | 1: Direct output   |
| 3   | G3NOV    | 0     | R/W | This is read-only bit and cannot be modified.            |
| 2   | G2NOV    | 0     | R/W | This is read-only bit and cannot be modified.            |
| 1   | G1NOV    | 0     | R/W | Group 1 Non-Overlap                                      |

R/W

R/W

R/W

R/W

R/W

Initial Value R/W

R/W

R/W

Initial



output group 1.

Selects normal or non-overlapping operation

0: Normal operation (output values updated a match A in the selected TPU channel)
1: Non-overlapping operation (output values compare match A or B in the selected TPU

#### 11.4 Operation

Figure 11.2 shows a schematic diagram of the PPG. PPG pulse output is enabled when the corresponding bits in NDER are set to 1. An initial output value is determined by its corresponding PODR initial setting. When the compare match event specified by PCR occorresponding NDR bit contents are transferred to PODR to update the output values. See output of data of up to eight bits is possible by writing new output data to NDR before the compare match.




Figure 11.2 Schematic Diagram of PPG






Figure 11.3 Timing of Transfer and Output of NDR Contents (Example

Rev.1.00 Sep. 08, 2005 Pag




Figure 11.4 Setup Procedure for Normal Pulse Output (Example)

Rev.1.00 Sep. 08, 2005 Page 490 of 966




Figure 11.5 Normal Pulse Output Example (5-Phase Pulse Output)

- 1. Set up TGRA in TPU which is used as the output trigger to be an output compare real a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.
- 2. Write H'F8 to NDERH, and set bits G1CMS1, G1CMS0, G0CMS1, and G0CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRL.
- 3. The timer counter in the TPU channel starts. When compare match A occurs, the NI contents are transferred to PODRL and output. The TGIA interrupt handling routine next output data (H'C0) in NDRL.



not transferred if their value is 1.

Figure 11.6 illustrates the non-overlapping pulse output operation.




Figure 11.6 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur b compare match A.

The NDR contents should not be altered during the interval from compare match B to commatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next d NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that t data must be written before the next compare match B occurs.

REJ09B0219-0100






Figure 11.7 Non-Overlapping Operation and NDR Write Timing




Figure 11.8 Setup Procedure for Non-Overlapping Pulse Output (Example




Figure 11.9 Non-Overlapping Pulse Output Example (4-Phase Complement

to 1 (the change from 0 to 1 is delayed by the value set in 1GRA).

The TGIA interrupt handling routine writes the next output data (H'65) to NDR

The TGIA interrupt handling routine writes the next output data (H'65) to NDRL.

4. 4-phase complementary non-overlapping pulse output can be obtained subsequently by

H'59, H'56, H'95... at successive TGIA interrupts.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse can be output wimposing a load on the CPU.

RENESAS

Rev.1.00 Sep. 08, 2005 Page 496 of 966




Figure 11.10 Inverted Pulse Output (Example)




Figure 11.11 Pulse Output Triggered by Input Capture (Example)

Pins PO0 to PO7 are also used for other peripheral functions such as the TPU. When ou another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.



Rev.1.00 Sep. 08, 2005 Page 500 of 966

REJ09B0219-0100



the same functions. Unit2 and unit 3 can generate baud rate clock for SCI and have the functions.

#### 12.1 **Features**

Selection of seven clock sources

The counters can be driven by one of six internal clock signals ( $P\phi/2$ ,  $P\phi/8$ ,  $P\phi/32$ , PPφ/1024, or Pφ/8192) or an external clock input (only internal clock available in unit  $P\phi$ ,  $P\phi/2$ ,  $P\phi/8$ ,  $P\phi/32$ ,  $P\phi/64$ ,  $P\phi/1024$ , and  $P\phi/8192$ ).

- Selection of three ways to clear the counters
  - The counters can be cleared on compare match A or B, or by an external reset signal available only in unit 0 and unit 1.)
- Timer output control by a combination of two compare match signals The timer output signal in each channel is controlled by a combination of two independent compare match signals, enabling the timer to output pulses with a desired duty cycle output.
- Cascading of two channels

Operation as a 16-bit timer is possible, using TMR\_0 for the upper 8 bits and TMR\_ lower 8 bits (16-bit count mode).

TMR\_1 can be used to count TMR\_0 compare matches (compare match count mode

- Three interrupt sources
  - Compare match A, compare match B, and overflow interrupts can be requested inde (This is available only in unit 0 and unit 1.)
- Generation of trigger to start A/D converter conversion (available in unit 0 and unit
- Capable of generating baud rate clock for SCI\_5 and SCI\_6. (This is available only)

and unit 3.) For details, see section 14, Serial Communication Interface (SCI).






Figure 12.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev.1.00 Sep. 08, 2005 Page 502 of 966 REJ09B0219-0100






Figure 12.2 Block Diagram of 8-Bit Timer Module (Unit 1)




Figure 12.3 Block Diagram of 8-Bit Timer Module (Unit 2)




Figure 12.4 Block Diagram of 8-Bit Timer Module (Unit 3)



| 1 | 2 | Timer output pin      | TMO2  | Output | Outputs compare match        |
|---|---|-----------------------|-------|--------|------------------------------|
|   |   | Timer clock input pin | TMCI2 | Input  | Inputs external clock for co |
|   |   | Timer reset input pin | TMRI2 | Input  | Inputs external reset to cou |
|   | 3 | Timer output pin      | TMO3  | Output | Outputs compare match        |
|   |   | Timer clock input pin | TMCI3 | Input  | Inputs external clock for co |
|   |   | Timer reset input pin | TMRI3 | Input  | Inputs external reset to cou |
| 2 | 4 | _                     | _     | _      | _                            |
|   | 5 | _                     |       |        |                              |
| 3 | 6 | _                     |       |        |                              |
|   | 7 | <del>_</del>          |       |        |                              |
|   |   |                       |       |        |                              |
|   |   |                       |       |        |                              |
|   |   |                       |       |        |                              |

I MO I

TMCI1

TMRI1

Input

Input

Output Outputs compare match

Inputs external clock for co

Inputs external reset to cou

rimer output pin

Timer clock input pin

Timer reset input pin

RENESAS

Rev.1.00 Sep. 08, 2005 Page 506 of 966

- Timer counter control register\_0 (TCCR\_0) — Timer control/status register\_0 (TCSR\_0) • Channel 1 (TMR\_1): — Timer counter\_1 (TCNT\_1) — Time constant register A\_1 (TCORA\_1) — Time constant register B\_1 (TCORB\_1) — Timer control register 1 (TCR 1) — Timer counter control register\_1 (TCCR\_1) — Timer control/status register\_1 (TCSR\_1) Unit 1: • Channel 2 (TMR\_2): — Timer counter 2 (TCNT 2) — Time constant register A\_2 (TCORA\_2) — Time constant register B\_2 (TCORB\_2) — Timer control register\_2 (TCR\_2) — Timer counter control register\_2 (TCCR\_2) — Timer control/status register\_2 (TCSR\_2)
- Channel 3 (TMR 3):
  - Timer counter\_3 (TCNT\_3)
  - Time constant register A\_3 (TCORA\_3)
  - Time constant register B\_3 (TCORB\_3)
  - Timer control register\_3 (TCR\_3)
  - Timer counter control register\_3 (TCCR\_3)
  - Timer control/status register\_3 (TCSR\_3)

— Time constant register A\_5 (TCORA\_5) — Time constant register B\_5 (TCORB\_5) — Timer control register 5 (TCR 5) — Timer counter control register 5 (TCCR 5) — Timer control/status register\_5 (TCSR\_5) Unit 3: • Channel 6 (TMR 6): — Timer counter 6 (TCNT 6) — Time constant register A\_6 (TCORA\_6) — Time constant register B\_6 (TCORB\_6) — Timer control register 6 (TCR 6) — Timer counter control register\_6 (TCCR\_6) — Timer control/status register 6 (TCSR 6) • Channel 7 (TMR 7): — Timer counter 7 (TCNT 7) — Time constant register A\_7 (TCORA\_7) — Time constant register B 7 (TCORB 7)

— Timer counter\_3 (TCN1\_3)

- Timer control register\_7 (TCR\_7)Timer counter control register 7 (TCCR\_7)
- Timer control/status register\_7 (TCSR\_7)



| Bit Name      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |   |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---|
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | F |

## 12.3.2 Time Constant Register A (TCORA)

register so they can be accessed together by a word transfer instruction. The value in TC continually compared with the value in TCNT. When a match is detected, the correspon CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the TCORA write cycle. The timer output from the TMO pin can be freely controlled by the match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCOR initialized to HFF.

TCORA is an 8-bit readable/writable register. TCORA\_0 and TCORA\_1 comprise a sir

|               |     |     |     | _ TCOF | RA_0_      |     |     |     |     |     |     | _TCOF | RA 1 —      |     |
|---------------|-----|-----|-----|--------|------------|-----|-----|-----|-----|-----|-----|-------|-------------|-----|
| Bit '         | 7   | 6   | 5   | 4      | RA_0_<br>3 | 2   | 1   | 0 / | 7   | 6   | 5   | 4     | RA_1 —<br>3 | 2   |
| Bit Name      |     |     |     |        |            |     |     |     |     |     |     |       |             |     |
| Initial Value | 1   | 1   | 1   | 1      | 1          | 1   | 1   | 1   | 1   | 1   | 1   | 1     | 1           | 1   |
| R/W           | R/W | R/W | R/W | R/W    | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W   | R/W         | R/W |

| Bit Name      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |    |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/ |

# 12.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/diinterrupt requests.

| Bit          | 7           | 6                | 5      | 4  | 3                      | 2                          | 1                           |    |
|--------------|-------------|------------------|--------|--|------------------------|----------------------------|-----------------------------|----|
| Bit Name     | CMIEB       | CMIEA            | OVIE   | CCLR1                                    | CCLR0                  | CKS2                       | CKS1                        |    |
| Initial Valu | ue 0        | 0                | 0      | 0  | 0                      | 0                          | 0                           |    |
| R/W          | R/W         | R/W              | R/W    | R/W                                      | R/W                    | R/W                        | R/W                         |    |
| Bit          |             | Initial<br>Value | R/W D  | escription                               |                        |                            |                             |    |
| DIL          | DIL INAIIIE | value            |        | cocription                               |                        |                            |                             |    |
|              |             |                  |        | ompare Ma                                | tch Interrup           | ot Enable E                | 3                           |    |
|              |             |                  | R/W Co | •  | her CMFB               | interrupt re               | quests (CN                  |    |
|              |             |                  | R/W Co | ompare Ma<br>elects wheth<br>abled or di | her CMFB<br>sabled whe | interrupt re<br>en the CMF | equests (CN<br>FB flag in T | cs |

|   |       |   |     | 0: OVF interrupt requests (OVI) are disabled  |
|---|-------|---|-----|---|
|   |       |   |     | 1: OVF interrupt requests (OVI) are enabled   |
| 4 | CCLR1 | 0 | R/W | Counter Clear 1 and 0*1                       |
| 3 | CCLR0 | 0 | R/W | These bits select the method by which TCNT is |
|   |       |   |     | 00: Clearing is disabled                      |
|   |       |   |     | 01: Cleared by compare match A                |
|   |       |   |     | 10: Cleared by compare match B                |

|   |      |   |     | reset input is high (TMRIS in TCCR is set to    |
|---|------|---|-----|---|
| 2 | CKS2 | 0 | R/W | Clock Select 2 to 0*1                           |
| 1 | CKS1 | 0 | R/W | These bits select the clock input to TCNT and o |
| 0 | CKS0 | 0 | R/W | condition. See table 12.2.                      |

Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the corre-

11: Cleared at rising edge (TMRIS in TCCR is of the external reset input or when the external reset in the external reset in

pin should be set to 0 and 1, respectively. For details, see section 9, I/O Ports 2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For det 12.7, Interrupt Sources.

3. Available only in unit 0 and unit 1

|   |       |   |     | These bits are always read as 0. It should not be                          |
|---|-------|---|-----|--|
| 3 | TMRIS | 0 | R/W | Timer Reset Input Select*  |
|   |       |   |     | Selects an external reset input when the CCLR1 CCLR0 bits in TCR are B'11. |
|   |       |   |     | 0: Cleared at rising edge of the external reset                            |
|   |       |   |     | 1: Cleared when the external reset is high                                 |
| 2 | _     | 0 | R   | Reserved   |
|   |       |   |     | This bit is always read as 0. It should not be set                         |
| 1 | ICKS1 | 0 | R/W | Internal Clock Select 1 and 0  |
| 0 | ICKS0 | 0 | R/W | These bits in combination with bits CKS2 to CKS                            |

Description

select the internal clock. See table 12.2.

Available only in unit 0 and unit 1. The write value should always be 0 in unit 2

Reserved

REJ09B0219-0100

Note:

7 to 4

All 0

R

RENESAS

Rev.1.00 Sep. 08, 2005 Page 512 of 966

|       |   |   |   | 0 | 1 | Uses internal clock. Counts at rising edge of  |
|-------|---|---|---|---|---|--|
|       |   |   |   | 1 | 0 | Uses internal clock. Counts at falling edge of |
|       |   |   |   | 1 | 1 | Uses internal clock. Counts at falling edge of |
|       | 1 | 0 | 0 | _ | _ | Counts at TCNT_1 overflow signal*1.            |
| TMR_1 | 0 | 0 | 0 |   |   | Clock input prohibited                         |
|       | 0 | 0 | 1 | 0 | 0 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 0 | 1 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 1 | 0 | Uses internal clock. Counts at falling edge of |
|       |   |   |   | 1 | 1 | Uses internal clock. Counts at falling edge of |
|       | 0 | 1 | 0 | 0 | 0 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 0 | 1 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 1 | 0 | Uses internal clock. Counts at falling edge of |
|       |   |   |   | 1 | 1 | Uses internal clock. Counts at falling edge of |
|       | 0 | 1 | 1 | 0 | 0 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 0 | 1 | Uses internal clock. Counts at rising edge of  |
|       |   |   |   | 1 | 0 | Uses internal clock. Counts at falling edge of |
|       |   |   |   | 1 | 1 | Uses internal clock. Counts at falling edge of |
|       | 1 | 0 | 0 | _ | _ | Counts at TCNT_0 compare match A*1.            |
| All   | 1 | 0 | 1 | _ | _ | Uses external clock. Counts at rising edge*2.  |
|       | 1 | 1 | 0 | _ | _ | Uses external clock. Counts at falling edge*2. |
|       |   |   |   |   |   |  |

1

1

0

0

1

1

setting.

1

0

1

0

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

Uses external clock. Counts at both rising an

2. To use the external clock, the DDR and ICR bits in the corresponding pin sho to 0 and 1, respectively. For details, see section 9, I/O Ports.

1



edges\*2.

TCNT\_0 compare match signal, no incrementing clock is generated. Do not u

Notes: 1. If the clock input of channel 0 is the TCNT\_1 overflow signal and that of chan

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|         |        |          |        | 1       | 1          | Uses internal clock. Counts at falling edge of F |
|---------|--------|----------|--------|---------|------------|--|
|         | 1      | 0        | 0      |         |            | Counts at TCNT_1 overflow signal*.               |
| TMR_5   | 0      | 0        | 0      |         |            | Clock input prohibited                           |
|         | 0      | 0        | 1      | 0       | 0          | Uses internal clock. Counts at rising edge of P  |
|         |        |          |        | 0       | 1          | Uses internal clock. Counts at rising edge of P  |
|         |        |          |        | 1       | 0          | Uses internal clock. Counts at falling edge of F |
|         |        |          |        | 1       | 1          | Uses internal clock. Counts at falling edge of F |
|         | 0      | 1        | 0      | 0       | 0          | Uses internal clock. Counts at rising edge of P  |
|         |        |          |        | 0       | 1          | Uses internal clock. Counts at rising edge of P  |
|         |        |          |        | 1       | 0          | Uses internal clock. Counts at falling edge of F |
|         |        |          |        | 1       | 1          | Uses internal clock. Counts at falling edge of F |
|         | 0      | 1        | 1      | 0       | 0          | Uses internal clock. Counts at rising edge of F  |
|         |        |          |        | 0       | 1          | Uses internal clock. Counts at rising edge of F  |
|         |        |          |        | 1       | 0          | Uses internal clock. Counts at rising edge of F  |
|         |        |          |        | 1       | 1          | Uses internal clock. Counts at falling edge of l |
|         | 1      | 0        | 0      |         |            | Counts at TCNT_0 compare match A*.               |
| All     | 1      | 0        | 1      |         |            | Setting prohibited                               |
|         | 1      | 1        | 0      |         |            | Setting prohibited                               |
|         | 1      | 1        | 1      |         |            | Setting prohibited                               |
| Note: * | If the | clock ir | put of | channe' | I 4 is the | e TCNT_1 overflow signal and that of chanr       |
|         |        |          |        |         |            |  |

1

0

0

1

0

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

RENESAS

TCNT\_0 compare match signal, no incrementing clock is generated. Do not us

setting.

0

1

1

7 Bit 6 5 4 3 2 1 **CMFB** CMFA OVF OS3 OS2 OS1 Bit Name 0 0 1 0 0 Initial Value 0 0 R/(W)\* R/(W)\* R/(W)\* R R/W R/W R/W R/W Note: \* Only 0 can be written to this bit, to clear the flag.

 $TCSR_0$ 

Initial

• 105K\_1

| Bit | Bit Name | Value | R/W     | Description                                |
|-----|----------|-------|---------|--|
| 7   | CMFB     | 0     | R/(W)*1 | Compare Match Flag B                       |
|     |          |       |         | [Setting condition]                        |
|     |          |       |         | When TCNT matches TCORB                    |
|     |          |       |         | [Clearing conditions]                      |
|     |          |       |         | • When writing 0 after reading CMFB = 1    |
|     |          |       |         | When the DTC is activated by a CMIB inter- |
|     |          |       |         | the DISEL bit in MRB of the DTC is 0*3     |
| 6   | CMFA     | 0     | R/(W)*1 | Compare Match Flag A                       |
|     |          |       |         | [Setting condition]                        |
|     |          |       |         | When TCNT matches TCORA                    |
|     |          |       |         | [Clearing conditions]                      |

REJ09

When writing 0 after reading CMFA = 1 • When the DTC is activated by a CMIA inter the DISEL bit in MRB in the DTC is 0\*3

|   |     |   |     | <ol> <li>A/D converter start requests by compare mate<br/>enabled</li> </ol>             |
|---|-----|---|-----|--|
| 3 | OS3 | 0 | R/W | Output Select 3 and 2*2  |
| 2 | OS2 | 0 | R/W | These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs. |
|   |     |   |     | 00: No change when compare match B occurs  |
|   |     |   |     | 01: 0 is output when compare match B occurs  |
|   |     |   |     | 10: 1 is output when compare match B occurs  |
|   |     |   |     | <ol> <li>Output is inverted when compare match B or<br/>(toggle output)</li> </ol>       |
| 1 | OS1 | 0 | R/W | Output Select 1 and 0*2  |

disabled

0: A/D converter start requests by compare mate

These bits select a method of TMO pin output w compare match A of TCORA and TCNT occurs. 00: No change when compare match A occurs 01: 0 is output when compare match A occurs 10: 1 is output when compare match A occurs

11: Output is inverted when compare match A or (toggle output) Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 unti

R/W

- compare match occurs after a reset. 3. Available in unit 0 and unit 1 only.

Rev.1.00 Sep. 08, 2005 Page 516 of 966



REJ09B0219-0100

0

OS0

0

|   |     |   |        | [Setting condition]  |
|---|-----|---|--------|--|
|   |     |   |        | When TCNT matches TCORA  |
|   |     |   |        | [Clearing conditions]  |
|   |     |   |        | • When writing 0 after reading CMFA = 1  |
|   |     |   |        | <ul> <li>When the DTC is activated by a CMIA inter<br/>the DISEL bit in MRB of the DTC is 0*3</li> </ul> |
| 5 | OVF | 0 | R/(W)* | <sup>1</sup> Timer Overflow Flag   |
|   |     |   |        | [Setting condition]  |
|   |     |   |        | When TCNT overflows from H'FF to H'00  |
|   |     |   |        | [Clearing condition]   |
|   |     |   |        | Cleared by reading OVF when OVF = 1, then v  |
| 4 | _   | 1 | R      | Reserved   |
|   |     |   |        | This bit is always read as 1 and cannot be mod   |
| 3 | OS3 | 0 | R/W    | Output Select 3 and 2*2  |
| 2 | OS2 | 0 | R/W    | These bits select a method of TMO pin output compare match B of TCORB and TCNT occurs                    |
|   |     |   |        | 00: No change when compare match B occurs  |
|   |     |   |        | 01: 0 is output when compare match B occurs  |
|   |     |   |        | 10: 1 is output when compare match B occurs  |
|   |     |   |        | <ol> <li>Output is inverted when compare match B (toggle output)</li> </ol>                              |

R/(W)\*1 Compare Match Flag A

6

CMFA

0

REJ09

Rev.1.00 Sep. 08, 2005 Pag

- Notes: 1. Only 0 can be written to bits / to 5, to clear these flags.
  - 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 unti compare match occurs after a reset.
    - 3. Available only in unit 0 and unit 1.

# 12.4 Operation

## 12.4.1 Pulse Output

Figure 12.5 shows an example of the 8-bit timer being used to generate a pulse output wi desired duty cycle. The control bits are set as follows:

- 1. Clear the bit CCLR1 in TCR to 0 and set the bit CCLR0 in TCR to 1 so that TCNT is at a TCORA compare match.
- 2. Set the bits OS3 to OS0 in TCSR to B'0110, causing the output to change to 1 at a TC compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCOI pulse width determined by TCORB. No software intervention is required. The timer outputtil the first compare match occurs after a reset.

#### 12.4.2 Reset Input

Figure 12.6 shows an example of the 8-bit timer being used to generate a pulse which is after a desired delay time from a TMRI input. The control bits are set as follows:

- 1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 s TCNT is cleared at the high level input of the TMRI signal.
- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCO compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a input determined by TCORA and with a pulse width determined by TCORB and TCOR




Figure 12.6 Example of Reset Input



Rev.1.00 Sep. 08, 2005 Pag




Figure 12.7 Count Timing for Internal Clock Input




Figure 12.8 Count Timing for External Clock Input




Figure 12.9 Timing of CMF Setting at Compare Match

# 12.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the to OS0 in TCSR. Figure 12.10 shows the timing when the timer output is toggled by the match A signal.




Figure 12.10 Timing of Toggled Timer Output at Compare Match A

## Figure 12.11 Timing of Counter Clear by Compare Match

## 12.5.5 Timing of TCNT External Reset\*

TCNT is cleared at the rising edge or high level of an external reset input, depending on to settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 states 12.12 and Figure 12.13 shows the timing of this operation.

Note: \* Clearing by an external reset is available only in units 0 and 1.




Figure 12.12 Timing of Clearance by External Reset (Rising Edge)




Figure 12.13 Timing of Clearance by External Reset (High Level)

Rev.1.00 Sep. 08, 2005 Page 522 of 966

REJ09B0219-0100



#### Figure 12.14 Timing of OVF Setting

# 12.6 Operation with Cascaded Connection

If the bits CKS2 to CKS0 in either TCR\_0 or TCR\_1 are set to B'100, the 8-bit timers o channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit mode) or compare matches of the 8-bit channel 0 could be counted by the timer of chan (compare match count mode).

#### 12.6.1 16-Bit Counter Mode

When the bits CKS2 to CKS0 in TCR\_0 are set to B'100, the timer functions as a single timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits and 1 occupying the 1 occupyi

#### (1) Setting of Compare Match Flags

- The CMF flag in TCSR\_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR\_1 is set to 1 when a lower 8-bit compare match event occur.

#### (2) Counter Clear Specification

- If the CCLR1 and CCLR0 bits in TCR\_0 have been set for counter clear at compare 16-bit counter (TCNT\_0 and TCNT\_1 together) is cleared when a 16-bit compare m occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter the TMRI0 pin has been set.
- The settings of the CCLR1 and CCLR0 bits in TCR\_1 are ignored. The lower 8 bits cleared independently.



Rev.1.00 Sep. 08, 2005 Pag

flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance the settings for each channel.

#### 12.7 **Interrupt Sources**

#### 12.7.1 **Interrupt Sources and DTC Activation**

Interrupt in unit 0 and unit 1

Their interrupt sources and priorities are shown in table 12.4. Each interrupt source is ena disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent interrequests are sent for each to the interrupt controller. It is also possible to activate the DTG means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).

There are three interrupt sources for the 8-bit timer (TMR\_0 or TMR\_1): CMIA, CMIB,

Table 12.4 8-Bit Timer (TMR\_0 or TMR\_1) Interrupt Sources (in Unit 0 and Unit

| Signal<br>Name | Name  | Interrupt Source      | Interrupt<br>Flag | DTC<br>Activation | Pri |
|----------------|-------|-----------------------|-------------------|-------------------|-----|
| CMIA0          | CMIA0 | TCORA_0 compare match | CMFA              | Possible          | Hig |
| CMIB0          | CMIB0 | TCORB_0 compare match | CMFB              | Possible          | _ 🛊 |
| OVI0           | OVI0  | TCNT_0 overflow       | OVF               | Not possible      | Lov |
| CMIA1          | CMIA1 | TCORA_1 compare match | CMFA              | Possible          | Hig |
| CMIB1          | CMIB1 | TCORB_1 compare match | CMFB              | Possible          | _ 🖊 |
| OVI1           | OVI1  | TCNT_1 overflow       | OVF               | Not possible      | Lov |

REJ09B0219-0100



| CMI4 | CMIA4 | TCORA_4 compare match | CMFA | Not possible |
|------|-------|-----------------------|------|--------------|
|      | CMIB4 | TCORB_4 compare match | CMFB | _            |
| CMI5 | CMIA5 | TCORA_5 compare match | CMFA | Not possible |
|      | CMIB5 | TCORB_5 compare match | CMFB |              |
|      |       |                       |      |              |
|      |       |                       |      |              |

12.7.2

The A/D converter can be activated only by TMR\_0 compare match A.\*

If the ADTE bit in TCSR\_0 is set to 1 when the CMFA flag in TCSR\_0 is set to 1 by th occurrence of TMR\_0 compare match A, a request to start A/D conversion is sent to the converter. If the 8-bit timer conversion start trigger has been selected on the A/D conver this time, A/D conversion is started.

Note: \* Available only in unit 0 and unit 1.

A/D Converter Activation



φ: Operating frequency

N: TCOR value

#### 12.8.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T<sub>2</sub> state of a TCNT write cycle, the clear t priority and the write is not performed as shown in figure 12.15.




Figure 12.15 Conflict between TCNT Write and Clear

REJ09B0219-0100






Figure 12.16 Conflict between TCNT Write and Increment

# 12.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the  $T_2$  state of a TCOR write cycle, the TCOR v priority and the compare match signal is inhibited as shown in figure 12.17.




Figure 12.17 Conflict between TCOR Write and Compare Match



Rev.1.00 Sep. 08, 2005 Pag

REJ09

| 0-output  |   | -  |
|-----------|---|----|
| No change | L | Lo |

# 12.8.6 Switching of Internal Clocks and TCNT Operation


TCNT may be incremented erroneously depending on when the internal clock is switched 12.7 shows the relationship between the timing at which the internal clock is switched (by to the bits CKS1 and CKS0) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the rising or falling edge of the clock pulse are always monitored. Table 12.7 assumes that the falling edge is selected. If signal levels of the clocks before and after switching change from high to low as shown if the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated

TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and feedges of the internal clock, and when switching between internal and external clocks.





switchover TCNT input clock **TCNT** 

Ν

N + 1

Rev.1.00 Sep. 08, 2005 Pag

N + 2CKS bits chan

REJ09

Notes: 1. Includes switching from low to stop, and from stop to low.

- 2. Includes switching from stop to high. 3. Includes switching from high to stop.
- 4. Generated because the change of the signal levels is considered as a falling TCNT is incremented.

module stop mode. For details, see section 22, Power-Down Modes.

# 12.8.9 Interrupts in Module Stop Mode

If module stop mode is entered when an interrupt has been requested, it will not be possible clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

Rev.1.00 Sep. 08, 2005 Page 530 of 966

RENESAS

# 13.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
  - In watchdog timer mode
    If the counter overflows, the WDT outputs WDTOVF. It is possible to select wh not the entire LSI is reset at the same time.
  - In interval timer mode
     If the counter overflows, the WDT generates an interval timer interrupt (WOVI).

Rev.1.00 Sep. 08, 2005 Pag

REJ09




Figure 13.1 Block Diagram of WDT

# 13.2 Input/Output Pin

Table 13.1 shows the WDT pin configuration.

**Table 13.1 Pin Configuration** 

| Watchdog timer overflow WDTOVF Output Outputs a counter overflow signal i watchdog timer mode | Name                    | Symbol | I/O    | Function   |
|---|-------------------------|--------|--------|--|
|   | Watchdog timer overflow | WDTOVF | Output | Outputs a counter overflow signal in watchdog timer mode |

#### **13.3.1** Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TN TCSR is cleared to 0.

| Bit           | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
|---------------|---|---|---|---|---|---|---|--|
| Bit Name      |   |   |   |   |   |   |   |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| ililiai value | U | U | U | U | U | U | U |  |

# 13.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

| Bit           | 7      | 6     | 5   | 4 | 3 | 2    | 1    |  |
|---------------|--------|-------|-----|---|---|------|------|--|
| Bit Name      | OVF    | WT/IT | TME | _ | _ | CKS2 | CKS1 |  |
| Initial Value | 0      | 0     | 0   | 1 | 1 | 0    | 0    |  |
| R/W           | R/(W)* | R/W   | R/W | R | R | R/W  | R/W  |  |

Note: \* Only 0 can be written to this bit, to clear the flag.

Rev.1.00 Sep. 08, 2005 Pag

|      |       |       |     | Cleared by reading TCSR when $OVF = 1$ , then v to $OVF$   |
|------|-------|-------|-----|--|
| 6    | WT/IT | 0     | R/W | Timer Mode Select  |
|      |       |       |     | Selects whether the WDT is used as a watchdog interval timer.  |
|      |       |       |     | 0: Interval timer mode   |
|      |       |       |     | When TCNT overflows, an interval timer interaction (WOVI) is requested.                                      |
|      |       |       |     | 1: Watchdog timer mode   |
|      |       |       |     | When TCNT overflows, the $\overline{WDTOVF}$ signal is   |
| 5    | TME   | 0     | R/W | Timer Enable   |
|      |       |       |     | When this bit is set to 1, TCNT starts counting. V bit is cleared, TCNT stops counting and is initiali H'00. |
| 4, 3 | _     | All 1 | R   | Reserved   |
|      |       |       |     | These are read-only bits and cannot be modified  |
| 2    | CKS2  | 0     | R/W | Clock Select 2 to 0  |
| 1    | CKS1  | 0     | R/W | Select the clock source to be input to TCNT. The   |
| 0    | CKS0  | 0     | R/W | cycle for $P\phi = 20$ MHz is indicated in parenthese  |
|      |       |       |     | 000: Clock Pφ/2 (cycle: 25.6 μs)   |
|      |       |       |     | 001: Clock Pφ/64 (cycle: 819.2 μs)   |
|      |       |       |     | 010: Clock Pφ/128 (cycle: 1.6 ms)  |
|      |       |       |     | 011: Clock Pφ/512 (cycle: 6.6 ms)  |
|      |       |       |     | 100: Clock Pφ/2048 (cycle: 26.2 ms)  |
|      |       |       |     | 101: Clock Pφ/8192 (cycle: 104.9 ms)   |
|      |       |       |     |  |

Rev.1.00 Sep. 08, 2005 Page 534 of 966

Note:

111: Clock P\(0)/131072 (cycle: 1.68 s)

\* Only 0 can be written to this bit, to clear the flag.

|        |             | Initial      |            |   |
|--------|-------------|--------------|------------|---|
| Bit    | Bit Name    | Value        | R/W        | Description   |
| 7      | WOVF        | 0            | R/(W)*     | Watchdog Timer Overflow Flag  |
|        |             |              |            | This bit is set when TCNT overflows in watchdo mode. This bit cannot be set in interval timer monly 0 can be written. |
|        |             |              |            | [Setting condition]   |
|        |             |              |            | When TCNT overflows (changed from H'FF to I watchdog timer mode   |
|        |             |              |            | [Clearing condition]  |
|        |             |              |            | Reading RSTCSR when WOVF = 1, and then wovF   |
| 6      | RSTE        | 0            | R/W        | Reset Enable  |
|        |             |              |            | Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operation                     |
|        |             |              |            | 0: LSI is not reset even if TCNT overflows (Tho LSI is not reset, TCNT and TCSR in WDT ar                             |
|        |             |              |            | 1: LSI is reset if TCNT overflows   |
| 5      | _           | 0            | R/W        | Reserved  |
|        |             |              |            | Although this bit is readable/writable, reading frwriting to this bit does not affect operation.                      |
| 4 to 0 | _           | All 1        | R          | Reserved  |
|        |             |              |            | These are read-only bits and cannot be modified   |
| Note:  | * Only 0 ca | an be writte | en to this | bit, to clear the flag.   |



REJ09

to reset the LSI internary in watchdog timer mode.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the  $\overline{\text{WDTOVF}}$  signal. If a reset caused by a sig to the  $\overline{\text{RES}}$  pin occurs at the same time as a reset caused by a WDT overflow, the  $\overline{\text{RES}}$  pin has priority and the WOVF bit in RSTCSR is cleared to 0.

The  $\overline{WDTOVF}$  signal is output for 133 cycles of P $\phi$  when RSTE = 1 in RSTCSR, and for cycles of P $\phi$  when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycles

When RSTE = 1, an internal reset signal is generated. Since the system clock control region (SCKCR) is initialized, the multiplication ratio of  $P\phi$  becomes the initial value.

When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multipratio of  $P\phi$  is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. I overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.

Rev.1.00 Sep. 08, 2005 Page 536 of 966




Figure 13.2 Operation in Watchdog Timer Mode



REJ09




Figure 13.3 Operation in Interval Timer Mode

# 13.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The must be cleared to 0 in the interrupt handling routine.

**Table 13.2 WDT Interrupt Source** 

| Name | Interrupt Source | Interrupt Flag | DTC Activatio |
|------|------------------|----------------|---------------|
| WOVI | TCNT overflow    | OVF            | Impossible    |

RENESAS

byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform of transfer as shown in figure 13.4. The transfer instruction writes the lower byte data to TCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte trainstruction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in figure 13.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in figure 13.4. In this case transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.




Figure 13.4 Writing to TCNT, TCSR, and RSTCSR






Figure 13.5 Conflict between TCNT Write and Increment

# 13.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could o the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) by values of bits CKS2 to CKS0 are changed.

### 13.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the operating, errors could occur in the incrementation. The watchdog timer must be stopped clearing the TME bit to 0) before switching the timer mode.

Rev.1.00 Sep. 08, 2005 Page 540 of 966

REJ09B0219-0100



If the  $\overline{WDTOVF}$  signal is input to the  $\overline{RES}$  pin, this LSI will not be initialized correctly. sure that the  $\overline{WDTOVF}$  signal is not input logically to the  $\overline{RES}$  pin. To reset the entire smeans of the  $\overline{WDTOVF}$  signal, use a circuit like that shown in figure 13.6.




Figure 13.6 Circuit for System Reset by WDTOVF Signal (Example)

# 13.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is se Instead, a transition to sleep mode is made.

When the WDT operates in watchdog timer mode, a transition to software standby mode

To transit to software standby mode, the SLEEP instruction must be executed after halti WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode it through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.



REJ09

Rev.1.00 Sep. 08, 2005 Page 542 of 966

REJ09B0219-0100



communication mode. SCI\_5 enables transmitting and receiving IrDA communication v based on the IrDA Specifications version 1.0. This LSI incorporates the on-chip CRC (C Redundancy Check) computing unit that realizes high reliability of high-speed data tran

the CRC computing unit is not connected to SCI, operation is executed by writing data t

Figure 14.1 shows a block diagram of the SCI 0 to SCI 4. Figure 14.2 shows a block diagram the SCI 5 and SCI 6.

#### **Features** 14.1

registers.

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected The external clock can be selected as a transfer clock source (except for the smart ca
- interface). Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Four interrupt sources

The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and reerror. The transmit-data-empty and receive-data-full interrupt sources can activate the

- Module stop mode can be set

DMAC.



- 16-MHz operation: 115.192 kbps, 460.784 kbps, or 720 kbps can be selected 32-MHz operation: 720 kbps
- Average transfer rate generator (SCI\_5, SCI\_6)
- 8-MHz operation: 460.784 kbps can be selected
  - 10.667 MHz operation: 115.152 kbps or 460.606 kbps can be salest
  - 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected
  - 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected
  - 16-MHz operation: 115.196 kbps, 460.784 kbps, 720 kbps, or 921.569 kbps can be se 24-MHz operation: 115.132 kbps, 460.526 kbps, 720 kbps, or 921.053 kbps can be se 32-MHz operation: 720 kbps can be selected

### Clocked Synchronous Mode (SCI\_0, 1, 2, and 4):

- Data length: 8 bits
- Receive error detection: Overrun errors

### **Smart Card Interface:**

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported

|            |   | 460 784kbps  | 720 kl |
|------------|---|--------------|--------|
|            |   | 115.192 kbps | 460.78 |
|            |   |              | 115.19 |
| Pφ = 24 Hz | _ | _            | 921.05 |
|            |   |              | 720 kb |
|            |   |              | 460.52 |
|            |   |              | 115.13 |
| Pφ = 32 Hz | _ | 720 kbps     | 720 kb |
|            |   |              |        |

Pφ = 12 Hz

Pφ = 16 Hz

Rev.1.00 Sep. 08, 2005 Pag

REJ09

115.192 KDPS

720 kbps

115.13

460.5 230.20

921.50




Figure 14.1 Block Diagram of SCI\_0, 1, 2, and 4






Figure 14.2 Block Diagram of SCI\_5 and SCI\_6



|         | TxD1                            | Output | Channel 1 transmit data output                     |
|---------|---------------------------------|--------|--|
| 2       | SCK2                            | I/O    | Channel 2 clock input/output                       |
|         | RxD2                            | Input  | Channel 2 receive data input                       |
|         | TxD2                            | Output | Channel 2 transmit data output                     |
| 3       | SCK3                            | I/O    | Channel 3 clock input/output                       |
|         | RxD3                            | Input  | Channel 3 receive data input                       |
|         | TxD3                            | Output | Channel 3 transmit data output                     |
| 4       | SCK4                            | I/O    | Channel 4 clock input/output                       |
|         | RxD4                            | Input  | Channel 4 receive data input                       |
|         | TxD4                            | Output | Channel 4 transmit data output                     |
| 5       | RxD5/IrRxD                      | Input  | Channel 5 receive data input                       |
|         | TxD5/IrTxD                      | Output | Channel 5 transmit data output                     |
| 6       | RxD6                            | Input  | Channel 6 receive data input                       |
|         | TxD6                            | Output | Channel 6 transmit data output                     |
| Note: * | Pin names SCh<br>channel design |        | are used in the text for all channels, omitting th |

1/0

Input

SUNI

RxD1

Rev.1.00 Sep. 08, 2005 Page 548 of 966
REJ09B0219-0100



Channel 1 receive data input

- Receive data register\_0 (RDR\_0)
  - Transmit data register\_0 (TDR\_0)
    - Serial mode register\_0 (SMR\_0)
  - Serial control register\_0 (SCR\_0)
  - Serial status register\_0 (SSR\_0)
  - Smart card mode register\_0 (SCMR\_0)
    - Bit rate register\_0 (BRR\_0)

# **Channel 1:**

- Receive shift register\_1 (RSR\_1) Transmit shift register\_1 (TSR\_1)
- Receive data register\_1 (RDR\_1)
- Transmit data register\_1 (TDR\_1)
- Serial mode register\_1 (SMR\_1)
- Serial control register\_1 (SCR\_1) • Serial status register\_1 (SSR\_1)
- Smart card mode register\_1 (SCMR\_1)
  - Bit rate register\_1 (BRR\_1)

• Serial extended mode register\_2 (SEMR\_2)

#### Channel 4:

- Receive shift register 4 (RSR 4)
- Transmit shift register 4 (TSR 4)
- Receive data register 4 (RDR 4)
- Transmit data register\_4 (TDR\_4)
- Serial mode register\_4 (SMR\_4)
- Serial control register\_4 (SCR\_4)
- Serial status register 4 (SSR 4)
- Smart card mode register 4 (SCMR 4)
- Bit rate register\_4 (BRR\_4)

#### Channel 5:

- Receive shift register\_5 (RSR\_5)
- Transmit shift register\_5 (TSR\_5)
- Receive data register\_5 (RDR\_5)
- Transmit data register\_5 (TDR\_5)
- Serial mode register\_5 (SMR\_5)
- Serial control register\_5 (SCR\_5)
- Serial status register\_5 (SSR\_5)
- Smart card mode register\_5 (SCMR\_5)
- Bit rate register\_5 (BRR\_5)
- Serial extended mode register\_5 (SEMR\_5)
- IrDA control register\_5 (IrCR)

Rev.1.00 Sep. 08, 2005 Page 550 of 966

REJ09B0219-0100

RENESAS

- Serial extended filode register\_6 (SEMR\_6)
  - Bit rate register\_6 (BRR\_6)

# 14.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and countries into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

### 14.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of data, it transfers the received serial data from RSR to RDR where it is stored. This allow receive the next data. Since RSR and RDR function as a double buffer in this way, continued operations can be performed. After confirming that the RDRF bit in SSR is set t RDR only once. RDR cannot be written to by the CPU.

| Bit           | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
|---------------|---|---|---|---|---|---|---|--|
| Bit Name      |   |   |   |   |   |   |   |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| R/W           | R | R | R | R | R | R | R |  |



Rev.1.00 Sep. 08, 2005 Pag

REJ09

| Bit Name      |     |     |     |     |     |     |     |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|               |     |     |     |     |     |     |     |  |

#### 14.3.4 **Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the S automatically transfers transmit data from TDR to TSR, and then sends the data to the Tx TSR cannot be directly accessed by the CPU.

#### 14.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock Some bits in SMR have different functions in normal mode and smart card interface mod

When SMIF in SCMR = 0

| Bit           | 7   | 6   | 5   | 4   | 3    | 2   | 1    |  |
|---------------|-----|-----|-----|-----|------|-----|------|--|
| Bit Name      | C/A | CHR | PE  | O/E | STOP | MP  | CKS1 |  |
| Initial Value | 0   | 0   | 0   | 0   | 0    | 0   | 0    |  |
| R/W           | R/W | R/W | R/W | R/W | R/W  | R/W | R/W  |  |
|               |     |     |     |     |      |     |      |  |

When SMIF in SCMR = 1

| Bit           | 7   | 6   | 5   | 4   | 3    | 2    | 1    |  |
|---------------|-----|-----|-----|-----|------|------|------|--|
| Bit Name      | GM  | BLK | PE  | O/Ē | BCP1 | BCP0 | CKS1 |  |
| Initial Value | 0   | 0   | 0   | 0   | 0    | 0    | 0    |  |
| R/W           | R/W | R/W | R/W | R/W | R/W  | R/W  | R/W  |  |

Rev.1.00 Sep. 08, 2005 Page 552 of 966

RENESAS

|   |      |   |     | bits is used.   |
|---|------|---|-----|---|
| 5 | PE   | 0 | R/W | Parity Enable (valid only in asynchronous mode  |
|   |      |   |     | When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is confection. For a multiprocessor format, parity be and checking are not performed regardless of the setting. |
| 4 | O/E  | 0 | R/W | Parity Mode (valid only when the PE bit is 1 in asynchronous mode)  |
|   |      |   |     | 0: Selects even parity.   |
|   |      |   |     | 1: Selects odd parity.  |
| 3 | STOP | 0 | R/W | Stop Bit Length (valid only in asynchronous mo  |

R/W

enabled. The PE bit and O/E bit settings are in multiprocessor mode.

0

2

MP

RENESAS

0: 1 stop bit 1: 2 stop bits

transmit frame.

REJ09

Selects the stop bit length in transmission.

In reception, only the first stop bit is checked. If second stop bit is 0, it is treated as the start bit

Multiprocessor Mode (valid only in asynchronol When this bit is set to 1, the multiprocessor fun

the MSB (bit /) in TDR is not transmitted in

In clocked synchronous mode, a fixed data leng

transmission.

is the decimal display of the value of n in BRR (s section 14.3.9, Bit Rate Register (BRR)).

Description

baud rate, see section 14.3.9, Bit Hate Register

Note: \* Available in SCI\_0, 1, 2, and 4 only. Setting is prohibited in SCI\_5 and SCI\_6.

# Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

R/W

Initial

Value

**Bit Name** 

Bit

| 7 | GM  | 0 | R/W | GSM Mode   |
|---|-----|---|-----|--|
|   |     |   |     | Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is appended. For details, see sections 14.7.6, Data Transmission (Except in Block Transfer Mode) a 14.7.8, Clock Output Control. |
| 6 | BLK | 0 | R/W | Setting this bit to 1 allows block transfer mode of For details, see section 14.7.3, Block Transfer M  |
| 5 | PE  | 0 | R/W | Parity Enable (valid only in asynchronous mode)  |
|   |     |   |     | When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is characteristic. Set this bit to 1 in smart card interface  |
| 4 | O/E | 0 | R/W | Parity Mode (valid only when the PE bit is 1 in asynchronous mode)   |
|   |     |   |     | 0: Selects even parity   |



RENESAS

1: Selects odd parity

Transfer Mode).

For details on the usage of this bit in smart card mode, see section 14.7.2, Data Format (Except

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 554 of 966

| CKS1 | 0 | R/W | Clock Select 1, 0   |
|------|---|-----|---|
| CKS0 | 0 | R/W | These bits select the clock source for the baud generator.  |
|      |   |     | 00: Pφ clock (n = 0)  |
|      |   |     | 01: Pφ/4 clock (n = 1)  |
|      |   |     | 10: Pφ/16 clock (n = 2)   |
|      |   |     | 11: Pφ/64 clock (n = 3)   |
|      |   |     | For the relation between the settings of these be baud rate, see section 14.3.9, Bit Rate Registe is the decimal display of the value of n in BRR |

14.3.9, Bit Rate Register (BRR).

section 14.3.9, Bit Rate Register (BRR)).

Rev.1.00 Sep. 08, 2005 Pag

REJ09

etu (Elementary Time Unit): 1-bit transfer time Note:

1

0



| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
|---------------|-----|-----|-----|-----|-----|-----|-----|
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

# • When SMIF in SCMR = 1

| Bit           | 7   | 6   | 5   | 4   | 3    | 2    | 1    |  |
|---------------|-----|-----|-----|-----|------|------|------|--|
| Bit Name      | TIE | RIE | TE  | RE  | MPIE | TEIE | CKE1 |  |
| Initial Value | 0   | 0   | 0   | 0   | 0    | 0    | 0    |  |
| R/M           | B/M | B/W | B/M | B/M | B/M  | D/M  | RΛM  |  |

# Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SC

|     |          | Initial |     |  |
|-----|----------|---------|-----|--|
| Bit | Bit Name | Value   | R/W | Description  |
| 7   | TIE      | 0       | R/W | Transmit Interrupt Enable  |
|     |          |         |     | When this bit is set to 1, a TXI interrupt request i enabled.  |
|     |          |         |     | A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0. |
| 6   | RIE      | 0       | R/W | Receive Interrupt Enable   |
|     |          |         |     | When this bit is set to 1, RXI and ERI interrupt reare enabled.  |
|     |          |         |     | RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER                                   |



then clearing the flag to 0, or by clearing the RIE

|   |      |   |     | condition, serial reception is started by detectin<br>bit in asynchronous mode or the synchronous of<br>in clocked synchronous mode. Note that SMR s<br>set prior to setting the RE bit to 1 in order to de<br>the reception format.   |
|---|------|---|-----|--|
|   |      |   |     | Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affer the previous value is retained.   |
| 3 | MPIE | 0 | R/W | Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)  |
|   |      |   |     | When this bit is set to 1, receive data in which t multiprocessor bit is 0 is skipped, and setting of RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor bit is automatically cleared and normal receptio resumed. For details, see section 14.5, Multiprocessor communication Function. |
|   |      |   |     | When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performe receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically                                 |

When this bit is set to 1, reception is enabled. U

0, and RXI and ERI interrupt requests (in the ca the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

00: On-chip baud rate generator

The SCK pin functions as I/O port.

The SOR pill functions as 1/O port

01: On-chip baud rate generator

The clock with the same frequency as the bi output from the SCK pin.

1X: External clock

The clock with a frequency 16 times the bit r should be input from the SCK pin.

• Clocked synchronous mode

0X: Internal clock

The SCK pin functions as the clock output p

1X: External clock

External clock

The SCK pin functions as the clock input pin

| 1X: External clock or average transfer rate gen  |
|--|
| When an external clock is used, the clock verified frequency 16 times the bit rate should be in the SCK pin. |
| When an average transfer rate generator is   |
| <ul> <li>Clocked synchronous mode</li> </ul>   |
| 0X: Internal clock   |
| The SCK pin functions as the clock output  |
| 1X: External clock   |

The SCK pin functions as the clock input pi

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Clock Enable 1, 0 (for SCI\_5 and SCI\_6)

Clocked synchronous mode

Not available

| 0 | CKE0 | 0 | R/W | These bits select the clock source.             |
|---|------|---|-----|---|
|   |      |   |     | Asynchronous mode                               |
|   |      |   |     | 00: On-chip baud rate generator                 |
|   |      |   |     | 1X: TMR clock input or average transfer rate ge |
|   |      |   |     | When an average transfer rate generator is      |
|   |      |   |     | When TMR clock input is used.                   |

R/W

[Legend]

X: Don't care

CKE1

0

1



|   |    |   |     | When this bit is set to 1, RXI and ERI interrupt re are enabled.   |
|---|----|---|-----|--|
|   |    |   |     | RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE   |
| 5 | TE | 0 | R/W | Transmit Enable  |
|   |    |   |     | When this bit is set to 1, transmission is enabled this condition, serial transmission is started by w transmit data to TDR, and clearing the TDRE flato 0. Note that SMR should be set prior to setting bit to 1 in order to designate the transmission for                         |
|   |    |   |     | If transmission is halted by clearing this bit to 0, TDRE flag in SSR is fixed 1.  |
| 4 | RE | 0 | R/W | Receive Enable   |
|   |    |   |     | When this bit is set to 1, reception is enabled. Up condition, serial reception is started by detecting bit in asynchronous mode or the synchronous claim clocked synchronous mode. Note that SMR shall set prior to setting the RE bit to 1 in order to desit the reception format. |

Write 0 to this bit in smart card interface mode.

Rev.1.00 Sep. 08, 2005 Page 560 of 966

0

R/W

R/W

3

2

MPIE

TEIE

Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affect

Multiprocessor Interrupt Enable (valid only when

Write 0 to this bit in smart card interface mode.

bit in SMR is 1 in asynchronous mode)

the previous value is retained.

Transmit End Interrupt Enable



When GM in SMR = 1
00: Output fixed low
01: Clock output
10: Output fixed high

11: Clock output

Note: \* No SCK pins exist in SCI\_5 and SCI\_6.

# 14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer.' RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different fun normal mode and smart card interface mode.

#### • When SMIF in SCMR = 0

| Bit           | 7      | 6      | 5      | 4      | 3      | 2    | 1   |  |
|---------------|--------|--------|--------|--------|--------|------|-----|--|
| Bit Name      | TDRE   | RDRF   | ORER   | FRE    | PER    | TEND | MPB |  |
| Initial Value | 1      | 0      | 0      | 0      | 0      | 1    | 0   |  |
| R/W           | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R    | R   |  |

Note: \* Only 0 can be written, to clear the flag.



Rev.1.00 Sep. 08, 2005 Pag REJ09

|      |   |        | [Setting conditions]   |
|------|---|--------|--|
|      |   |        | • When the TE bit in SCR is 0  |
|      |   |        | When data is transferred from TDR to TSR   |
|      |   |        | [Clearing conditions]  |
|      |   |        | When 0 is written to TDRE after reading TDF  |
|      |   |        | <ul> <li>When a TXI interrupt request is issued allowing DMAC or DTC to write data to TDR</li> </ul>   |
| RDRF | 0 | R/(W)* | Receive Data Register Full   |
|      |   |        | Indicates whether receive data is stored in RDR.   |
|      |   |        | [Setting condition]  |
|      |   |        | <ul> <li>When serial reception ends normally and recision is transferred from RSR to RDR</li> </ul>  |
|      |   |        | [Clearing conditions]  |
|      |   |        | When 0 is written to RDRF after reading RDF  |
|      |   |        | <ul> <li>When an RXI interrupt request is issued allow<br/>DMAC or DTC to read data from RDR</li> </ul>  |
|      |   |        | The RDRF flag is not affected and retains its prevalue when the RE bit in SCR is cleared to 0.   |
|      |   |        | Note that when the next serial reception is comp<br>while the RDRF flag is being set to 1, an overrur<br>occurs and the received data is lost. |

Description

Transmit Data Register Empty

Indicates whether TDR contains transmit data.

RENESAS

Bit

7

6

**Bit Name** 

**TDRE** 

Value

1

R/W

R/(W)\*

|   |     |   |        | is set to 1, subsequent serial reception can<br>performed. Note that, in clocked synchronol<br>serial transmission also cannot continue. |
|---|-----|---|--------|--|
|   |     |   |        | [Clearing condition]   |
|   |     |   |        | When 0 is written to ORER after reading OF   |
|   |     |   |        | Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous v  |
| 4 | FER | 0 | R/(W)* | Framing Error  |
|   |     |   |        | Indicates that a framing error has occurred duri reception in asynchronous mode and the recep abnormally.                                |

[Setting condition]

- When the stop bit is 0
- In 2-stop-bit mode, only the first stop bit is o
- whether it is 1 but the second stop bit is not
- Note that receive data when the framing err
- is transferred to RDR, however, the RDRF set. In addition, when the FER flag is being

Even when the RE bit in SCR is cleared, the is not affected and retains its previous value

- the subsequent serial reception cannot be p In clocked synchronous mode, serial transn
- also cannot continue.
- [Clearing condition]
- When 0 is written to FER after reading FER

REJ09

|   |      |   |   | subsequent serial reception cannot be perfor<br>clocked synchronous mode, serial transmissi<br>cannot continue. |
|---|------|---|---|---|
|   |      |   |   | [Clearing condition]  |
|   |      |   |   | When 0 is written to PER after reading PER  |
|   |      |   |   | Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.                     |
| 2 | TEND | 1 | R | Transmit End  |
|   |      |   |   | [Setting conditions]  |
|   |      |   |   | When the TE bit in SCR is 0   |
|   |      |   |   | When TDRE = 1 at transmission of the last be  |

transmit character [Clearing conditions]

Multiprocessor Bit

is retained.

• When 0 is written to TDRE after reading TDF • When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR

Stores the multiprocessor bit value in the receive When the RE bit in SCR is cleared to 0 its previous

| 0     | MPBT     | 0        | R/W             | Multiprocessor Bit Transfer                                      |
|-------|----------|----------|-----------------|--|
|       |          |          |                 | Sets the multiprocessor bit value to be added to transmit frame. |
| Note: | * Only 0 | can be v | vritten, to cle | ar the flag.   |

R

0

RENESAS

Rev.1.00 Sep. 08, 2005 Page 564 of 966

**MPB** 

1

| 6 | RDRF | 0 | R/(W)* | Receive Data Register Full  |
|---|------|---|--------|---|
|   |      |   |        | Indicates whether receive data is stored in RDF   |
|   |      |   |        | [Setting condition]   |
|   |      |   |        | <ul> <li>When serial reception ends normally and re<br/>is transferred from RSR to RDR</li> </ul> |
|   |      |   |        | [Clearing conditions]   |
|   |      |   |        | When 0 is written to RDRF after reading RD  |
|   |      |   |        | When an RXI interrupt request is issued allow     DMAC or DTC to read data from RDR               |

 When 0 is written to TDRE after reading TD • When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR

The RDRF flag is not affected and retains its pr value even when the RE bit in SCR is cleared t

the received data is lost.

Rev.1.00 Sep. 08, 2005 Pag

|   |   |     |   |        | performed. Note that, in clocked synchronous serial transmission also cannot continue.                    |
|---|---|-----|---|--------|---|
|   |   |     |   |        | [Clearing condition]  |
|   |   |     |   |        | When 0 is written to ORER after reading OR  |
|   |   |     |   |        | Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous variables.      |
| • | 4 | ERS | 0 | R/(W)* | Error Signal Status   |
|   |   |     |   |        | [Setting condition]   |
|   |   |     |   |        | <ul> <li>When a low error signal is sampled</li> </ul>  |
|   |   |     |   |        | [Clearing condition]  |
|   |   |     |   |        | When 0 is written to ERS after reading ERS:   |
| • | 3 | PER | 0 | R/(W)* | Parity Error  |
|   |   |     |   |        | Indicates that a parity error has occurred during in asynchronous mode and the reception ends abnormally. |

is not affected and retains its previous value.

RENESAS

[Setting condition]

cannot continue. [Clearing condition]

 When a parity error is detected during recept Receive data when the parity error occurs is transferred to RDR, however, the RDRF flag set. Note that when the PER flag is being se subsequent serial reception cannot be perfor clocked synchronous mode, serial transmiss

• When 0 is written to PER after reading PER Even when the RE bit in SCR is cleared, the

Rev.1.00 Sep. 08, 2005 Page 566 of 966

| 4 | MDD | ^ | _ | Maritim and a second Dia   |
|---|-----|---|---|--|
|   |     |   |   | DMAC or DTC to write the next data to TDF                        |
|   |     |   |   | <ul> <li>When a TXI interrupt request is issued allow</li> </ul> |
|   |     |   |   | <ul> <li>When 0 is written to TEND after reading TE</li> </ul>   |
|   |     |   |   | [Clearing conditions]  |
|   |     |   |   | When $GM = 1$ and $BLK = 1$ , 1.0 etu after tra                  |
|   |     |   |   | When $GM = 1$ and $BLK = 0$ , 1.0 etu after tra                  |
|   |     |   |   | When $GM = 0$ and $BLK = 1$ , 1.5 etu after tra                  |
|   |     |   |   | start  |

When GM = 0 and BLK = 0, 2.5 etu after tra

|   |   |      |   |     | DMAC or DTC to write the next data to TDF |
|---|---|------|---|-----|---|
| • | 1 | MPB  | 0 | R   | Multiprocessor Bit                        |
|   |   |      |   |     | Not used in smart card interface mode.    |
| • | 0 | MPBT | 0 | R/W | Multiprocessor Bit Transfer               |

Write 0 to this bit in smart card interface mode.

Note: \* Only 0 can be written, to clear the flag.

Rev.1.00 Sep. 08, 2005 Pag

|       |                |           |            | •  |  |  |  |  |  |
|-------|----------------|-----------|------------|--|--|--|--|--|--|
| 3     | SDIR           | 0         | R/W        | Smart Card Data Transfer Direction   |  |  |  |  |  |
|       |                |           |            | Selects the serial/parallel conversion format.   |  |  |  |  |  |
|       |                |           |            | 0: Transfer with LSB-first   |  |  |  |  |  |
|       |                |           |            | 1: Transfer with MSB-first   |  |  |  |  |  |
|       |                |           |            | This bit is valid only when the 8-bit data format transmission/reception; when the 7-bit data formused, data is always transmitted/received with L           |  |  |  |  |  |
| 2     | SINV           | 0         | R/W        | Smart Card Data Invert   |  |  |  |  |  |
|       |                |           |            | Inverts the transmit/receive data logic level. This not affect the logic level of the parity bit. To inveparity bit, invert the $O/\overline{E}$ bit in SMR. |  |  |  |  |  |
|       |                |           |            | 0: TDR contents are transmitted as they are. Re  |  |  |  |  |  |
|       |                |           |            | data is stored as it is in RDR.  |  |  |  |  |  |
|       |                |           |            | 1: TDR contents are inverted before being trans  |  |  |  |  |  |
|       |                |           |            | Receive data is stored in inverted form in RD  |  |  |  |  |  |
| 1     | _              | 1         | _          | Reserved   |  |  |  |  |  |
|       |                |           |            | This bit is always read as 1.  |  |  |  |  |  |
| 0     | SMIF           | 0         | R/W        | Smart Card Interface Mode Select   |  |  |  |  |  |
|       |                |           |            | When this bit is set to 1, smart card interface moselected.  |  |  |  |  |  |
|       |                |           |            | 0: Normal asynchronous or clocked synchronou   |  |  |  |  |  |
|       |                |           |            | 1: Smart card interface mode   |  |  |  |  |  |
|       |                |           |            |  |  |  |  |  |  |
|       |                |           |            |  |  |  |  |  |  |
|       |                |           |            |  |  |  |  |  |  |
|       | .00 Sep. 08, 2 | .005 Page | 568 of 966 | RENESAS  |  |  |  |  |  |
| HEJUS | 9B0219-0100    |           |            | I/CINC3/13   |  |  |  |  |  |

R/W Description

Reserved

These bits are always read as 1.



BIT

7 to 4

Bit Name value

All 1

| Asynchronous       | 0        | $B = \frac{P\phi \times 10^6}{10^6} - 1$                         | Error (%) = $\{\frac{P\phi \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)}$   |
|--------------------|----------|--|--|
| mode               |          | $64 \times 2^{2n-1} \times B$                                    | $B \times 64 \times 2^{2n-1} \times (N+1)$   |
|                    | 1        | $B = \frac{P\phi \times 10^6}{10^6} = 1$                         | Error (%) – $\int_{-\infty}^{\infty} P\phi \times 10^6$                              |
|                    |          | $32 \times 2^{2n-1} \times B$                                    | Error (%) = $\{\frac{P\phi \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)}\}$ |
| Clocked synchron   | ous mode | $N = \frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$   |  |
|                    |          | $N = \frac{1}{8 \times 2^{2n-1} \times B} - 1$                   |  |
| Smart card interfa | ce mode  | $N = \frac{P\phi \times 10^{6}}{S \times 2^{2n+1} \times B} - 1$ | $P\phi \times 10^6$  |
|                    |          | $S \times 2^{2n+1} \times B$                                     | Error (%) = $\{\frac{P\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)}\}$  |
| [Legend]           |          |  |  |
| B: Bit rate (      | bit/s)   |  |  |

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

Pφ: Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following table.

| 5    | SMR Setting |   | ;       | SMR Setting |  |
|------|-------------|---|---------|-------------|--|
| CKS1 | CKS0        | n | BCP1    | BCP0        |  |
| 0    | 0           | 0 | 0       | 0           |  |
| 0    | 1           | 1 | 0       | 1           |  |
| 1    | 0           | 2 | 1       | 0           |  |
| 1    | 1           | 3 | <u></u> | 1           |  |

Table 14.4 shows sample N settings in BRR in normal asynchronous mode. Table 14.5 maximum bit rate settable for each operating frequency. Tables 14.7 and 14.9 show same settings in BRR in clocked synchronous mode and smart card interface mode, respective smart card interface mode, the number of base clock cycles S in a 1-bit data transfer tim selected. For details, see section 14.7.4, Receive Data Sampling Timing and Reception 1 Tables 14.6 and 14.8 show the maximum bit rates with external clock input.

| 150   | 2 | 103 | 0.16 | 2 | 127 | 0.00  | 2 | 129 | 0.16  | 2 | 155 |
|-------|---|-----|------|---|-----|-------|---|-----|-------|---|-----|
| 300   | 1 | 207 | 0.16 | 1 | 255 | 0.00  | 2 | 64  | 0.16  | 2 | 77  |
| 600   | 1 | 103 | 0.16 | 1 | 127 | 0.00  | 1 | 129 | 0.16  | 1 | 155 |
| 1200  | 0 | 207 | 0.16 | 0 | 255 | 0.00  | 1 | 64  | 0.16  | 1 | 77  |
| 2400  | 0 | 103 | 0.16 | 0 | 127 | 0.00  | 0 | 129 | 0.16  | 0 | 155 |
| 4800  | 0 | 51  | 0.16 | 0 | 63  | 0.00  | 0 | 64  | 0.16  | 0 | 77  |
| 9600  | 0 | 25  | 0.16 | 0 | 31  | 0.00  | 0 | 32  | -1.36 | 0 | 38  |
| 19200 | 0 | 12  | 0.16 | 0 | 15  | 0.00  | 0 | 15  | 1.73  | 0 | 19  |
| 31250 | 0 | 7   | 0.00 | 0 | 9   | -1.70 | 0 | 9   | 0.00  | 0 | 11  |
| 38400 |   | _   | _    | 0 | 7   | 0.00  | 0 | 7   | 1.73  | 0 | 9   |
|       |   |     |      |   |     |       |   |     |       |   |     |

Rev.1.00 Sep. 08, 2005 Page 570 of 966

| 31250   | (    | 0    | 11    |     | 2.40    | 0    | )  | 13     | 0.00   | )   | 0  | 14         | -1.70 | ) ( | 0  | 15    |
|---|------|------|-------|-----|---------|------|----|--------|--------|-----|----|------------|-------|-----|----|-------|
| 38400   | (    | 0    | 9     |     | 0.00    | _    |    | _      | _      |     | 0  | 11         | 0.00  | (   | 0  | 12    |
| Note:   | In S | CI_2 | 2, 5, | and | 6, this | is a | เท | exampl | e wher | the | ΑE | BCS bit in | SEMR_ | 2,  | 5, | and 6 |
| When the ABCS bit is set to 1, the bit rate is two times. |      |      |       |     |         |      |    |        |        |     |    |            |       |     |    |       |
|   |      |      |       |     |         |      |    |        |        |     |    |            |       |     |    |       |

0.16

-0.93

-0.93

0.00

0.00

0.00

0.00

0.00

0.00

Table 14.4 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode

Operating Frequency Ph (MHz)

|                     | Operating Frequency F (minz) |      |              |   |     |              |   |         |              |   |     |  |
|---------------------|------------------------------|------|--------------|---|-----|--------------|---|---------|--------------|---|-----|--|
|                     |                              | 17.2 | 032          |   | 18  | 3            |   | 19.6608 |              |   | 2   |  |
| Bit Rate<br>(bit/s) | n                            | N    | Error<br>(%) | n | N   | Error<br>(%) | n | N       | Error<br>(%) | n | N   |  |
| 110                 | 3                            | 75   | 0.48         | 3 | 79  | -0.12        | 3 | 86      | 0.31         | 3 | 88  |  |
| 150                 | 2                            | 223  | 0.00         | 2 | 233 | 0.16         | 2 | 255     | 0.00         | 3 | 64  |  |
| 300                 | 2                            | 111  | 0.00         | 2 | 116 | 0.16         | 2 | 127     | 0.00         | 2 | 129 |  |

| _ | 150  | 2 | 223 | 0.00 | 2 | 233 | 0.16  | 2 | 255 | 0.00 | 3 |  |
|---|------|---|-----|------|---|-----|-------|---|-----|------|---|--|
| _ | 300  | 2 | 111 | 0.00 | 2 | 116 | 0.16  | 2 | 127 | 0.00 | 2 |  |
|   | 600  | 1 | 223 | 0.00 | 1 | 233 | 0.16  | 1 | 255 | 0.00 | 2 |  |
| _ | 1200 | 1 | 111 | 0.00 | 1 | 116 | 0.16  | 1 | 127 | 0.00 | 1 |  |
| _ | 2400 | 0 | 223 | 0.00 | 0 | 233 | 0.16  | 0 | 255 | 0.00 | 1 |  |
| - | 4800 | 0 | 111 | 0.00 | 0 | 116 | 0.16  | 0 | 127 | 0.00 | 0 |  |
|   | 9600 | 0 | 55  | 0.00 | 0 | 58  | -0.69 | 0 | 63  | 0.00 | 0 |  |

0.00

1.20

0.00

1.02

0.00

-2.34



-1.700.00

0.00

Rev.1.00 Sep. 08, 2005 Pag

REJ09

| Pφ (MHz) | Bit Rate (bit/s) | n | N | Pφ (MHz) |
|----------|------------------|---|---|----------|
| 8        | 250000           | 0 | 0 | 17.2032  |
| 9.8304   | 307200           | 0 | 0 | 18       |
| 10       | 312500           | 0 | 0 | 19.6608  |
| 12       | 375000           | 0 | 0 | 20       |
| 12.288   | 384000           | 0 | 0 | 25       |
| 14       | 437500           | 0 | 0 | 30       |
| 14.7456  | 460800           | 0 | 0 | 33       |
| 16       | 500000           | 0 | 0 | 35       |



REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 572 of 966



Note: In SCI\_2, 5, and 6, this is an example when the ABCS bit in SEMR\_2, 5, and 6 is

-0.55

0.16

-0.35

-0.35

1.73

Table 14.5 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mod Maximum

**Bit Rate** 

(bit/s)

0.05

-0.07

0.39

-0.54

-0.54











Maximum

0.15

-0.47

-0.76

0.00

1.73

When the ABCS bit is set to 1, the bit rate is two times.

| 14.745 | 3.6864               | 230400             | 33            | 8.2500      | 5156 |
|--------|----------------------|--------------------|---------------|-------------|------|
| 16     | 4.0000               | 250000             | 35            | 8.7500      | 5468 |
| Note:  | In SCI_2, this is an | example when the A | ABCS bit in S | EMR_2 is 0. |      |

When the ABCS bit is set to 1, the bit rate is two times.

| 2.5M  0 0*  0 1 — 0  [Legend]  Space: Setting prohibited. —: Can be set, but there will be error.  Notes: 1. Continuous transmission or reception is not possible. 2. No clocked synchronous mode exists in SCI_5 and SCI_  Table 14.8 Maximum Bit Rate with External Clock Input (Clo | Pø (MHz)          | External Input<br>Clock (MHz) | Maximum Bit<br>Rate (bit/s) |        |       | MHz)  | Ex    | terna |
|--|-------------------|-------------------------------|-----------------------------|--------|-------|-------|-------|-------|
| 5M 0 0*1 — —  [Legend]  Space: Setting prohibited.  —: Can be set, but there will be error.  Notes: 1. Continuous transmission or reception is not possible.   | <b>Table 14.8</b> | Maximum Bit                   | Rate with Exte              | rnal   | Cloc  | k Inp | ut (C | Clock |
| 5M 0 0*1 — —  [Legend]  Space: Setting prohibited. —: Can be set, but there will be error.   |                   |                               | •                           |        |       | •     |       | CI_6. |
| 5M 0 0*1 — — — [Legend] Space: Setting prohibited.   | Notes: 1.         | Continuous transi             | mission or recep            | tion i | s not | possi | ble.  |       |
| 5M 0 0*1 — — — [Legend]  | —: Са             | n be set, but there           | will be error.              |        |       |       |       |       |
| 5M 0 0*1 — —   | Space: Set        | ting prohibited.              |                             |        |       |       |       |       |
|  | [Legend]          |                               |                             |        |       |       |       |       |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 5M                |                               |                             | 0      | 0*1   | _     | _     | _     |
| 0 0 1 0 1  | 2.5M              | 0                             | 0*1                         | 0      | 1     | _     | _     | 0     |

124 1

1333333.3

1666666.7

249 2

//

155 1

249 1

124 0

149 0

| 12 | 2.0000 | 2000000.0 |
|----|--------|-----------|
| 14 | 2.3333 | 2333333.3 |
| 16 | 2.6667 | 2666666.7 |

3.0000

Rev.1.00 Sep. 08, 2005 Page 574 of 966

1.3333

1.6667

ЭK

10k

25k

50k

100k

250k

500k

1M

Note

REJ09B0219-0100

| 2666666.7         | 35     |
|-------------------|--------|
| 3000000.0         |        |
| onalia mada aviet | in CCL |

RENESAS

3.3333

put (Clocked Synchronous N

Rate (bit 

Maximui

102 2

164 (

**External Input** Clock (MHz)

4.1667

5.0000

5.5000

5.8336

No clocked synchronous mode exists in SCI\_5 and SCI\_6.

|                         | Operating Frequency Pφ (MHz) |                          |                            |             |        |                      |              |           |                                     |         |          |
|-------------------------|------------------------------|--------------------------|----------------------------|-------------|--------|----------------------|--------------|-----------|-------------------------------------|---------|----------|
|                         |                              | 2                        | 5.00                       | 30.00 33.00 |        |                      |              | 3.00      | 35                                  |         |          |
| Bit Rate<br>(bit/sec)   | n                            | N                        | Error (%)                  | n           | N      | Error (%)            | n            | N         | Error<br>(%)                        | n       | N        |
| 9600                    | 0                            | 3                        | 12.49                      | 0           | 3      | 5.01                 | 0            | 4         | 7.59                                | 0       | 4        |
| <b>Table 14.1</b> (     |                              |                          |                            | for         | · Eacl | h Operating          | ; Freq       | lueno     | ey (Smart                           | Card    | l Inter  |
| Table 14.10<br>Ρφ (MHz) | Moo                          | de, S                    | S = 372)<br>m Bit          | e for       | · Eacl | h Operating<br>Pφ (N |              | Ma        | cy (Smart<br>ximum Bi<br>te (bit/s) |         |          |
|                         | Moo                          | de, S<br>timun<br>e (bit | S = 372)<br>m Bit          | e for       |        |                      | ЛHz)         | Ma        | ximum Bite (bit/s)                  | it      | l        |
| Pφ (MHz)                | Moo<br>Max<br>Rate           | de, S<br>kimun<br>e (bit | 5 = 372)<br>m Bit<br>/s) n | e for       | N      | Ρφ (Ν                | <b>/IHz)</b> | Ma<br>Rat | ximum Bite (bit/s)                  | it<br>n | <b>I</b> |

0

0

0

16.00

12.01

Error (%) n

0

Ν

0 1

14.2848

0.00

Error (%) n

0

0

0

Ν

1

n

0

**Bit Rate** 

(bit/sec)

9600

13.00

16.00

14.2848

17473

19200

21505

Rev.1.00 Sep. 08, 2005 Pag

40323

44355

47043

18.00

**Error** 

15.99

(%)

Ν

2

20

Ν

2

n

0

0

0

0

REJ09

30.00

33.00

35.00

| Bit    | Bit Name | Value     | R/W | Description  |
|--------|----------|-----------|-----|--|
| 7 to 4 | _        | Undefined | R   | Reserved   |
|        |          |           |     | These bits are always read as undefined and c modified.          |
| 3      | ABCS     | 0         | R/W | Asynchronous Mode Base clock Select (valid of asynchronous mode) |
|        |          |           |     | Selects the base clock for a 1-bit period.                       |
|        |          |           |     | 0: The base clock has a frequency 16 times the rate              |
|        |          |           |     | 1: The base clock has a frequency 8 times the rate               |
|        |          |           |     |  |

Initial

Rev.1.00 Sep. 08, 2005 Page 576 of 966

base clock with a frequency 16 times the rate) 010: 460.784 kbps of average transfer rate sp  $P\phi = 10.667$  MHz is selected (operated base clock with a frequency 8 times the rate)

- 011: 720 kbps of average transfer rate specif 32 MHz is selected (operated using the with a frequency 16 times the transfer ra
- 100: Setting prohibited
- 101: 115.192 kbps of average transfer rate sp
- $P\phi = 16$  MHz is selected (operated using clock with a frequency 16 times the trans 110: 460.784 kbps of average transfer rate sp

  - 111: 720 kbps of average transfer rate specif
    - $P\phi = 16$  MHz is selected (operated using clock with a frequency 16 times the trans 16 MHz is selected (operated using the

with a frequency 8 times the transfer rate The average transfer rate only supports opera frequencies of 10.667 MHz, 16 MHz, and 32

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| R/W    | R        | R                | R   | R/W                                       | R/W                                     | R/W                                      | R/W   |
|--------|----------|------------------|-----|---|---|--|---|
| Bit    | Bit Name | Initial<br>Value | R/W | Description                               | n                                       |  |   |
| 7 to 5 | _        | Undefined        | R   | Reserved                                  |   |  |   |
|        |          |                  |     | These bits modified.                      | are always                              | read as ur                               | ndefined and  |
| 4      | ABCS     | 0                | R/W | Asynchron asynchron                       |   | Base Clock                               | Select (valid   |
|        |          |                  |     | Selects the                               | base cloc                               | k for a 1-bit                            | period.   |
|        |          |                  |     | 0: The bas rate                           | e clock has                             | a frequen                                | cy 16 times th  |
|        |          |                  |     | 1: The bas rate                           | e clock has                             | a frequen                                | cy 8 times the  |
| 3      | ACS3     | 0                | R/W | Asynchron                                 | ous Mode (                              | Clock Sour                               | ce Select   |
| 2      | ACS2     | 0                | R/W | These bits                                | select the                              | clock sourc                              | e for the aver  |
| 1      | ACS1     | 0                | R/W |   |   | •  | chronous mod  |
| 0      | ACS0     | 0                | R/W | clock is au<br>bit value. T<br>8MHz, 10.6 | tomatically<br>he average<br>667MHz, 12 | specified re<br>transfer ra<br>2MHz, 16W | n is enabled, t<br>egardless of t<br>ate only corre<br>IHz, 24MHz, a<br>ble. Setting of |

ADUS

0

Undefined

Initial Value Undefined

Undefined

AUSS

0

AUSZ

0

ACS0 must be done in the asynchronous mod  $C/\overline{A}$  bit in SMR = 0) and the external clock inpu (the CKE bit I SCR = 1). The setting examples

(Each number in the four-digit number below corresponds to the value in the bits ACS3 to A

AUST

0

Rev.1.00 Sep. 08, 2005 Page 578 of 966 RENESAS REJ09B0219-0100

figures 14.3 and 14.4.

left to right respectively.)

average transfer rate specific to  $P\phi = 8M$ selected (operated using the base clock frequency 8 times the transfer rate) 0100: TMR clock input

This setting allows the TMR compare m output to be used as the base clock. The below shows the correspondence between SCI channels and the compare match o

| SCI Channel | TMR Unit | Compare N<br>Output |
|-------------|----------|---------------------|
| SCI_5       | Unit 2   | TMO4, TMO           |
| SCI_6       | Unit 3   | TMO6, TMO           |
|             |          |                     |

- 0101: 115.196 kbps of average transfer rate sp
- $P\phi = 16$  MHz is selected (operated using
- clock with a frequency 16 times the tran 0110: 460.784 kbps of average transfer rate sp  $P\phi = 16 \text{ MHz}$  is selected (operated using clock with a frequency 16 times the tran
- 0111: 720 kbps of average transfer rate specif 16 MHz is selected (operated using the with a frequency 8 times the transfer rat

- $P\phi$  = 24 or MHz or 460.526 kbps of averations transfer rate specific to  $P\phi$  = 12MHz is set (operated using the base clock with a free times the transfer rate)

  1100: 720 kbps of average transfer rate specific 32 MHz is selected (operated using the bound with a frequency 16 times the transfer rate
  - with a frequency 16 times the 1101: Reserved (setting prohibited) 111x: Reserved (setting prohibited)

1011: 921.053 kbps of average transfer rate spe

Rev.1.00 Sep. 08, 2005 Page 580 of 966

REJ09B0219-0100







Figure 14.3 Examples of Base Clock when Average Transfer Rate Is Selecte





Rev.1.00 Sep. 08, 2005 Page 582 of 966




Figure 14.3 Examples of Base Clock when Average Transfer Rate Is Selecte






Figure 14.4 Example of Average Transfer Rate Setting when TMR Clock Is In

|   |         |   |     | TxD5 and RxD5.   |
|---|---------|---|-----|--|
|   |         |   |     | 1: TxD5/IrTxD and RxD5/IrRxD pins are opera IrTxD and IrRxD.   |
| 6 | IrCK2   | 0 | R/W | IrDA Clock Select 2 to 0   |
| 5 | IrCK1   | 0 | R/W | Sets the pulse width of high state at encoding   |
| 4 | IrCK0   | 0 | R/W | output pulse when the IrDA function is enable  |
|   |         |   |     | 000: Pulse-width = $B \times 3/16$ (Bit rate $\times 3/16$ )   |
|   |         |   |     | 001: Pulse-width = Pφ/2  |
|   |         |   |     | 010: Pulse-width = $P\phi/4$   |
|   |         |   |     | 011: Pulse-width = Pφ/8  |
|   |         |   |     | 100: Pulse-width = $P\phi/16$  |
|   |         |   |     | 101: Pulse-width = Pφ/32   |
|   |         |   |     | 110: Pulse-width = $P\phi/64$  |
|   |         |   |     | 111: Pulse-width = $P\phi/128$   |
| 3 | IrTxINV | 0 | R/W | IrTx Data Invert   |
|   |         |   |     | This bit specifies the inversion of the logic lev output. When inversion is done, the pulse wid state specified by the bits 6 to 4 becomes the width in low state. |
|   |         |   |     | 0: Outputs the transmission data as it is as Ir  |
|   |         |   |     | <ol> <li>Outputs the inverted transmission data as I<br/>output</li> </ol>   |

BIT

7

Bit Name

IrE

value

0

K/VV

R/W

Description

IrDA Enable

Sets the SCI\_5 I/O to normal SCI or IrDA.

0: TxD5/IrTxD and RxD5/IrRxD pins operate a

n

(

## 14.4 Operation in Asynchronous Mode

Figure 14.5 shows the general format for asynchronous serial communication. One frame of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark s (high level). The SCI monitors the communication line, and when it goes to the space sta level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitt receiver are independent units, enabling full-duplex communication. Both the transmitter receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.




Figure 14.5 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev.1.00 Sep. 08, 2005 Page 586 of 966

REJ09B0219-0100



| 0     | 1               | 0 | 0 | S | 8-bit da   |
|-------|-----------------|---|---|---|------------|
| 0     | 1               | 0 | 1 | s | 8-bit da   |
| 1     | 0               | 0 | 0 | s | 7-bit data |
| 1     | 0               | 0 | 1 | s | 7-bit data |
| 1     | 1               | 0 | 0 | s | 7-bit data |
| 1     | 1               | 0 | 1 | s | 7-bit data |
| 0     | _               | 1 | 0 | S | 8-bit da   |
| 0     | -               | 1 | 1 | S | 8-bit da   |
| 1     | _               | 1 | 0 | s | 7-bit data |
| 1     | -               | 1 | 1 | S | 7-bit data |
| egend | l]<br>Start bit |   | 1 |   |            |

[Le S: Start bit

0

0

0

0

0

0

0

1

s

S

STOP: Stop bit P: Parity bit

MPB: Multiprocessor bit

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

STOP

STOPST

Р ST

STOP

STOP STOP

STOP

STOPST

MPB ST

MPB ST

REJ09

MPB STOP

MPB STOP ST

ST

8-bit data

8-bit data

8-bit data

8-bit data

8-bit data

8-bit data

N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100$$
 [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 14.6 Receive Data Sampling Timing in Asynchronous Mode

Note: \* This is an example when the ABCS bit in SEMR\_2, 5, and 6 is 0. When the A is 1, a frequency of 8 times the bit rate is used as a base clock and receive data sampled at the rising edge of the 4th pulse of the base clock.

Rev.1.00 Sep. 08, 2005 Page 588 of 966 REJ09B0219-0100

RENESAS

When the SCI is operated on an internal clock, the clock can be output from the SCK pi frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.7.




Figure 14.7 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)




Figure 14.8 Sample SCI Initialization Flowchart

- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity be multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the sto
- sent, and then serial transmission of the next frame is started.6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a
- interrupt request is generated.

Figure 14.10 shows a sample flowchart for transmission in asynchronous mode.




Figure 14.9 Example of Operation for Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 14.10 Example of Serial Transmission Flowchart

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transfer

request is generated.

- RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is general
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI inter-
  - 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception can enabled.




Figure 14.11 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

| 0     | 0    | 1   | 0 | Transferred to RDR | Framing error                        |  |  |
|-------|------|---|---|--------------------|--------------------------------------|--|--|
| 0     | 0    | 0   | 1 | Transferred to RDR | Parity error                         |  |  |
| 1     | 1    | 1   | 0 | Lost               | Overrun error + framing              |  |  |
| 1     | 1    | 0   | 1 | Lost               | Overrun error + parity e             |  |  |
| 0     | 0    | 1   | 1 | Transferred to RDR | Framing error + parity e             |  |  |
| 1     | 1    | 1   | 1 | Lost               | Overrun error + framing parity error |  |  |
| Note: | * Th | The RDRF flag retains the state it had before data reception. |   |                    |                                      |  |  |

Rev.1.00 Sep. 08, 2005 Page 594 of 966 REJ09B0219-0100






Figure 14.12 Sample Serial Reception Flowchart (1)




Figure 14.12 Sample Serial Reception Flowchart (2)

14.13 shows an example of inter-processor communication using the multiprocessor for transmitting station first sends data which includes the ID code of the receiving station a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor b to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own station whose ID matches then receives the data sent next. Stations whose ID does not n continue to skip data until data with a 1 multiprocessor bit is again received. The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is se

transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bi received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If t in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

[Legend]

MPB: Multiprocessor bit

Figure 14.13 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev.1.00 Sep. 08, 2005 Page 598 of 966 REJ09B0219-0100

RENESAS




Figure 14.14 Sample Multiprocessor Serial Transmission Flowchart






Figure 14.15 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev.1.00 Sep. 08, 2005 Page 600 of 966 REJ09B0219-0100

RENESAS




Figure 14.16 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.16 Sample Multiprocessor Serial Reception Flowchart (2)

transmission or the previous receive data can be read during reception, enabling continu transfer.




Figure 14.17 Data Format in Clocked Synchronous Communication (LSB-F

#### 14.6.1 Clock

synchronization clock input at the SCK pin can be selected, according to the setting of the and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronizat is output from the SCK pin. Eight synchronization clock pulses are output in the transfe character, and when no transfer is performed the clock is fixed high. Note that in the case reception only, the synchronization clock is output until an overrun error occurs or until is cleared to 0. (Setting is prohibited in SCI\_5 and SCI\_6.)

Either an internal clock generated by the on-chip baud rate generator or an external



Rev.1.00 Sep. 08, 2005 Pag




Figure 14.18 Sample SCI Initialization Flowchart

- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock o mode has been specified and synchronized with the input clock when use of an exter has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.

serial transmission of the next frame is started.

- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to To
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retain output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interre is generated. The SCK pin is fixed high.

Figure 14.20 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) Make sure to clear the receive error flags to 0 before starting transmission. Note that cle RE bit to 0 does not clear the receive error flags.

Rev.1.00 Sep. 08, 2005 Pag

1 frame

Figure 14.19 Example of Operation for Transmission in Clocked Synchronous




Figure 14.20 Sample Serial Transmission Flowchart

Rev.1.00 Sep. 08, 2005 Page 606 of 966



3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i

transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 14.21 Example of Operation for Reception in Clocked Synchronous M

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.22 shows a sample for serial data reception.




Figure 14.22 Sample Serial Reception Flowchart

Simultaneous Serial Data Transmission and Reception (Clocked Synchron

# Mode) (SCI\_0, 1, 2, and 4 only)

Figure 14.23 shows a sample flowchart for simultaneous serial transmit and receive opera. After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit receive mode, after checking that the SCI has finished transmission and the TDRE and T flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to a single instruction. To switch from receive mode to simultaneous transmit and receive mafter checking that the SCI has finished reception, clear the RE bit to 0. Then after checking the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneous both the TE and RE bits to 1 with a single instruction.

Rev.1.00 Sep. 08, 2005 Page 608 of 966 REJ09B0219-0100

14.6.5






Figure 14.23 Sample Flowchart of Simultaneous Serial Transmission and Rec

ORER flag in SSR, and after

the ORER flag is set to 1.

Read SSR and check that the RDRF flag is set to 1, then read th

identified by an RXI interrupt.

continuation procedure: To continue serial transmission/

receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be

reception, before the MSB (bit 7) of

the current frame is received, finis reading the RDRF flag, reading RDR, and clearing the RDRF flag

0. Also, before the MSB (bit 7) of

the current frame is transmitted, read 1 from the TDRE flag to

confirm that writing is possible. Then write data to TDR and clear

However, the TDRE flag is checked and cleared automatically when th DMAC or DTC is initiated by a

transmit data empty interrupt (TXI) request and writes data to TDR.

Similarly, the RDRF flag is cleared automatically when the DMAC or

DTC is initiated by a receive data

full interrupt (RXI) and reads data

the TDRE flag to 0.

from RDR.

read:

performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed and TE bits to 1 with the smart card not connected enables closed transmission/reception self diagnosis. To supply the smart card with the clock pulses generated by the SCI, input pin output to the CLK pin of the smart card. A reset signal can be supplied via the output this LSI. (In SCI\_5 and SCI-6, the clock generated in SCI cannot be provided to smart card.




Figure 14.24 Pin Connection for Smart Card Interface



after at least 2 etu.




Figure 14.25 Data Formats in Normal Smart Card Interface Mode

For communication with the smart cards of the direct convention and inverse convention follow the procedure below.




Figure 14.26 Direct Convention (SDIR = SINV =  $O/\overline{E} = 0$ )



Rev.1.00 Sep. 08, 2005 Pag

and data is transferred with MSB-first as the start character, as shown in figure 14.27. Th data in the start character in the figure is H'3F. When using the inverse convention type, which the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even part which is prescribed by the smart card standard, and corresponds to state Z. Since the SNI this LSI only inverts data bits D7 to D0, write 1 to the  $O/\overline{E}$  bit in SMR to invert the parity both transmission and reception.

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respec

# 14.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following

- Even if a parity error is detected during reception, no error signal is output. Since the in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag is set 11 after transmission start.
  - Although the ERS flag in block transfer mode displays the error signal status as in no smart card interface mode, the flag is always read as 0 because no error signal is trans

$$\label{eq:marginal} \begin{array}{ll} M = & \mid \; (0.5 - \frac{1}{2N}) - (L - 0.5) \; F - \frac{\mid D - 0.5 \mid}{N} \; (1 + F \;) \; \mid \times \; 100\% \\ \text{[Legend]} \\ M: \; \text{Reception margin (\%)} \\ N: \; \text{Ratio of bit rate to clock (N = 32, 64, 372, 256)} \\ D: \; \text{Duty cycle of clock (D = 0 to 1.0)} \\ L: \; \text{Frame length (L = 10)} \end{array}$$

Assuming values of F=0, D=0.5, and N=372 in the above formula, the reception made determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$

F: Absolute value of clock frequency deviation




Figure 14.28 Receive Data Sampling Timing in Smart Card Interface Mo (When Clock Frequency is 372 Times the Bit Rate)



Rev.1.00 Sep. 08, 2005 Pag

- 5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponding the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI placing the pins into high impedance state.
  - 6. Set the value corresponding to the bit rate in BRR. 7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPI

completion can be verified by reading the TEND flag.

TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-b

interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self d To switch from reception to transmission, first verify that reception has completed, then i the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Re completion can be verified by reading the RDRF, PER, or ORER flag. To switch from

transmission to reception, first verify that transmission has completed, then initialize the

the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 614 of 966

- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to
  - 4. In this case, one frame of data is determined to have been transmitted including re-tr
    - the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 14.31 shows a sample flowchart for transmission. All the processing steps are

automatically performed using a TXI interrupt request to activate the DTC or DMAC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus gener TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is speci source of DTC or DMAC activation beforehand. The TDRE and TEND flags are autom cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the SCI automatic transmits the same data. During re-transmission, TEND remains as 0, thus not activating or DMAC. Therefore, the SCI and DTC or DMAC automatically transmit the specified

enable an ERI interrupt request to be generated at error occurrence. When transmitting/receiving data using the DTC or DMAC, be sure to set and enable th

bytes, including re-transmission in the case of error occurrence. However, the ERS flag automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to

DMAC prior to making SCI settings. For DTC or DMAC settings, see section 8, Data T

Controller (DTC) and section 7, DMA Controller (DMAC).

Rev.1.00 Sep. 08, 2005 Pag

#### Figure 14.29 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SN Figure 14.30 shows the TEND flag set timing.




Figure 14.30 TEND Flag Set Timing during Transmission

RENESAS

Rev.1.00 Sep. 08, 2005 Page 616 of 966 REJ09B0219-0100




Figure 14.31 Sample Transmission Flowchart

4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 14.33 shows a sample flowchart for reception. All the processing steps are automated performed using an RXI interrupt request to activate the DTC or DMAC. In reception, see RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activate the DTC or DMAC by an RXI request thus allowing transfer of receive data if the interrupt request is specified as a source of DTC or DMAC activation beforehand. The R is automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs during request is generated and the error flag must be cleared. If an error occurs, the DTC or DMC or DMC is a part of the DTC or DMC.

not activated and receive data is skipped, therefore, the number of bytes of receive data spin the DTC or DMAC is transferred. Even if a parity error occurs and the PER bit is set to reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 14.4, Operation in Asynchrono




Figure 14.32 Data Re-Transfer Operation in SCI Reception Mode




Figure 14.33 Sample Reception Flowchart

# 14.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in S to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 14.34 shows an example of clock output fixing timing when the CKE0 bit is conwith GM = 1 and CKE1 = 0.




Figure 14.34 Clock Output Fixing Timing



Rev.1.00 Sep. 08, 2005 Pag

Set the CREO bit in SCR to 1 to start clock output.

- At mode switching
  - At transition from smart card interface mode to software standby mode
    - 1. Set the data register (DR) and data direction register (DDR) corresponding to
      - 4 only)
    - 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultar set the CKE1 bit to the value for the output fixed state in software standby mo

pin to the values for the output fixed state in software standby mode. (SCI\_0,

- 3. Write 0 to the CKE0 bit in SCR to stop the clock.
- Wait for one cycle of the serial clock. In the mean time, the clock output is fix specified level with the duty cycle retained.
- 5. Make the transition to software standby mode.
- At transition from smart card interface mode to software standby mode
  - 1. Clear software standby mode.
  - Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.




Figure 14.35 Clock Stop and Restart Procedure

rate, the transfer rate must be modified through programming.

Figure 14.36 is the IrDA block diagram.




Figure 14.36 IrDA Block Diagram

range greater than 1.41  $\mu$ s.

For serial data of level 1, no pulses are output.




Figure 14.37 IrDA Transmission and Reception

# (2) Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when is detected during one bit period. Note that a pulse shorter than the minimum pulse width  $\mu$ s is also regarded as a 0 signal.

Rev.1.00 Sep. 08, 2005 Page 622 of 966



| 12.288  | 101 | 101 | 101 | 101 |
|---------|-----|-----|-----|-----|
| 14      | 101 | 101 | 101 | 101 |
| 14.7456 | 101 | 101 | 101 | 101 |
| 16      | 101 | 101 | 101 | 101 |
| 17.2032 | 101 | 101 | 101 | 101 |
| 18      | 101 | 101 | 101 | 101 |
| 19.6608 | 101 | 101 | 101 | 101 |
| 20      | 101 | 101 | 101 | 101 |
| 25      | 110 | 110 | 110 | 110 |
| 30      | 110 | 110 | 110 | 110 |
| 33      | 110 | 110 | 110 | 110 |
| 35      | 110 | 110 | 110 | 110 |

Rev.1.00 Sep. 08, 2005 Pag

REJ09

7.3728

9.8304

by the DTC or DMAC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt activate the DTC or DMAC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DTC or DMAC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneously the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processing later.

Note that the priority order for interrupts is different between the group of SCI\_0, 1, 2, at the group of SCI\_5 and SCI\_6.

Table 14.14 SCI Interrupt Sources (SCI $\_0$ , 1, 2, and 4)

| Name | Interrupt Source    | Interrupt Flag    | DTC Activation | DMAC Activation |
|------|---------------------|-------------------|----------------|-----------------|
| ERI  | Receive error       | ORER, FER, or PER | Not possible   | Not possible    |
| RXI  | Receive data full   | RDRF              | Possible       | Possible        |
| TXI  | Transmit data empty | TDRE              | Possible       | Possible        |
| TEI  | Transmit end        | TEND              | Not possible   | Not possible    |

Table 14.16 shows the interrupt sources in smart card interface mode. A transmit end (T interrupt request cannot be used in this mode.

Note that the priority order for interrupts is different between the group of SCI\_0, 1, 2, a the group of SCI\_5 and SCI\_6.

Table 14.16 SCI Interrupt Sources (SCI\_0, 1, 2, and 4)

| Name | Interrupt Source                        | Interrupt Flag    | DTC Activation | DMAC Activation |
|------|---|-------------------|----------------|-----------------|
| ERI  | Receive error or error signal detection | ORER, PER, or ERS | Not possible   | Not possible    |
| RXI  | Receive data full                       | RDRF              | Possible       | Possible        |
| TXI  | Transmit data empty                     | TEND              | Possible       | Possible        |

# Table 14.17 SCI Interrupt Sources (SCI\_5 and SCI\_6)

| Name | Interrupt Source                        | Interrupt Flag    | DTC Activation | DMAC Activation |
|------|---|-------------------|----------------|-----------------|
| RXI  | Receive data full                       | RDRF              | Not possible   | Possible        |
| TXI  | Transmit data empty                     | TDRE              | Not possible   | Possible        |
| ERI  | Receive error or error signal detection | ORER, PER, or ERS | Not possible   | Not possible    |

Rev.1.00 Sep. 08, 2005 Pag

error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable the DMAC prior to making SCI settings. For DTC or DMAC settings, see section 8, Data Transcription (DTC) and section 7, DMA Controller (DMAC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1 activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t request is specified as a source of DTC or DMAC activation beforehand. The RDRF flag automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the flag is not set but the error flag is set. Therefore, the DTC or DMAC is not activated and interrupt request is issued to the CPU instead; the error flag must be cleared.

Rev.1.00 Sep. 08, 2005 Page 626 of 966



When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is so PER flag may also be set. Note that, since the SCI continues the receive operation even receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

## 14.10.3 Mark State and Break Detection

level are determined by DR and DDR. This can be used to set the TxD pin to mark state level) or send a break during serial data transmission. To maintain the communication li state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is c at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To ser during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0 TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission TxD pin becomes an I/O port, and 0 is output from the TxD pin.

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output

# 14.10.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE cleared to 0.



#### 14.10.0 Restrictions on Using DTC of DMAC

- When the external clock source is used as a synchronization clock, update TDR by th
  or DTC and wait for at least five Pφ clock cycles before allowing the transmit clock to
  input. If the transmit clock is input within four clock cycles after TDR modification, t
  may malfunction (see figure 14.38).
- When using the DMAC or DTC to read RDR, be sure to set the receive end interrupt the DTC or DMAC activation source.




Figure 14.38 Sample Transmission using DTC in Clocked Synchronous Mo

• The DTC is not activated by the RXI or TXI request by SCI\_5 or SCI6.

Rev.1.00 Sep. 08, 2005 Page 628 of 966

REJ09B0219-0100

RENESAS

For using the IrDA function, set the IrE bit in addition to setting the TE bit.

Figure 14.39 shows a sample flowchart for mode transition during transmission. Figures 14.41 show the port pin states during mode transition.

Before making the transition from the transmission mode using DTC transfer to module or software standby mode, stop all transmit operations (TE = TIE = TEIE = 0). Setting t TIE bits to 1 after mode cancellation sets the TXI flag to start transmission using the D7

**Reception:** Before making the transition to module stop mode or software standby mod receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition is made during reception, the data being received will be invalid.

To receive data in the same reception mode after mode cancellation, set the RE bit to 1, start reception. To receive data in a different reception mode, initialize the SCI first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 14.42 shows a sample flowchart for mode transition during reception.



Rev.1.00 Sep. 08, 2005 Pag




Figure 14.39 Sample Flowchart for Mode Transition during Transmission




Figure 14.40 Port Pin States during Mode Transition (Internal Clock, Asynchronous Transmission)

Rev.1.00 Sep. 08, 2005 Page 630 of 966



Figure 14.41 Port Pin States during Mode Transition (Internal Clock, Clocked Synchronous Transmission) (Setting is Prohibited in SCI\_5 and SCI\_6)




Figure 14.42 Sample Flowchart for Mode Transition during Reception



Rev.1.00 Sep. 08, 2005 Pag

- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 14.43 shows a block diagram of the CRC operation circuit.




Figure 14.43 Block Diagram of CRC Operation Circuit



generating polynomial.

| Bit         | 7        | 6                | 5   | 4             | 3            | 2           | 1           |     |
|-------------|----------|------------------|-----|---------------|--------------|-------------|-------------|-----|
| Bit Name    | DORCLR   | _                | _   | _             | _            | LMS         | G1          |     |
| Initial Val | ue 0     | 0                | 0   | 0             | 0            | 0           | 0           |     |
| R/W         | W        | R                | R   | R             | R            | R/W         | R/W         |     |
| Bit         | Bit Name | Initial<br>Value | R/W | Descriptio    | n            |             |             |     |
| 7           | DORCLR   | 0                | W   | CRCDOR        | Clear        |             |             |     |
|             |          |                  |     | Setting this  | bit to 1 cle | ears CRCD   | OR to H'0   | 000 |
| 6 to 3      | _        | All 0            | R   | Reserved      |              |             |             |     |
|             |          |                  |     | The initial v | /alue shoul  | d not be ch | anged.      |     |
| 2           | LMS      | 0                | R/W | CRC Opera     | ation Switc  | h           |             |     |
|             |          |                  |     | Selects CF    | RC code ge   | neration fo | r LSB-first | or  |

communication.

parts.

parts.

0: Performs CRC operation for LSB-first communication. The lower byte (bits 7 to 0 transmitted when CRCDOR contents (CRC are divided into two bytes to be transmitted)

1: Performs CRC operation for MSB-first communication. The upper byte (bits 15 to transmitted when CRCDOR contents (CRC are divided into two bytes to be transmitted

RENESAS

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are The result is obtained in CRCDOR.

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |


### (3) CRC Data Output Register (CRCDOR)

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the C operation result is additionally written to the bytes to which CRC operation is to be perfo CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and C CRCCR (G1 and G0 bits) are set to 0 and 1, respectively, the lower byte of this register of the result.

| Bit           | 7        | 6        | 5        | 4        | 3        | 2        | 1        |        |
|---------------|----------|----------|----------|----------|----------|----------|----------|--------|
| Bit Name      |          |          |          |          |          |          |          |        |
| Initial Value | 0        | 0        | 0        | 0        | 0        | 0        | 0        |        |
| R/W           | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      |        |
| Bit           | 7        | 6        | 5        | 4        | 3        | 2        | 1        |        |
| Bit Name      |          |          |          |          |          |          |          | $\top$ |
|               |          |          |          |          |          |          |          |        |
| Initial Value | 0        | 0        | 0        | 0        | 0        | 0        | 0        |        |
| L             | 0<br>R/W |        |

Rev.1.00 Sep. 08, 2005 Page 634 of 966








Figure 14.45 MSB-First Data Transmission



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 14.46 LSB-First Data Reception




Figure 14.47 MSB-First Data Reception




Figure 14.48 LSB-First and MSB-First Transmit Data

REJ09B0219-0100



- Transfer speed: Supports full-speed (12 Mbps)
- Endpoint configuration:

| Endpoint   |              |               | Maximum     | FIFO Buffer     |          |
|------------|--------------|---------------|-------------|-----------------|----------|
| Name       | Abbreviation | Transfer Type | Packet Size | Capacity (Byte) | DMA Tı   |
| Endpoint 0 | EP0s         | Setup         | 8           | 8               |          |
|            | EP0i         | Control-in    | 8           | 8               | _        |
|            | EP0o         | Control-out   | 8           | 8               | _        |
| Endpoint 1 | EP1          | Bulk-out      | 64          | 128             | Possible |
| Endpoint 2 | EP2          | Bulk-in       | 64          | 128             | Possible |
| Endpoint 3 | EP3          | Interrupt-in  | 8           | 8               | _        |

- Interrupt requests: Generates various interrupt signals necessary for USB transmission/reception
- Power mode: Self power mode or bus power mode can be selected by the power mode (PWMD) in the control register (CTLR).

REJ09



Figure 15.1 Block Diagram of USB

# 15.2 Input/Output Pins

Table 15.1 shows the USB pin configuration.

**Table 15.1 Pin Configuration** 

| Pin Name | I/O   | Function                                     |
|----------|-------|--|
| VBUS     | Input | USB cable connection monitor pin             |
| USD+     | I/O   | USB data I/O pin                             |
| USD-     | I/O   | USB data I/O pin                             |
| DrVcc    | Input | Power supply pin for USB on-chip transceiver |
| DrVss    | Input | Ground pin for USB on-chip transceiver       |

- Interrupt select register 2 (ISR2)
  - Interrupt enable register 0 (IER0)
    - Interrupt enable register 1 (IER1)
  - Interrupt enable register 2 (IER2)
  - EP0i data register (EPDR0i)
  - EP0o data register (EPDR0o)
  - EP0s data register (EPDR0s)
  - EP1 data register (EPDR1)
  - EP2 data register (EPDR2)
  - EP3 data register (EPDR3)
  - EP0o receive data size register (EPSZ0o)
  - EP1 receive data size register (EPSZ1)
  - Trigger register (TRG)
  - Data status register (DASTS)
  - FIFO clear register (FCLR)
  - DMA transfer setting register (DMA)
  - Endpoint stall register (EPSTL)
  - Configuration value register (CVR)
  - Control register (CTLR)
  - Endpoint information register (EPIR)
  - Transceiver test register 0 (TRNTREG0)
  - Transceiver test register 1 (TRNTREG1)

REJ09

| Bit | Bit Name | Initial<br>Value | R/W | Description  |
|-----|----------|------------------|-----|--|
| 7   | BRST     | 0                | R/W | Bus Reset  |
|     |          |                  |     | This bit is set to 1 when a bus reset signal is det the USB bus.   |
| 6   | EP1FULL  | 0                | R   | EP1 FIFO Full  |
|     |          |                  |     | This bit is set when endpoint 1 receives one pad<br>data successfully from the host, and holds a val<br>as long as there is valid data in the FIFO buffer.   |
|     |          |                  |     | This is a status bit, and cannot be cleared.   |
| 5   | EP2TR    | 0                | R/W | EP2 Transfer Request   |
|     |          |                  |     | This bit is set if there is no valid transmit data in buffer when an IN token for endpoint 2 is receive the host. A NACK handshake is returned to the data is written to the FIFO buffer and packet transmission is enabled. |
| 4   | EP2EMPTY | 1                | R   | EP2 FIFO Empty   |
|     |          |                  |     | This bit is set when at least one of the dual endoughtransmit FIFO buffers is ready for transmit data written.   |
|     |          |                  |     | This is a status bit, and cannot be cleared.   |

RENESAS

R/W

SETUPTS

Rev.1.00 Sep. 08, 2005 Page 642 of 966

0

3

Initial Value

R/W

R

R/W

R

R/W

Setup Command Receive Complete

This bit is set to 1 when endpoint 0 receives suc a setup command requiring decoding on the app side, and returns an ACK handshake to the hos

R/W

R/W

|   |        |   |     | packet transmission is enabled.                 |
|---|--------|---|-----|---|
| 0 | EP0iTS | 0 | R/W | EP0i Transmit Complete                          |
|   |        |   |     | This bit is set when data is transmitted to the |

#### 15.3.2 **Interrupt Flag Register 1 (IFR1)**

IFR1, together with interrupt flag registers 0 and 2 (IFR0 and IFR2), indicates interrupt information required by the application. When an interrupt source is generated, the corre bit is set to 1. And then this bit, in combination with interrupt enable register 1 (IER1), an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the oth

| Bit           | 7 | 6 | 5 | 4 | 3       | 2      | 1      |
|---------------|---|---|---|---|---------|--------|--------|
| Bit Name      | _ | _ | _ | _ | VBUS MN | EP3 TR | EP3 TS |
| Initial Value | 0 | 0 | 0 | 0 | 0       | 0      | 0      |
| R/W           | R | R | R | R | R       | R/W    | R/W    |

| miliai vai | uc o     | U                | U   | O                   | U   | U   | U   |  |  |  |
|------------|----------|------------------|-----|---------------------|---|-----|-----|--|--|--|
| R/W        | R        | R                | R   | R                   | R   | R/W | R/W |  |  |  |
| Bit        | Bit Name | Initial<br>Value | R/W | Description         | 1   |     |     |  |  |  |
| 7          | _        | 0                | R   | Reserved            |   |     |     |  |  |  |
| 6          | _        | 0                | R   | These bits a        | These bits are always read as 0. The writ |     |     |  |  |  |
| 5          | _        | 0                | R   | should always be 0. |   |     |     |  |  |  |
| 4          | _        | 0                | R   |                     |   |     |     |  |  |  |
|            |          |                  |     |                     |   |     |     |  |  |  |

REJ09

endpoint 0 and an ACK handshake is returne

| 1 | EP3 TS | 0 | R/W | EP3 Transmit Complete  |
|---|--------|---|-----|--|
|   |        |   |     | This bit is set when data is transmitted to the hendpoint 3 and an ACK handshake is returned   |
| 0 | VBUSF  | 0 | R/W | USB Disconnection Detection  |
|   |        |   |     | When the function is connected to the USB bu disconnected from it, this bit is set to 1. The VE of this module is used for detecting connection disconnection. |
|   | _      |   | _   |  |

packet transmission is enabled.

# 15.3.3 Interrupt Flag Register 2 (IFR2)

IFR2, together with interrupt flag registers 0 and 1 (IFR0 and IFR1), indicates interrupt s information required by the application. When an interrupt source is generated, the corresponding is set to 1. And then this bit, in combination with interrupt enable register 2 (IER2), go an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other

| Bit           | 7 | 6 | 5     | 4     | 3    | 2 | 1    |  |
|---------------|---|---|-------|-------|------|---|------|--|
| Bit Name      | _ | _ | SURSS | SURSF | CFDN |   | SETC |  |
| Initial Value | 0 | 0 | 0     | 0     | 0    | 0 | 0    |  |
| R/W           | R | R | R     | R/W   | R/W  | R | R/W  |  |

| Bit | Bit Name | Initial<br>Value | R/W | Description  |
|-----|----------|------------------|-----|--|
| 7   | _        | 0                | R   | Reserved   |
| 6   | _        | 0                | R   | These bits are always read as 0. The write valushould always be 0. |



| CFDN | 0 | R/W | End Point Information Load End   |
|------|---|-----|--|
|      |   |     | This bit is set to 1 when writing data in the en information register to the EPIR register ends end). This module starts the USB operation a endpoint information is completely set. |
| _    | 0 | R   | Reserved   |
|      |   |     | This bit is always read as 0. The write value s always be 0.   |
| SETC | 0 | R/W | Set_Configuration Command Detection  |
|      |   |     | When the Set_Configuration command is detabit is set to 1.   |
| SETI | 0 | R/W | Set_Interface Command Detection  |
|      |   |     | When the Set_Interface command is detected is set to 1.  |
|      |   |     |  |

USBINTN3.

interrupt output is RESUME, USBINTN2, and

#### 15.3.4 **Interrupt Select Register 0 (ISR0)**

7

**BRST** 

3

2

0

Bit

Bit Name

ISRO selects the vector numbers of the interrupt requests indicated in interrupt flag regis (IFR0). If the USB issues an interrupt request to the INTC when a bit in ISR0 is cleared interrupt corresponding to the bit will be USBINTN2. If the USB issues an interrupt req INTC when a bit in ISR0 is set to 1, the corresponding interrupt will be USBINTN3.

5

EP2 TR

| Initial Value | 0   | 0   | 0   | 0   |
|---------------|-----|-----|-----|-----|
| R/W           | R/W | R/W | R/W | R/W |
|               |     |     |     |     |
|               |     |     |     |     |

EP1 FULL



**EP2 EMPTY** 

3

SETUP TS

0

R/W

2

EP0o TS

0

R/W

Rev.1.00 Sep. 08, 2005 Pag

1

EP0iTR

0

R/W

REJ09

### 15.3.5 Interrupt Select Register 1 (ISR1)

ISR1 selects the vector numbers of the interrupt requests indicated in interrupt flag regist (IFR1). If the USB issues an interrupt request to the INTC when a bit in ISR0 is cleared t interrupt corresponding to the bit will be USBINTN2. If the USB issues an interrupt requINTC when a bit in ISR0 is set to 1, the corresponding interrupt will be USBINTN3.

| Bit           | 7 | 6 | 5 | 4 | 3 | 2      | 1      |   |
|---------------|---|---|---|---|---|--------|--------|---|
| Bit Name      | _ | _ | _ | _ | _ | EP3 TR | EP3 TS | ١ |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 1      | 1      |   |
| R/W           | R | R | R | R | R | R/W    | R/W    |   |

| Bit | Bit Name | Initial<br>Value | R/W | Description                                      |
|-----|----------|------------------|-----|--|
| 7   | _        | 0                | R   | Reserved   |
| 6   | _        | 0                | R   | These bits are always read as 0. The write value |
| 5   | _        | 0                | R   | should always be 0.                              |
| 4   | _        | 0                | R   |  |
| 3   | _        | 0                | R   |  |
| 2   | EP3 TR   | 1                | R/W | EP3 Transfer Request                             |
| 1   | EP3 TS   | 1                | R/W | EP3 Transmission Complete                        |
| 0   | VBUSF    | 1                | R/W | USB Bus Connect                                  |
|     |          |                  |     |  |

Rev.1.00 Sep. 08, 2005 Page 646 of 966 REJ09B0219-0100



|     |          | Initial |     |  |
|-----|----------|---------|-----|--|
| Bit | Bit Name | Value   | R/W | Description  |
| 7   | _        | 0       | R   | Reserved   |
| 6   | _        | 0       | R   | These bits are always read as 0. The write va                |
| 5   | _        | 0       | R   | should always be 0.  |
| 4   | SURSE    | 1       | R/W | Suspend/Resume Detection                                     |
| 3   | CFDN     | 1       | R/W | End Point Information Load End                               |
| 2   | _        | 1       | R   | Reserved   |
|     |          |         |     | This bit is always read as 1. The write value s always be 1. |
| 1   | SETCE    | 1       | R/W | Set_Configuration Command Detection                          |
| 0   | SETIE    | 1       | R/W | Set_Interface Command Detection                              |

R R/W

R/W

R

R/W

R/W

REJ09

| Bit | Bit Name  | Initial<br>Value | R/W | Description                    |
|-----|-----------|------------------|-----|--------------------------------|
| 7   | BRST      | 0                | R/W | Bus Reset                      |
| 6   | EP1 FULL  | 0                | R/W | EP1 FIFO Full                  |
| 5   | EP2 TR    | 0                | R/W | EP2 Transfer Request           |
| 4   | EP2 EMPTY | 0                | R/W | EP2 FIFO Empty                 |
| 3   | SETUP TS  | 0                | R/W | Setup Command Receive Complete |
| 2   | EP0o TS   | 0                | R/W | EP0o Receive Complete          |
| 1   | EP0i TR   | 0                | R/W | EP0i Transfer Request          |
| 0   | EP0i TS   | 0                | R/W | EP0i Transmission Complete     |

R/W

R/W

R/W

R/W

R/W

Rev.1.00 Sep. 08, 2005 Page 648 of 966

REJ09B0219-0100

R/W

R/W

R/W



| D.'' | D'AN     | Initial | D 04/ | Post of the                                   |
|------|----------|---------|-------|---|
| Bit  | Bit Name | Value   | R/W   | Description                                   |
| 7    |          | 0       | R     | Reserved                                      |
| 6    |          | 0       | R     | These bits are always read as 0. The write va |
| 5    |          | 0       | R     | should always be 0.                           |
| 4    | _        | 0       | R     |   |
| 3    | _        | 0       | R     |   |
| 2    | EP3 TR   | 0       | R/W   | EP3 Transfer Request                          |
| 1    | EP3 TS   | 0       | R/W   | EP3 Transmission Complete                     |
| 0    | VBUSF    | 0       | R/W   | USB Bus Connect                               |
|      |          |         |       |   |

R

R/W

R/W

## 15.3.9 Interrupt Enable Register 2 (IER2)

R/W

IER2 enables the interrupt requests of interrupt flag register 2 (IFR2). When an interrupt to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent to CPU. The interrupt vector number is determined by the contents of interrupt select regist (ISR2).

| Bit           | 7      | 6 | 5 | 4     | 3    | 2 | 1     |  |
|---------------|--------|---|---|-------|------|---|-------|--|
| Bit Name      | SSRSME | _ | _ | SURSE | CFDN |   | SETCE |  |
| Initial Value | 0      | 0 | 0 | 0     | 0    | 0 | 0     |  |
| R/W           | R/W    | R | R | R/W   | R/W  | R | R/W   |  |



Rev.1.00 Sep. 08, 2005 Pag REJ09

| 3 | CFDN  | 0 | R/W | End Point Information Load End                              |
|---|-------|---|-----|---|
| 2 | _     | 0 | R   | Reserved  |
|   |       |   |     | This bit is always read as 0. The write value salways be 0. |
| 1 | SETCE | 0 | R/W | Set_Configuration Command Detection                         |
| 0 | SETIE | 0 | R/W | Set_Interface Command Detection                             |
|   |       |   |     |   |

Suspend and Resume Operations.

2

1

# 15.3.10 EP0i Data Register (EPDR0i)

EPDR0i is an 8-byte transmit FIFO buffer for endpoint 0. EPDR0i holds one packet of tradata for control-in. Transmit data is fixed by writing one packet of data and setting EP0iF the trigger register. When an ACK handshake is returned from the host after the data has

transmitted, EP0iTS in interrupt flag register 0 is set. This FIFO buffer can be initialized of EP0iCLR in the FCLR register.

Rev.1.00 Sep. 08, 2005 Page 650 of 966

Bit

| Bit Name      | D7                   | D6        | D5        | D4                                    | D3        | D2        | D1        |   |
|---------------|----------------------|-----------|-----------|---------------------------------------|-----------|-----------|-----------|---|
| Initial Value | Undefined            | Undefined | Undefined | Undefined                             | Undefined | Undefined | Undefined | ι |
| R/W           | W                    | W         | W         | W                                     | W         | W         | W         |   |
|               |                      | Initial   |           |                                       |           |           |           |   |
| Bit I         | Bit Name             | Value     | R/W       | Descriptio                            | n         |           |           |   |
| 7 to 0        | D7 to D0 Undefined W |           | ed W      | Data register for control-in transfer |           |           |           |   |
|               |                      |           |           |                                       |           |           |           |   |

REJ09B0219-0100

| Bit    | Bit Name | Initial<br>Value | R/W | Description                            |
|--------|----------|------------------|-----|--|
| 7 to 0 | D7 to D0 | All 0            | R   | Data register for control-out transfer |

R

R

R

R

### 15.3.12 EP0s Data Register (EPDR0s)

Initial Value

EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup commands setup command to be processed by the application is received. When command data is r successfully, the SETUPTS bit in interrupt flag register 0 is set.

As a latest setup command must be received in high priority, if data is left in this buffer, overwritten with new data. If reception of the next command is started while the current is being read, command reception has priority, the read by the application is forcibly sto the read data is invalid.

| Bit           | 7  | 6  | 5  | 4  | 3  | 2  | 1  |  |
|---------------|----|----|----|----|----|----|----|--|
| Bit Name      | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| Initial Value | 0  | 0  | 0  | 0  | 0  | 0  | 0  |  |
| R/W           | R  | R  | R  | R  | R  | R  | R  |  |

| Bit    | Bit Name | Initial<br>Value | R/W | Description  |
|--------|----------|------------------|-----|--|
| 7 to 0 | D7 to D0 | All 0            | R   | Data register for storing the setup command a control-out transfer |



Rev.1.00 Sep. 08, 2005 Pag REJ09

|   | initiai valu | ie 0    | 0                | 0   | 0       | C                                     | ) | 0 | 0 |  |
|---|--------------|---------|------------------|-----|---------|---------------------------------------|---|---|---|--|
|   | R/W          | R       | R                | R   | R       | F                                     | 3 | R | R |  |
| E | Bit          | Bit Naı | Initi<br>me Valu |     | / Desci | ription                               |   |   |   |  |
| 7 | 7 to 0       | D7 to E | O All C          | ) R | Data ı  | Data register for endpoint 1 transfer |   |   |   |  |
|   |              |         |                  |     |         |                                       |   |   |   |  |

D4

D3

D2

D1

D5

### 15.3.14 EP2 Data Register (EPDR2)

D7

Bit Name

Bit

D6

EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer conf and has a capacity of twice the maximum packet size. When transmit data is written to th buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, and dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transfer DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.

| Bit Name      | D7                     | D6               | D5                                    | D4          | D3        | D2        | D1        |    |
|---------------|------------------------|------------------|---------------------------------------|-------------|-----------|-----------|-----------|----|
| Initial Value | Undefined              | Undefined        | Undefined                             | Undefined   | Undefined | Undefined | Undefined | Ur |
| R/W           | W                      | W                | W                                     | W           | W         | W         | W         |    |
|               |                        |                  |                                       |             |           |           |           |    |
| Bit E         | Bit Name               | Initial<br>Value | R/W                                   | Description | on        |           |           |    |
| 7 to 0        | 0 D7 to D0 Undefined W |                  | Data register for endpoint 2 transfer |             |           |           |           |    |



| Bit    | Bit Name | Initial<br>Value | R/W | Description                           |
|--------|----------|------------------|-----|---------------------------------------|
| 7 to 0 | D7 to D0 | Undefine         | d W | Data register for endpoint 3 transfer |

W

W

W

# 15.3.16 EP0o Receive Data Size Register (EPSZ0o)

W

R/W

Bit

EPSZ00 indicates the number of bytes received at endpoint 0 from the host.

W

| Bit Name      | _        | _                | _   | _           | _  | _ | _ |  |
|---------------|----------|------------------|-----|-------------|----|---|---|--|
| Initial Value | 0        | 0                | 0   | 0           | 0  | 0 | 0 |  |
| R/W           | R        | R                | R   | R           | R  | R | R |  |
| Bit E         | Bit Name | Initial<br>Value | R/W | Description | on |   |   |  |

|        |          | Initial |     |                                       |
|--------|----------|---------|-----|---------------------------------------|
| Bit    | Bit Name | Value   | R/W | Description                           |
| 7 to 0 | _        | All 0   | R   | Number of receive data for endpoint 0 |

| Bit    | Bit Name | Initial<br>Value | R/W | Description                             |
|--------|----------|------------------|-----|---|
| 7 to 0 | _        | All 0            | R   | Number of received bytes for endpoint 1 |

## 15.3.18 Trigger Register (TRG)

Bit

TRG generates one-shot triggers to control the transfer sequence for each endpoint.

|               |             |                  |           |  | Г          | Г            |           |    |  |  |
|---------------|-------------|------------------|-----------|--|------------|--------------|-----------|----|--|--|
| Bit Name      | _           | EP3 PKTE         | EP1 RDFN  | EP2 PKTE   | _          | EP0s RDFN    | EP0o RDFN | ΕP |  |  |
| Initial Value | Undefined   | Undefined        | Undefined | Undefined  | Undefined  | Undefined    | Undefined | Ur |  |  |
| R/W           | _           | W                | W         | W  | _          | W            | W         |    |  |  |
| Bit E         | Bit Name    | Initial<br>Value | R/W       | Descripti  | on         |              |           |    |  |  |
| 7 –           | Undefined — |                  | ed —      | Reserved   |            |              |           |    |  |  |
|               |             |                  |           | The write  | value shou | ıld always l | oe 0.     |    |  |  |
| 6 E           | P3 PKTE     | Undefine         | ed W      | EP3 Packet Enable  |            |              |           |    |  |  |
|               |             |                  |           | After one packet of data has been written to endpoint 3 transmit FIFO buffer, the transmit fixed by writing 1 to this bit. |            |              |           |    |  |  |
|               |             |                  |           |  |            |              |           |    |  |  |

2

RENESAS

|   |           |           |   | FIFO has been read. Writing 1 to this bit ena transfer of data in the following data stage. A handshake is returned in response to transfer requests from the host in the data stage untiwritten to this bit. |
|---|-----------|-----------|---|---|
| 1 | EP0o RDFN | Undefined | W | EP0o Read Complete  |
|   |           |           |   | Writing 1 to this bit after one packet of data I read from the endpoint 0 transmit FIFO buffer initializes the FIFO buffer, enabling the next be received.  |
| 0 | EP0i PKTE | Undefined | W | EP0i Packet Enable  |
|   |           |           |   | After one packet of data has been written to endpoint 0 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.  |

Undefined

EP0s RDFN Undefined

3

2

fixed by writing 1 to this bit.

EP0s Read Complete

The write value should always be 0.

Write 1 to this bit after data for the EP0s cor

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Reserved

RENESAS

| Bit | Bit Name | Initial<br>Value | R/W | Description   |
|-----|----------|------------------|-----|---|
| 7   | _        | 0                | R   | Reserved  |
| 6   | _        | 0                | R   | These bits are always read as 0. The write va should always be 0.   |
| 5   | EP3 DE   | 0                | R   | EP3 Data Present  |
|     |          |                  |     | This bit is set when the endpoint 3 FIFO buffe contains valid data. |
| 4   | EP2 DE   | 0                | R   | EP2 Data Present  |
|     |          |                  |     | This bit is set when the endpoint 2 FIFO buffe contains valid data. |
| 3   | _        | 0                | R   | Reserved  |
| 2   | _        | 0                | R   | These bits are always read as 0.                                    |
| 1   | _        | 0                | R   |   |
| 0   | EP0i DE  | 0                | R   | EP0i Data Present   |
|     |          |                  |     | This bit is set when the endpoint 0 FIFO buffe contains valid data. |



| Bit | Bit Name | Value     | R/W | Description  |
|-----|----------|-----------|-----|--|
| 7   | _        | Undefined | _   | Reserved   |
|     |          |           |     | The write value should always be 0.  |
| 6   | EP3 CLR  | Undefined | W   | EP3 Clear  |
|     |          |           |     | Writing 1 to this bit initializes the endpoint FIFO buffer.                      |
| 5   | EP1 CLR  | Undefined | W   | EP1 Clear  |
|     |          |           |     | Writing 1 to this bit initializes both sides of endpoint 1 receive FIFO buffer.  |
| 4   | EP2 CLR  | Undefined | W   | EP2 Clear  |
|     |          |           |     | Writing 1 to this bit initializes both sides of endpoint 2 transmit FIFO buffer. |
| 3   | _        | Undefined | _   | Reserved   |
| 2   | _        |           |     | The write value should always be 0.  |
| 1   | EP0o CLR | Undefined | W   | EP0o Clear   |
|     |          |           |     | Writing 1 to this bit initializes the endpoint FIFO buffer.                      |
| 0   | EP0i CLR | Undefined | W   | EP0i Clear   |
|     |          |           |     | Writing 1 to this bit initializes the endpoint FIFO buffer.                      |

Initial

Rev.1.00 Sep. 08, 2005 Pag

REJ09

|     |          | 1!(!1            |     |  |
|-----|----------|------------------|-----|--|
| Bit | Bit Name | Initial<br>Value | R/W | Description  |
| 7   | _        | 0                | R   | Reserved   |
| 6   | _        | 0                | R   | These bits are always read as 0. The write va  |
| 5   | _        | 0                | R   | should always be 0.  |
| 4   | _        | 0                | R   |  |
| 3   | _        | 0                | R   |  |
| 2   | PULLUP_E | 0                | R/W | PULLUP Enable  |
|     |          |                  |     | This pin performs the pull-up control for the D with using PM4 as the pull-up control pin. |
|     |          |                  |     | 0: D+ is not pulled up.  |
|     |          |                  |     | 1: D+ is pulled up.  |

R/W

R/W

R

R/W

(USBINTN1) is asserted again. However, if the the data packet to be transmitted is less that bytes, the EP2 packet enable bit is not set

DMA transfer end interrupt. As EP2-related interrupt requests to the CPI

automatically, and so should be set by the C

automatically masked, interrupt requests she masked as necessary in the interrupt enable

- Operating procedure
- 1. Write of 1 to the EP2 DMAE bit in DMAF
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- DMA transfer
- 6. DMA transfer end interrupt generated See section 15.8.3, DMA Transfer for Endpo

REJ09

automatically masked.

- Operating procedure:
- 1. Write of 1 to the EP1 DMAE bit in DMA
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- 5. DMA transfer

RENESAS

6. DMA transfer end interrupt generated See section 15.8.2, DMA Transfer for Endpoi

| Bit Name | Initial<br>Value | R/W | Description  |
|----------|------------------|-----|--|
| _        | 0                | R   | Reserved   |
| _        | 0                | R   | These bits are always read as 0. The write v                 |
| _        | 0                | R   | should always be 0.  |
| _        | 0                | R   |  |
| EP3STL   | 0                | R/W | EP3 Stall  |
|          |                  |     | When this bit is set to 1, endpoint 3 is placed stall state. |
| EP2STL   | 0                | R/W | EP2 Stall  |
|          |                  |     | When this bit is set to 1, endpoint 2 is placed stall state. |
| EP1STL   | 0                | R/W | EP1 Stall  |
|          |                  |     | When this bit is set to 1, endpoint 1 is placed stall state. |
|          |                  |     |  |

0

R

0

R

Initial Value

R/W

Bit

6 5

2

1

0

EP0STL

0

0

R

0

R

R/W

EFOOIL

0

R/W

EF231L

0

R/W

When this bit is set to 1, endpoint 0 is placed

ELIQIF

0

R/W

EP0 Stall

stall state.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Bit | Bit Name | Initial<br>Value | R/W | Description   |
|-----|----------|------------------|-----|---|
| 7   | CNFV1    | All 0            | R   | These bits store Configuration Setting value v  |
| 6   | CNFV0    |                  |     | they receive Set Configuration command. CN updated when the SETC bit in IFR2 is set to                                |
| 5   | INTV1    | All 0            | R   | These bits store Interface Setting value when   |
| 4   | INTV0    |                  |     | receive Set Interface command. INTV is updated when the SETI bit in IFR2 is set to 1.                                 |
| 3   | _        | 0                | R   | Reserved  |
|     |          |                  |     | This bit is always read as 0. The write value s always be 0.  |
| 2   | ALTV2    | 0                | R   | These bits store Alternate Setting value when   |
| 1   | ALTV1    | 0                | R   | <ul> <li>receive Set Interface command. ALTV2 to AL</li> <li>updated when the SETI bit in IFR2 is set to 1</li> </ul> |
| 0   | ALTV0    | 0                | R   | _ apaaloa 0211 bit iii ii 112 io oot to 1   |

## 15.3.24 Control Register (CTLR)

This register sets functions for bits ASCE, PWMD, RSME, and, PWUPS.

| Bit           | 7 | 6 | 5 | 4     | 3    | 2    | 1    |  |
|---------------|---|---|---|-------|------|------|------|--|
| Bit Name      |   | _ |   | RWUPS | RSME | PWMD | ASCE |  |
| Initial Value | 0 | 0 | 0 | 0     | 0    | 0    | 0    |  |
| R/W           | R | R | R | R     | R/W  | R/W  | R/W  |  |

Rev.1.00 Sep. 08, 2005 Page 662 of 966

|   |      |   |     | This bit releases the suspend state (or execute remote wakeup). When RSME is set to 1, recrequest starts. If RSME is once set to 1, cleat to 0 again afterwards. In this case, the value RSME must be kept for at least one clock per 12-MHz clock.  |
|---|------|---|-----|--|
| 2 | PWMD | 0 | R/W | Bus Power Mode   |
|   |      |   |     | This bit specifies the USB power mode. Whe is set to 0, the self-power mode is selected 1 module. When set to 1, the bus-power mode selected.  |
| 1 | ASCE | 0 | R/W | Automatic Stall Clear Enable   |
|   |      |   |     | Setting the ASCE bit to 1 automatically clear setting bit (the EPxSTL ( $x = 1, 2, \text{ or } 3$ ) bit in or EPSTR1) of the end point that has returned stall handshake to the host. The automatic senable is common to the all end points. Thur individual control of the end point is not possible. |
|   |      |   |     | When the ASCE bit is set to 0, the stall setting not automatically cleared. This bit must be reby the users. To enable this bit, make sure the ASCE bit should be set to 1 before the EPxS   |

R/W

3

0

RSME

0

0

R

Feature request. This bit is set to 1 when rer

wakeup command is enabled.

2, or 3) bit in EPSTL is set to 1.

This bit is always read as 0. The write value

Resume Enable

Reserved

always be 0.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Bit           | 7         | 6         | 5         | 4         | 3         | 2         | 1         |    |
|---------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----|
| Bit Name      | D7        | D6        | D5        | D4        | D3        | D2        | D1        |    |
| Initial Value | Undefined | Ur |
| R/W           | W         | W         | W         | W         | W         | W         | W         |    |

### • EPIR00

| Bit    | Bit Name | Initial<br>Value | R/W | Description                   |
|--------|----------|------------------|-----|-------------------------------|
| 7 to 4 | D7 to D4 | Undefined        | W   | Endpoint Number               |
|        |          |                  |     | [Enable setting range]        |
|        |          |                  |     | 0 to 3                        |
| 3, 2   | D3, D2   | Undefined        | W   | Endpoint Configuration Number |
|        |          |                  |     | [Enable setting range]        |
|        |          |                  |     | 0 or 1                        |
| 1, 0   | D1, D0   | Undefined        | W   | Endpoint Interface Number     |
|        |          |                  |     | [Enable setting range]        |
|        |          |                  |     | 0 to 3                        |

REJ09B0219-0100



|   |    |             | Z. Duik                         |
|---|----|-------------|---------------------------------|
|   |    |             | 3: Interrupt                    |
| 3 | D3 | Undefined W | Endpoint Transmission Direction |
|   |    |             | [Possible setting range]        |
|   |    |             | 0: Out                          |

|        |          |           |   | 1: In                    |
|--------|----------|-----------|---|--------------------------|
| 2 to 0 | D2 to D0 | Undefined | W | Reserved                 |
|        |          |           |   | [Possible setting range] |
|        |          |           |   | Fixed to 0.              |
|        |          |           |   |                          |

# FPIR02

| • EPIK | 32       |                  |     |                              |
|--------|----------|------------------|-----|------------------------------|
| Bit    | Bit Name | Initial<br>Value | R/W | Description                  |
| 7 to 1 | D7 to D1 | Undefined        | W   | Endpoint Maximum Packet Size |
|        |          |                  |     | [Possible setting range]     |
|        |          |                  |     | 0 to 64                      |
| 0      | D0       | Undefined        | W   | Reserved                     |
|        |          |                  |     | [Possible setting range]     |
|        |          |                  |     | Fixed to 0.                  |

# • EPIR03

| Bit    | Bit Name | Initial<br>Value | R/W | Description              |
|--------|----------|------------------|-----|--------------------------|
| 7 to 0 | D7 to D0 | Undefined        | W   | Reserved                 |
|        |          |                  |     | [Possible setting range] |
|        |          |                  |     | Fixed to 0               |



REJ09

described below.

Since each endpoint FIFO number is optimized by the exclusive software that correspond transfer system, direction, and the maximum packet size, make sure to set the endpoint F

- The endpoint FIFO number 1 cannot designate other than the maximum packed size of control transfer method, and out transfer direction.
- 2. The endpoint number 0 and the endpoint FIFO number must have one-on one relation
- 3. The maximum packet size for the endpoint FIFO number 0 is 8 bytes only.
- 4. The endpoint FIFO number 0 can specify only the maximum packet size and the data rest should be all 0.
- 5. The maximum packet size for the endpoint FIFO numbers 1 and 2 is limited to 64 byte.6. The maximum packet size for the endpoint FIFO numbers 3 is limited to 8 bytes.
- 7. The maximum number of endpoint information setting is ten.
- 8. Up to ten endpoint information setting should be made.
- 9. Write 0 to the endpoints not in use.

number to the data described in table 15.2.

Table 15.2 shows the example of limitations for the maximum packet size, the transfer m and the transfer direction.

Table 15.2 Example of Limitations for Setting Values

| <b>Endpoint FIFO Number</b> | Maximum Packet Size | Transfer Method | Transfer Dir |
|-----------------------------|---------------------|-----------------|--------------|
| 0                           | 8 bytes             | Control         | _            |
| 1                           | 64 bytes            | Bulk            | Out          |
| 2                           | 64 bytes            | Bulk            | In           |
| 3                           | 8 bytes             | Interrupt       | In           |



| N     | EPIR[N   | ]0 EPIR[  | N]1 EPI              | R[N]2 EP           | IR[N]3 EPIR[I             |
|-------|----------|-----------|----------------------|--------------------|---------------------------|
| 0     | 00       | 00        | 10                   | 00                 | 00                        |
| 1     | 14       | 20        | 80                   | 00                 | 01                        |
| 2     | 24       | 28        | 80                   | 00                 | 02                        |
| 3     | 34       | 38        | 10                   | 00                 | 03                        |
| 4     | 00       | 00        | 00                   | 00                 | 00                        |
| 5     | 00       | 00        | 00                   | 00                 | 00                        |
| 6     | 00       | 00        | 00                   | 00                 | 00                        |
| 7     | 00       | 00        | 00                   | 00                 | 00                        |
| 8     | 00       | 00        | 00                   | 00                 | 00                        |
| 9     | 00       | 00        | 00                   | 00                 | 00                        |
| Confi | guration | Interface | Alternate<br>Setting | Endpoint<br>Number | Endpoint<br>FIFO Number A |

|  |  | 2 |
|--|--|---|
|  |  |   |
|  |  |   |

1

1

1

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

REJ09

2

| Bit    | Bit Name | Initial<br>Value | R/W | Descriptio               | n   |
|--------|----------|------------------|-----|--------------------------|---|
| 7      | PTSTE    | 0                | R/W | Pin Test Er              | nable   |
|        |          |                  |     |                          | e test control for the on-chip transc<br>(USD+ and USD-). |
| 6 to 4 | _        | All 0            | R   | Reserved                 |   |
|        |          |                  |     | These bits should always | are always read as 0. The write va<br>ays be 0.           |
| 3      | SUSPEND  | 0                | R/W | On-Chip Tr               | ansceiver Output Signal Setting                           |
| 2      | txenl    | 0                | R/W | SUSPEND                  | : Sets the (SUSPEND) signal of th                         |
| 1      | txse0    | 0                | R/W |                          | transceiver.  |
| 0      | txdata   | 0                | R/W | txenl:                   | Sets the output enable (txenl) sig on-chip transceiver.   |
|        |          |                  |     | txse0:                   | Sets the Signal-ended 0 (txse0) sthe on-chip transceiver. |
|        |          |                  |     | txdata:                  | Sets the (txdata) signal of the ontransceiver.            |

1 1 1 X X Hi-Z Hi-Z [Legend]

X: Don't care.

Cannot be controlled. Indicates state in normal operation according to the USB o and port settings.

| Bit Name  | Value     | R/W                     | Descript                                 | Description  |  |  |
|-----------|-----------|-------------------------|--|--|--|--|
| _         | All 0     | R                       | Reserve                                  | d  |  |  |
|           |           |                         | These bi<br>always b                     | its are always read as 0. The write value 0.   |  |  |
| xver_data | *         | R                       | On-Chip Transceiver Input Signal Monitor |  |  |  |
| dpls      | *         | R                       | xver_dat                                 | a: Monitors the differential input level   |  |  |
| dmns      | *         | R                       |  | (xver_data) signal of the on-chip transceiver.   |  |  |
|           |           |                         | dpls:                                    | Monitors the USD+ (dpls) signal of chip transceiver.   |  |  |
|           |           |                         | dmns:                                    | Monitors the USD- (dmns) signal of chip transceiver.   |  |  |
| •         | xver_data | All 0  xver_data* dpls* | All 0 R  xver_data* R  dpls* R           | All 0 R Reserved These bit always be |  |  |

Note: \* Determined by the state of pins, VBUS, USD+, and USD-

Initial

| ı | U | ı | ı | U | I | ı | U |          |
|---|---|---|---|---|---|---|---|----------|
| 1 | 0 | 1 | 1 | 1 | Χ | 1 | 1 |          |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |          |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |          |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |          |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |          |
| 1 | Χ | 0 | Х | Х | 0 | 1 | 1 | Can be m |

[Legend] X: D

Don't care.

when VBl

|      |   | transfer<br>(EP0)             |           | complete                          | USBINTN3                |   |    |
|------|---|-------------------------------|-----------|-----------------------------------|-------------------------|---|----|
|      | 1 | _ (21 0)                      | EP0i_TR*  | EP0i transfer request             | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 2 | _                             | EP0o_TS*  | EP0o receive complete             | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 3 | _                             | SETUP_TS* | Setup command receive complete    | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 4 | Bulk_in<br>transfer<br>(EP2)  | EP2_EMPTY | EP2 FIFO empty                    | USBINTN2 or<br>USBINTN3 | × | US |
|      | 5 | _                             | EP2_TR    | EP2 transfer request              | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 6 | Bulk_out<br>transfer<br>(EP1) | EP1_FULL  | EP1 FIFO Full                     | USBINTN2 or<br>USBINTN3 | × | US |
|      | 7 | Status                        | BRST      | Bus reset                         | USBINTN2 or<br>USBINTN3 | × | ×  |
| IFR1 | 0 | Status                        | VBUSF     | USB<br>disconnection<br>detection | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 1 | Interrupt_in transfer (EP3)   | EP3_TS    | EP3 transfer complete             | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 2 |                               | EP3_TR    | EP3 transfer request              | USBINTN2 or<br>USBINTN3 | × | ×  |
|      | 3 | Status                        | VBUSMN    | VBUS connection status            | _                       | × | ×  |
|      | 4 | _                             | Reserved  | _                                 | _                       | _ | _  |
|      | 5 | <del>_</del>                  |           |                                   |                         |   |    |
|      | 6 | _                             |           |                                   |                         |   |    |
|      | 7 | <del>_</del>                  |           |                                   |                         |   |    |
|      |   |                               |           |                                   |                         |   |    |

|            |          |                       | RESUME |   |
|------------|----------|-----------------------|--------|---|
| 5          | SURSS    | Suspend/resume status | _      | × |
| 6 —        | Reserved | _                     | _      | _ |
| 7          |          |                       |        |   |
| <br>EDO: I |          | 1                     |        |   |

Note: \* EP0 interrupts must be assigned to the same interrupt request signal.

USBINTN0 signal

DMAC start interrupt signal only EP1. See section 15.8, DMA Transfer.

• USBINTN1 signal

DMAC start interrupt signal only EP1. See section 15.8, DMA Transfer.

USBINTN2 signal

The USBINTN2 signal requests interrupt sources for which the corresponding bits in

corresponding bit in the interrupt flag register is set to 1.

 USBINTN3 signal The USBINTN3 signal requests interrupt sources for which the corresponding bits in

select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN3 is driven low corresponding bit in the interrupt flag register is set to 1.

· RESUME signal

The RESUME signal is a resume interrupt signal for canceling software standby mo RESUME signal is driven low at the transition to the resume state for canceling soft standby mode.

select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN2 is driven low

USBINTINS. OF




Figure 15.2 Cable Connection Operation

The above flowchart shows the operation in the case of in section 15.9, Example of USB Circuitry.

In applications that do not require USB cable connection to be detected, processing by th bus connection interrupt is not necessary. Preparations should be made with the bus-reset interrupt.

Rev.1.00 Sep. 08, 2005 Page 674 of 966

REJ09B0219-0100






Figure 15.3 Cable Disconnection Operation

The above flowchart shows the operation in section 15.9, Example of USB External Circ




Figure 15.4 Suspend Operation

Rev.1.00 Sep. 08, 2005 Page 676 of 966 REJ09B0219-0100






Figure 15.5 Resume Operation from Up-Stream



| ı <b>I</b>  |  |
|---|--|
| (2) Set SURSF in IFR2 to 1                                  | (9) RESUME interrupt   |
| (3) USBINTN interrupt                                       | Cancel software standby mode Wait for system clock oscillation to be s |
| Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is set to 1 | Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is cleared to          |
| Clear SURSF in IER2 to 0 Set SSRSME in IER2 to 1            | Set SURSF in IER2 to 1 Clear SSRSME in IER2 to 0                       |
| Shift to software standby mode (execute SLEEP instruction)  | USB communications can be resume through USB registers                 |
| (7) Stop all clocks of LSI                                  |  |
| Denotation of figures                                       |  |
| : Operation by firmware setting                             |  |
| : Automatic operation by LSI hardware                       |  |

Figure 15.6 Flow of Transition to and Canceling Software Standby Mode






Figure 15.7 Timing of Transition to and Canceling Software Standby Mo

Rev.1.00 Sep. 08, 2005 Pag




Figure 15.8 Remote-Wakeup


Rev.1.00 Sep. 08, 2005 Page 680 of 966

REJ09B0219-0100



| Control-out | SETUP(0) | - | OUT(1) |   | OUT(0) |   | OUT(0/1) |     |   | IN(1) |
|-------------|----------|---|--------|---|--------|---|----------|-----|---|-------|
|             | DATA0    | - | DATA1  | - | DATA0  | - | DATA0/1  |     |   | DATA1 |
| į           |          | ÷ |        |   |        |   |          | i   | _ |       |
| No data     | SETUP(0) | - |        |   |        |   |          | - ! |   | IN(1) |
| j           | DATA0    | i |        |   |        |   |          | i   |   | DATA1 |
| 1           |          | ' |        |   |        |   |          | - 1 |   |       |
|             |          |   |        |   |        |   |          |     |   |       |

Figure 15.9 Transfer Stages in Control Transfer



In the setup stage, the application analyzes command data from the nost requiring processing of the application, and determines the subsequent processing (for example, data stage direction, e.g...).
 When the transfer direction is control-out, the EP0i transfer request interrupt required in the state stage should be enabled here. When the transfer direction is control-in, this interrupt is not required and should be disabled.

Figure 15.10 Setup Stage Operation

REJ09B0219-0100






Figure 15.11 Data Stage (Control-In) Operation

The application first analyzes command data from the host in the setup stage, and determ subsequent data stage direction. If the result of command data analysis is that the data st transfer, one packet of data to be sent to the host is written to the FIFO. If there is more sent, this data is written to the FIFO after the data written first has been sent to the host bit in IFR0 = 1).

The end of the data stage is identified when the host transmits an OUT token and the statis entered.

Note: If the size of the data transmitted by the function is smaller than the data size receive the host, the function indicates the end of the data stage by returning to the host shorter than the maximum packet size. If the size of the data transmitted by the an integral multiple of the maximum packet size, the function indicates the end stage by transmitting a zero-length packet.



Rev.1.00 Sep. 08, 2005 Pag




Figure 15.12 Data Stage (Control-Out) Operation

The application first analyzes command data from the host in the setup stage, and determ subsequent data stage direction. If the result of command data analysis is that the data sta transfer, the application waits for data from the host, and after data is received (EP0oTS to IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read commempties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the status entered.




Figure 15.13 Status Stage (Control-In) Operation

The control-in status stage starts with an OUT token from the host. The application recebyte data from the host, and ends control transfer.



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 15.14 Status Stage (Control-Out) Operation

The control-out status stage starts with an IN token from the host. When an IN-token is rethe start of the status stage, there is not yet any data in the EP0i FIFO, and so an EP0i transequest interrupt is generated. The application recognizes from this interrupt that the status started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i pack bit but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte data to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be writh EP0i packet enable bit.




Figure 15.15 EP1 Bulk-Out Transfer Operation

EP1 has two 64-byte FIFOs, but the user can receive data and read receive data without aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the EP1FULL bit in IFR0 is set. Aftereceive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is esso the next packet can be received immediately. When both FIFOs are full, NACK is retained the host automatically. When reading of the receive data is completed following data receive written to the EP1RDFN bit in TRG. This operation empties the FIFO that has just be and makes it ready to receive the next packet.



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 15.16 EP2 Bulk-In Transfer Operation

EP2 has two 64-byte FIFOs, but the user can transmit data and write transmit data withou aware of this dual-FIFO configuration. However, one data write is performed for one FIF example, even if both FIFOs are empty, it is not possible to perform EP2PKTE at one tin consecutively writing 128 bytes of data. EP2PKTE must be performed for each 64-byte versions.

When performing bulk-in transfer, as there is no valid data in the FIFOs on reception of t IN token, an EP2TR bit interrupt in IFR0 is requested. With this interrupt, 1 is written to EP2EMPTY bit in IER0, and the EP2 FIFO empty interrupt is enabled. At first, both EP2 are empty, and so an EP2 FIFO empty interrupt is generated immediately.



Rev.1.00 Sep. 08, 2005 Pag




Figure 15.17 Operation of EP3 Interrupt-In Transfer

Rev.1.00 Sep. 08, 2005 Page 690 of 966

REJ09B0219-0100



| Decoding not Necessary on Application Side | Decoding Necessary on Applicati |
|--|---------------------------------|
| Clear Feature                              | Get Descriptor                  |
| Get Configuration                          | Class/Vendor command            |
| Get Interface                              | Set Descriptor                  |
| Get Status                                 | Sync Frame                      |

Set Feature
Set Interface

Set Address
Set Configuration

If decoding is not necessary on the application side, command decoding and data stage a stage processing are performed automatically. No processing is necessary by the user. A is not generated in this case.

If decoding is necessary on the application side, this module stores the command in the FIFO. After reception is completed successfully, the IFRO/SETUP TS flag is set and an request is generated. In the interrupt routine, eight bytes of data must be read from the Eregister (EPDROs) and decoded by firmware. The necessary data stage and status stage should then be carried out according to the result of the decoding operation.

The USB function module has internal status bits that hold the status (stall or non-stall) o endpoint. When a transaction is sent from the host, the module references these internal s and determines whether to return a stall to the host. These bits cannot be cleared by the application; they must be cleared with a Clear Feature command from the host.

However, the internal status bit for EP0 is automatically cleared only when the setup conreceived.

The application uses the EPSTL register to issue a stall request for the USB function mod

# 15.7.2 Forcible Stall by Application

When the application wishes to stall a specific endpoint, it sets the corresponding bit in E 1 in figure 15.18). The internal status bits are not changed at this time. When a transactio from the host for the endpoint for which the EPSTL bit was set, the USB function module references the internal status bit, and if this is not set, references the corresponding bit in (1-2 in figure 15.18). If the corresponding bit in EPSTL is set, the USB function module internal status bit and returns a stall handshake to the host (1-3 in figure 15.18). If the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transaction of the property of the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transaction of the property of the prope

host, without regard to the EPSTL register. Even after a bit is cleared by the Clear Featur command (3-1 in figure 15.18), the USB function module continues to return a stall hand while the bit in EPSTL is set, since the internal status bit is set each time a transaction is for the corresponding endpoint (1-2 in figure 15.18). To clear a stall, therefore, it is neces the corresponding bit in EPSTL to be cleared by the application, and also for the internal to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 15.18).

Once an internal status bit is set, it remains set until cleared by a Clear Feature command



accepted.




Figure 15.18 Forcible Stall by Application



Rev.1.00 Sep. 08, 2005 Pag

the internal status bit must be cleared with a Clear Feature command (3-1 in figure 15.19) by the application, EPSTL should also be cleared (2-1 in figure 15.19).




Figure 15.19 Automatic Stall by USB Function Module

to 1, zero-length data reception at endpoint 1 is ignored. When the DMA transfer is enal RDFN bit for EP1 and PKTE bit for EP2 do not need to be set to 1 in TRG (note that the must be set to 1 when the transfer data is less than the maximum number of bytes). Whe data received at EP1 is read, the FIFO automatically enters the EMPTY state. When the number of bytes (64 bytes) are written to the EP2 FIFO, the FIFO automatically enters t state, and the data in the FIFO can be transmitted (see figures 15.20 and 15.21).

# 15.8.2 DMA Transfer for Endpoint 1

When the data received at EP1 is transferred by the DMAC, the USB function module automatically performs the same processing as writing 1 to the RDFN bit in TRG if the selected FIFO becomes empty. Accordingly, in DMA transfer, do not write 1 to the RDFN TRG. If the user writes 1 to the RDFN bit in DMA transfer, correct operation cannot be guaranteed.

Figure 15.20 shows an example of receiving 150 bytes of data from the host. In this case processing which is the same as writing 1 to the RDFN bit in TRG is automatically perf three times. This internal processing is performed when the currently selected data FIFC empty. Accordingly, this processing is automatically performed both when 64-byte data and when data less than 64 bytes is sent.




Figure 15.20 RDFN Bit Operation for EP1



Rev.1.00 Sep. 08, 2005 Pag

processing which is the same as writing 1 to the PKTE bit in TRG is automatically perfortwice. This internal processing is performed when the currently selected data FIFO become Accordingly, this processing is automatically performed only when 64-byte data is sent.

When the last 22 bytes are sent, the internal processing for writing 1 to the PKTE bit is no performed, and the user must write 1 to the PKTE bit by software. In this case, the applicant no more data to transfer but the USB function module continues to output DMA requests as long as the FIFO has an empty space. When all data has been transferred, write 0 to the EP2DMAE bit in DMAR to cancel DMA requests for EP2.




Figure 15.21 PKTE Bit Operation for EP2

REJ09B0219-0100



connection/disconnection is necessary. The power supply signal (VBUS) in the USB used for this purpose. However, if the cable is connected to the USB host/hub when function (system installing this LSI) power is off, a voltage (5 V) will be applied from host/hub. Therefore, an IC (such as an HD74LV1G08A or 2G08A) that allows voltage application when the system power is off should be connected externally.




Figure 15.22 Example of Circuitry in Bus Power Mode



Rev.1.00 Sep. 08, 2005 Pag




Figure 15.23 Example of Circuitry in Self Power Mode

2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoint, received at the next setup cannot be read correctly.

## 15.10.2 Clearing the FIFO

If a USB cable is disconnected during data transfer, the data being received or transmitter remain in the FIFO. When disconnecting a USB cable, clear the FIFO.

While a FIFO is transferring data, it must not be cleared.

## 15.10.3 Overreading and Overwriting the Data Registers

Note the following when reading or writing to a data register of this module.

## (1) Receive data registers

number of bytes indicated by the receive data size register. Even for EPDR1 which has a FIFO buffers, the maximum data to be read at one time is 64 bytes. After the data is read current valid FIFO buffer, be sure to write 1 to EP1RDFN in TRG, which switches the buffer, updates the receive data size to the new number of bytes, and enables the next data received.

The receive data registers must not be read exceeding the valid amount of receive data,

## (2) Transmit data registers

The transmit data registers must not be written to exceeding the maximum packet size. I EPDR2 which has double FIFO buffers, write data within the maximum packet size at a After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable to

After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable t data to be written. Data must not be continuously written to the two FIFO buffers.



#### 15.10.6 Notes on TR Interrupt

Note the following when using the transfer request interrupt (TR interrupt) for IN transfe EP2, or EP3.

The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token is from the USB host. However, at the timing shown in figure 15.24, multiple TR interrupts successively. Take appropriate measures against malfunction in such a case.

This module determines whether to return NAKC if the FIFO of the target EP has when receiving the IN token, but the TR interrupt flag is set after a NAKC hands sent. If the next IN token is sent before PKTE of TRG is written to, the TR interr set again.




Figure 15.24 TR Interrupt Flag Set Timing

1

Rev.1.00 Sep. 08, 2005 Pag

Rev.1.00 Sep. 08, 2005 Page 702 of 966 REJ09B0219-0100

RENESAS

## 16.1 Features

Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission or reception is not yet possible, drive the SCL signal l preparations are completed

• Six interrupt sources

Transmit-data-empty (including slave-address match), transmit-end, receive-data-ful (including slave-address match), arbitration lost, NACK detection, and stop condition detection

Direct bus drive

Two pins, the SCL and SDA pins function as NMOS open-drain outputs.



Rev.1.00 Sep. 08, 2005 Pag




Figure 16.1 Block Diagram of I<sup>2</sup>C Bus Interface2

Rev.1.00 Sep. 08, 2005 Page 704 of 966

REJ09B0219-0100






Figure 16.2 Connections to the External Circuit by the I/O Pins

# 16.2 Input/Output Pins

Table 16.1 shows the pin configuration of the I<sup>2</sup>C bus interface2.

Table 16.1 Pin configuration of the I<sup>2</sup>C bus interface2

| Channel | Abbreviation | I/O | Function                       |
|---------|--------------|-----|--------------------------------|
| 0       | SCL0         | I/O | Channel 0 serial clock I/O pin |
|         | SDA0         | I/O | Channel 0 serial data I/O pin  |
| 1       | SCL1         | I/O | Channel 1 serial clock I/O pin |
|         | SDA1         | I/O | Channel 1 serial data I/O pin  |

Note: The pin symbols are represented as SCL and SDA; channel numbers are omitted manual.



Rev.1.00 Sep. 08, 2005 Pag REJ09

- I C bus status register\_0 (ICSR\_0)
  - Slave address register\_0 (SAR\_0)
  - I<sup>2</sup>C bus transmit data register\_0 (ICDRT\_0)
  - I<sup>2</sup>C bus receive data register\_0 (ICDRR\_0)
  - I<sup>2</sup>C bus shift register\_0 (ICDRS\_0)

#### Channel 1:

- I<sup>2</sup>C bus control register A\_1 (ICCRA\_1)
- I<sup>2</sup>C bus control register B\_1 (ICCRB\_1)
- I<sup>2</sup>C bus mode register\_1 (ICMR\_1)
- I<sup>2</sup>C bus interrupt enable register\_1 (ICIER\_1)
- I<sup>2</sup>C bus status register\_1 (ICSR\_1)
- Slave address register\_1 (SAR\_1)
- $\bullet \quad I^2C \ bus \ transmit \ data \ register\_1 \ (ICDRT\_1) \\$
- I<sup>2</sup>C bus receive data register\_1 (ICDRR\_1)
- I<sup>2</sup>C bus shift register\_1 (ICDRS\_1)

RENESAS

|   |      |   |     | 0: This module is halted   |
|---|------|---|-----|--|
|   |      |   |     | This bit is enabled for transfer operations SDA pins are bus drive state)  |
| 6 | RCVD | 0 | R/W | Reception Disable  |
|   |      |   |     | This bit enables or disables the next operation TRS is 0 and ICDRR is read.  |
|   |      |   |     | 0: Enables next reception  |
|   |      |   |     | 1: Disables next reception   |
| 5 | MST  | 0 | R/W | Master/Slave Select  |
| 4 | TRS  | 0 | R/W | Transmit/Receive Select  |
|   |      |   |     | When arbitration is lost in master mode, MS TRS are both reset by hardware, causing a to slave receive mode. Modification of the T should be made between transfer frames. |
|   |      |   |     | Operating modes are described below according to the MST and TRS combination.  |
|   |      |   |     | 00: Slave receive mode   |
|   |      |   |     | 01: Slave transmit mode  |
|   |      |   |     | 10: Master receive mode  |
|   |      |   |     | 11: Master transmit mode   |
|   |      |   |     |  |

R/W

R/W

R/W

R/W

Initiai

Value

0

**Bit Name** 

ICE

CKS3

CKS2

CKS1

CKS0

0

0

0

0

3

2

1

0

R/W

R/W

Description

I<sup>2</sup>C Bus Interface Enable

Bit

7

Transfer Clock Select 3 to 0

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|   | 1 | 0 | Ρφ/112 | 71.4 kHz | 89.3 kHz | 179 kHz  | 223 kHz  |
|---|---|---|--------|----------|----------|----------|----------|
|   |   | 1 | Pφ/128 | 62.5 kHz | 78.1 kHz | 156 kHz  | 195 kHz  |
| 0 | 0 | 0 | Рф/56  | 143 kHz  | 179 kHz  | 357 kHz  | 446 kHz  |
|   |   | 1 | Рф/80  | 100 kHz  | 125 kHz  | 250 kHz  | 313 kHz  |
|   | 1 | 0 | Рф/96  | 83.3 kHz | 104 kHz  | 208 kHz  | 260 kHz  |
|   |   | 1 | Pφ/128 | 62.5 kHz | 78.1 kHz | 156 kHz  | 195 kHz  |
| 1 | 0 | 0 | Pφ/336 | 23.8 kHz | 29.8 kHz | 59.5 kHz | 74.4 kHz |
|   |   | 1 | Рф/200 | 40.0 kHz | 50.0 kHz | 100 kHz  | 125 kHz  |
|   | 1 | 0 | Ρφ/224 | 35.7 kHz | 44.6 kHz | 89.3 kHz | 112 kHz  |
|   |   | 1 | Ρφ/256 | 31.3 kHz | 39.1 kHz | 78.1 kHz | 97.7 kHz |

P<sub>0</sub>/100

80.0 kHz

100 kHz

200 kHz

250 kHz

### 16.3.2 I<sup>2</sup>C Bus Control Register B (ICCRB)

1

ICCRB issues start/stop condition, manipulates the SDA pin, monitors the SCL pin, and reset in the I<sup>2</sup>C control module.

| Bit           | 7    | 6   | 5    | 4   | 3    | 2 | 1      |  |
|---------------|------|-----|------|-----|------|---|--------|--|
| Bit Name      | BBSY | SCP | SDAO |     | SCLO | _ | IICRST |  |
| Initial Value | 0    | 1   | 1    | 1   | 1    | 1 | 0      |  |
| R/W           | R/W  | R/W | R    | R/W | R    | _ | R/W    |  |

Rev.1.00 Sep. 08, 2005 Page 708 of 966

1

|   |        |   |     | This bit controls the issuance of start or stop in master mode.  |
|---|--------|---|-----|--|
|   |        |   |     | To issue a start condition, write 1 to BBSY ar SCP. A re-transmit start condition is issued ir way. To issue a stop condition, write 0 to BBS to SCP. This bit is always read as 1. If 1 is will data is not stored. |
| 5 | SDAO   | 1 | R   | This bit monitors the output level of SDA.   |
|   |        |   |     | 0: When reading, the SDA pin outputs a low   |
|   |        |   |     | 1: When reading the SDA pin outputs a high   |
| 4 | _      | 1 | R/W | Reserved   |
|   |        |   |     | The write value should always be 1.  |
| 3 | SCLO   | 1 | R   | This bit monitors the SCL output level.  |
|   |        |   |     | When reading and SCLO is 1, the SCL pin or high level. When reading and SCLO is 0, the outputs a low level.  |
| 2 | _      | 1 | _   | Reserved   |
|   |        |   |     | This bit is always read as 0.  |
| 1 | IICRST | 0 | R/W | IIC Control Module Reset   |
|   |        |   |     | This bit reset the IIC control module except the registers. If hang-up occurs because of community failure during I <sup>2</sup> C operation, by setting this bit  |
| 0 | _      | 1 | _   | Reserved   |
|   |        |   |     |  |

SCP

1

R/W

6



This bit is always read as 1.

a start condition. To issue a start or stop cond

the MOV instruction.

Start/Stop Condition Issue

REJ09

| WAIT | 0 | R/W | Wait Insertion  |
|------|---|-----|---|
|      |   |     | This bit selects whether to insert a wait after date transfer except for the acknowledge bit. When set to 1, after the falling of the clock for the last the low period is extended for two transfer clock. When this bit is cleared to 0, data and the ackribit are transferred consecutively with no waits. The setting of this bit is invalid in slave mode. |
| _    | 1 | _   | Reserved  |
| <br> | 1 |     | These bits are always read as 1.  |
| BCWP | 1 | R/W | BC Write Protect  |
|      |   |     | This bit controls the modification of the BC2 to bits. When modifying, this bit should be cleared and the MOV instruction should be used.   |
|      |   |     | 0: When writing, the values of BC2 to BC0 are   |
|      |   |     | 1: When reading, 1 is always read   |
|      |   |     | When writing, the settings of BC2 to BC0 are in   |
|      |   |     |   |

Initial

Value

0

R/W

R/W

Description

The write value should always be 0.

Reserved

**Bit Name** 

Bit

7

6

RENESAS

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 710 of 966

| 010: 3  |
|---|
| 011: 4  |
| 100: 5  |
| 101: 6  |
| 110: 7  |
| 111: 8  |
| I <sup>2</sup> C control module can be reset without settin |

# 16.3.4 I<sup>2</sup>C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge be transferred, and confirms the acknowledge bit to be received.

ports and initializing the registers.

| Bit           | 7   | 6    | 5   | 4     | 3    | 2    | 1     |  |
|---------------|-----|------|-----|-------|------|------|-------|--|
| Bit Name      | TIE | TEIE | RIE | NAKIE | STIE | ACKE | ACKBR |  |
| Initial Value | 0   | 0    | 0   | 0     | 0    | 0    | 0     |  |
| R/W           | R/W | R/W  | R/W | R/W   | R/W  | R/W  | R     |  |

|   |     |   |     | This bit enables or disables the transmit end in (TEI) request at the rising of the ninth clock wh TDRE bit in ICSR is set to 1. The TEI request canceled by clearing the TEND bit or the TEIE 0: Transmit end interrupt (TEI) request is disab 1: Transmit end interrupt (TEI) request is enab |
|---|-----|---|-----|---|
| 5 | RIE | 0 | R/W | Receive Interrupt Enable  |
|   |     |   |     | This bit enables or disables the receive full inte<br>(RXI) request when receive data is transferred  |

ICDRS to ICDRR and the RDRF bit in ICSR is The RXI request can be canceled by clearing t

0: Receive data full interrupt (RXI) request is d 1: Receive data full interrupt (RXI) request is e

This bit enables or disables the NACK receive (NAKI) request when the NACKF and AL bits i are set to 1. The NAKI request can be cancele clearing the NACKF or AL bit, or the NAKIE bit 0: NACK receive interrupt (NAKI) request is dis 1: NACK receive interrupt (NAKI) request is er

RDRF or RIE bit to 0.

NACK Receive Interrupt Enable

R/W

Rev.1.00 Sep. 08, 2005 Page 712 of 966

NAKIE

| 1 | ACKBR | 0 | R   | Receive Acknowledge   |
|---|-------|---|-----|---|
|   |       |   |     | In transmit mode, this bit stores the acknowle that are returned by the receive device. This be modified. |
|   |       |   |     | 0: Receive acknowledge = 0  |
|   |       |   |     | 1: Receive acknowledge = 1  |
| 0 | ACKBT | 0 | R/W | Transmit Acknowledge  |
|   |       |   |     | In receive mode, this bit specifies the bit to be the acknowledge timing.                                 |
|   |       |   |     | 0: 0 is sent at the acknowledge timing  |
|   |       |   |     | 1: 1 is sent at the acknowledge timing  |

suspended

# 16.3.5 I<sup>2</sup>C Bus Status Register (ICSR)

ICSR confirms the interrupt request flags and status.

| Bit           | 7    | 6    | 5    | 4     | 3    | 2   | 1   |
|---------------|------|------|------|-------|------|-----|-----|
| Bit Name      | TDRE | TEND | RDRF | NACKF | STOP | AL  | AAS |
| Initial Value | 0    | 0    | 0    | 0     | 0    | 0   | 0   |
| R/W           | R/W  | R/W  | R/W  | R/W   | R/W  | R/W | R/W |

REJ09

|   |       |   |     | <del> </del>   |
|---|-------|---|-----|--|
|   |       |   |     | <ul> <li>When the ninth clock of SCL rises while the<br/>flag is 1</li> </ul>  |
|   |       |   |     | [Clearing conditions]  |
|   |       |   |     | When 0 is written to this bit after reading Till   |
|   |       |   |     | <ul> <li>When data is written to ICDRT</li> </ul>  |
| 5 | RDRF  | 0 | R/W | Receive Data Register Full   |
|   |       |   |     | [Setting condition]  |
|   |       |   |     | <ul> <li>When receive data is transferred from ICD ICDRR</li> </ul>  |
|   |       |   |     | [Clearing conditions]  |
|   |       |   |     | When 0 is written to this bit after reading R  |
|   |       |   |     | <ul> <li>When data is read from ICDRR</li> </ul>   |
| 4 | NACKF | 0 | R/W | No Acknowledge Detection Flag  |
|   |       |   |     | [Setting condition]  |
|   |       |   |     | <ul> <li>When no acknowledge is detected from the<br/>device in transmission while the ACKE bit<br/>is set to 1</li> </ul> |
|   |       |   |     |  |

[Clearing condition] When 0 is written to this bit after reading S

Rev.1.00 Sep. 08, 2005 Page 714 of 966

0

3

**STOP** 

RENESAS

[Clearing condition]

[Setting condition]

transfer

Stop Condition Detection Flag

When 0 is written to this bit after reading N

When a stop condition is detected after framework

R/W

|   |     |   |     | mode while a start condition is detected   |
|---|-----|---|-----|--|
|   |     |   |     | [Clearing condition]   |
|   |     |   |     | When 0 is written to this bit after reading A  |
| 1 | AAS | 0 | R/W | Slave Address Recognition Flag   |
|   |     |   |     | In slave receive mode, this flag is set to 1 who frame following a start condition matches bits SVA0 in SAR. |
|   |     |   |     | [Setting conditions]   |
|   |     |   |     | <ul> <li>When the slave address is detected in sla<br/>receive mode</li> </ul>                               |
|   |     |   |     | <ul> <li>When the general call address is detected receive mode</li> </ul>                                   |
|   |     |   |     |  |

R/W

0

0

ADZ

[Clearing condition]

[Setting condition]

receive mode [Clearing condition]

REJ09

• When 0 is written to this bit after reading A

When the general call address is detected

When 0 is written to this bit after reading A

General Call Address Recognition Flag This bit is valid in slave receive mode.

disagree at the rising of SCL in master tra

When the SDA pin outputs a high level in

| Bit Name | Value       | R/W               | Description   |
|----------|-------------|-------------------|---|
| SVA6 to  | A6 to 0 R/W |                   | Slave Address 6 to 0  |
| SVA0     |             |                   | These bits set a unique address differing from addresses of other slave devices connected to bus. |
| _        | 0           | R/W               | Reserved  |
|          |             |                   | Although this bit is readable/writable, only 0 sh written to.                                     |
|          |             | SVA6 to 0<br>SVA0 | SVA6 to 0 R/W<br>SVA0   |

## 16.3.7 I<sup>2</sup>C Bus Transmit Data Register (ICDRT)

Initial

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT of space in the I<sup>2</sup>C bus shift register, it transfers the transmit data which has been written to to ICDRS and starts transmitting data. If the next data is written to ICDRT during transmidate to ICDRS, continuous transmission is possible.

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

R/W

# I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is an 8-bit write-only register that is used to transmit/receive data. In transmission transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, transferred from ICDRS to ICDRR after one by of data is received. This register cannot from the CPU.

| Bit           | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
|---------------|---|---|---|---|---|---|---|--|
| Bit Name      |   |   |   |   |   |   |   |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| R/W           | W | W | W | W | W | W | W |  |

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

REJ09




Figure 16.3 I<sup>2</sup>C Bus Formats

n1 and n2: Transfer bit count (n1 and n2 = 1 to m1 and m2: Transfer frame count (m1 and m2




Figure 16.4 I<sup>2</sup>C Bus Timing

[Legend]

 $R/\overline{W}$ :

S: Start condition. The master device drives SDA from high to low while SCL is high

SLA: Slave address

Indicates the direction of data transfer; from the slave device to the master devic  $R/\overline{W}$  is 1, or from the master device to the slave device when  $R/\overline{W}$  is 0.

A:

Acknowledge. The receive device drives SDA low.

DATA: Transferred data

Rev.1.00 Sep. 08, 2005 Page 718 of 966

Stop condition. The master device drives SDA from low to high while SCL is hi P:

RENESAS

REJ09B0219-0100

- instruction. (The start condition is issued.) This generates the start condition. 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first b
- the slave address and R/W) to ICDRT. After this, when TDRE is automatically clear data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR:
- at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to conf the slave device has been selected. Then, write the second byte data to ICDRT. Whe is 1, the slave device has not been acknowledged, so issue a stop condition. To issue condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a lo until the transmit data is prepared or the stop condition is issued.
  - 5. The transmit data after the second byte is written to ICDRT every time TDRE is set. 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the
    - byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1) receive device while CKE in ICIER is 1. Then, issue the stop condition to clear TEN
  - NACKF. 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mo

REJ09




Figure 16.5 Master Transmit Mode Operation Timing 1




Figure 16.6 Master Transmit Mode Operation Timing 2

Rev.1.00 Sep. 08, 2005 Page 720 of 966 REJ09B0219-0100



- specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.
- 3. After the reception of the first frame data is completed, the RDRF bit in ICSR is set rising of the ninth receive clock pulse. At this time, the received data is read by read ICDRR. At the same time, RDRF is cleared.
  - RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other prowhile RDRF is 1, SCL is fixed to a low level until ICDRR is read.

4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 e

- 5. If the next frame is the last receive data, set the RCVD bit in ICCR1 before reading This enables the issuance of the stop condition after the next reception.
  - 6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop is issued.
  - 7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.
  - 8. The operation returns to the slave receive mode.




Figure 16.7 Master Receive Mode Operation Timing 1

User processing [5] Set RCVD then read ICDRR [6] Issue stop condition [7] Read ICDRR and clear RCVD [8] Set slave re

Figure 16.8 Master Receive Mode Operation Timing 2

### 16.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device the receive clock pulse and returns an acknowledge signal. Figures 16.9 and 16.10 show operation timings in slave transmit mode. The transmission procedure and operations in transmit mode are described below.

- Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1
   ACKBIT in ICIER, and perform other initial settings. Set the MST and TRS bits in 1
   select slave receive mode, and wait until the slave address matches.
   When the slave address matches in the first frame following the detection of the star
- condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, rising of the ninth clock pulse. At this time, if the eighth bit data (R/W) is 1, TRS in and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode autom. The continuous transmission is performed by writing the transmit data to ICDRT every transmit set.

3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICS

- 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for end processing, and read ICDRR (dummy read) to free SCL.
- 5. Clear TDRE.



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 16.9 Slave Transmit Mode Operation Timing 1

REJ09B0219-0100






Figure 16.10 Slave Transmit Mode Operation Timing 2

the slave address outputs the level specified by ACKBT in ICIER to SDA, at the risin ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy rea (Since the read data shows the slave address and  $R/\overline{W}$ , it is not used).

- 3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is 1 fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) s before reading ICDRR to be returned to the master device is reflected in the next tran frame.
- 4. The last byte data is read by reading ICDRR.




Figure 16.11 Slave Receive Mode Operation Timing 1




Figure 16.12 Slave Receive Mode Operation Timing 2

### 16.4.6 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before latched internally. Figure 16.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input (or SDA) is sampled on the system clock, but is not passed forward to the next circuit us outputs of both latches agree. If they do not agree, the previous value is held.




Figure 16.13 Block Diagram of Noise Canceler



Rev.1.00 Sep. 08, 2005 Pag

REJ09




Figure 16.14 Sample Flowchart of Master Transmit Mode

Rev.1.00 Sep. 08, 2005 Page 728 of 966

REJ09B0219-0100






Figure 16.15 Sample Flowchart for Master Receive Mode

For one-byte reception, steps [2] to [6] do not need to be executed. After step [1], execute step [7]

In step [8], read ICDRR (dummy read).




Figure 16.16 Sample Flowchart for Slave Transmit Mode

REJ09B0219-0100






Figure 16.17 Sample Flowchart for Slave Receive Mode

| Receive Data Full | RXI  | $(RDRF = 1) \cdot (RIE = 1)$                   |
|-------------------|------|--|
| Stop Recognition  | STPI | $(STOP = 1) \cdot (STIE = 1)$                  |
| NACK Detection    | MAKI | $\{(NACKF = 1) + (AL = 1)\} \cdot (NAKIE = 1)$ |
| Arbitration Lost  |      |  |
|                   |      |  |

### 16.6 **Bit Synchronous Circuit**

This module has a possibility that the high-level period is shortened in the two states described in the two state below.

In master mode,

- When SCL is driven low by the slave device
- When the rising speed of SCL is lowered by the load on the SCL line (load capacitant pull-up resistance)

Therefore, this module monitors SCL and communicates bit by bit in synchronization.

Figure 16.18 shows the timing of the bit synchronous circuit, and Table 16.4 shows the ti SCL output changes from low to Hi-Z and the period which SCL is monitored.

Table 16.4 Time for Monitoring SCL

| CKS3 | CKS2 | Time for Monitoring SCL |  |
|------|------|-------------------------|--|
| 0    | 0    | 7.5 tcyc                |  |
|      | 1    | 19.5 tcyc               |  |
| 1    | 0    | 17.5 tcyc               |  |
|      | 1    | 41.5 tcyc               |  |

# 16.7 Usage Notes

1. Confirm the ninth falling edge of the clock before issuing a stop or a repeated start c.

The ninth falling edge can be confirmed by monitoring the SCLO bit in the I<sup>2</sup>C bus of

register B (ICCRB).

the stop or repeated start condition may be issued incorrectly.

— The rising time of the SCL signal exceeds the time given in section 16.6, Bit Syr.

Circuit, because of the load on the SCL bus (load capacitance or pull-up resistance)

— The bit synchronous circuit is activated because a slave device holds the SCL bu

If a stop or a repeated start condition is issued at certain timing in either of the follow

- during the eighth clock.
- 2. The WAIT bit in the I²C bus mode register (ICMR) must be held 0.
  If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than transfer clock cycle during the eighth clock, the high level period of the ninth clock shorter than a given period.

Rev.1.00 Sep. 08, 2005 Page 734 of 966 REJ09B0219-0100

RENESAS

- Eight input channels
- Conversion time: 7.6 µs per channel (at 35-MHz operation)
- Two kinds of operating modes
  - Single mode: Single-channel A/D conversion
- Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Eight data registers
- A/D conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three types of conversion start
  - Conversion can be started by software, a conversion start trigger by the 16-bit timer (TPU) or 8-bit timer (TMR), or an external trigger signal.
- Interrupt source
  - A/D conversion end interrupt (ADI) request can be generated.
- Module stop mode can be set

Rev.1.00 Sep. 08, 2005 Pag

REJ09




Figure 17.1 Block Diagram of A/D Converter

REJ09B0219-0100



| Analog input pin 3             | ANS              | mput  |
|--------------------------------|------------------|-------|
| Analog input pin 4             | AN4              | Input |
| Analog input pin 5             | AN5              | Input |
| Analog input pin 6             | AN6              | Input |
| Analog input pin 7             | AN7              | Input |
| A/D external trigger input pin | ADTRG0           | Input |
| Analog power supply pin        | $AV_cc$          | Input |
| Analog ground pin              | AV <sub>ss</sub> | Input |

Vref

Input

### 17.3 **Register Descriptions**

Reference voltage pin

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D data register E (ADDRE)
- A/D data register F (ADDRF)
- A/D data register G (ADDRG)
- A/D data register H (ADDRH)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

External trigger input for starting A/D of

A/D conversion reference voltage

Analog block power supply

Analog block ground

| Bit           | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|
| Bit Name      |    |    |    |    |    |    |   |   |   |   | _ | _ |   | _ | - |
| Initial Value | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W           | R  | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R |

Table 17.2 Analog Input Channels and Corresponding ADDR Registers

| Analog Input Channel | A/D Data Register Which Stores Conversion Resu |
|----------------------|--|
| AN0                  | ADDRA  |
| AN1                  | ADDRB  |
| AN2                  | ADDRC  |
| AN3                  | ADDRD  |
| AN4                  | ADDRE  |
| AN5                  | ADDRF  |
| AN6                  | ADDRG  |
| AN7                  | ADDRH  |

|   |      |   |     | <ul> <li>When 0 is written after reading ADF = 1</li> </ul>   |
|---|------|---|-----|---|
|   |      |   |     | <ul> <li>When the DMAC or DTC is activated by an<br/>interrupt and ADDR is read</li> </ul>  |
| 6 | ADIE | 0 | R/W | A/D Interrupt Enable  |
|   |      |   |     | When this bit is set to 1, ADI interrupts by ADF enabled.   |
| 5 | ADST | 0 | R/W | A/D Start   |
|   |      |   |     | Clearing this bit to 0 stops A/D conversion, and converter enters wait state.   |
|   |      |   |     | Setting this bit to 1 starts A/D conversion. In sir this bit is cleared to 0 automatically when A/D con the specified channel ends. In scan mode, A conversion continues sequentially on the specific channels until this bit is cleared to 0 by software or hardware standby mode. |
| 4 |      | 0 | R   | Reserved  |
|   |      |   |     | This is a read-only bit and cannot be modified.   |
|   |      |   |     |   |

Initial

Value

0

**Bit Name** 

ADF

R/W

R/(W)\*

Description

A/D End Flag

[Setting conditions]

in scan mode [Clearing conditions]

A status flag that indicates the end of A/D conv

When A/D conversion ends in single mode When A/D conversion ends on all specified

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Bit

7



0101. ANS
0110: AN6
0111: AN7
1XXX: Setting prohibited

When SCANE = 1 and SCANS = 0
0000: AN0
0001: AN0 and AN1
0010: AN0 to AN2
0011: AN0 to AN3
0100: AN4
0101: AN4 and AN5
0110: AN4 to AN6
0111: AN4 to AN7
1XXX: Setting prohibited

1XXX: Setting prohibitedWhen SCANE = 1 and SCANS = 1 0000: AN0

0010: AN0 to AN2 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6 0111: AN0 to AN7

0001: AN0 and AN1

1XXX: Setting prohibited

[Legend]

X: Don't care

Note: \* Only 0 can be written to this bit, to clear the flag.

Rev.1.00 Sep. 08, 2005 Page 740 of 966

REJ09B0219-0100



|   |       |   |     | enabled  |
|---|-------|---|-----|--|
|   |       |   |     | <ol> <li>A/D conversion start by external trigger fror<br/>enabled</li> </ol>                      |
|   |       |   |     | 11: A/D conversion start by the ADTRG0 pin is  |
| 5 | SCANE | 0 | R/W | Scan Mode  |
| 4 | SCANS | 0 | R/W | These bits select the A/D conversion operating   |
|   |       |   |     | 0X: Single mode  |
|   |       |   |     | <ol> <li>Scan mode. A/D conversion is performed<br/>continuously for channels 1 to 4.</li> </ol>   |
|   |       |   |     | 11: Scan mode. A/D conversion is performed continuously for channels 1 to 8.                       |
| 3 | CKS1  | 0 | R/W | Clock Select 1 and 0   |
| 2 | CKS0  | 0 | R/W | These bits set the A/D conversion time. Set bits and CKS0 only while A/D conversion is stopped 0). |
|   |       |   |     | 00: A/D conversion time = 530 states (max)   |
|   |       |   |     | 01: A/D conversion time = 266 states (max)   |
|   |       |   |     | 10: A/D conversion time = 134 states (max)   |
|   |       |   |     |  |

DIT

7

6

DIT Maille

TRGS1

TRGS0

value

0

0

K/VV

R/W

R/W

Description

Timer Trigger Select 1 and 0

conversion by a trigger signal.

These bits select enabling or disabling of the st

00: A/D conversion start by external trigger is d 01: A/D conversion start by external trigger from

11: A/D conversion time = 68 states (max)

Rev.1.00 Sep. 08, 2005 Pag

REJ09

RENESAS

#### 17.4 **Operation**

The A/D converter operates by successive approximation with 10-bit resolution. It has tw operating modes: single mode and scan mode. When changing the operating mode or ana channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0 to halt A conversion. The ADST bit can be set to 1 at the same time as the operating mode or analogous conversion. channel is changed.

#### 17.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the analog input of the s single channel.

- 1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is s software or an external trigger input. 2. When A/D conversion is completed, the A/D conversion result is transferred to the
- corresponding A/D data register of the channel.
- 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE b to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters wait state

RENESAS




Figure 17.2 Example of A/D Converter Operation (Single Mode, Channel 1 Se

Note: \* ↓ indicates the timing of instruction execution by software.

#### 17.4.2 Scan Mode

when CH3 = B'0.

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight channels.

- 1. When the ADST bit in ADCSR is set to 1 by software, TPU, TMR, or an external tri input, A/D conversion starts on the first channel in the group. Consecutive A/D conv a maximum of four channels (SCANE and SCANS = B'10) or on a maximum of eig channels (SCANE and SCANS = B'11) can be selected. When consecutive A/D con performed on four channels, A/D conversion starts on AN4 when CH3 and CH2 = B
- 2. When A/D conversion for each channel is completed, the A/D conversion result is so transferred to the corresponding ADDR of each channel.



consecutive A/D conversion is performed on eight channels, A/D conversion starts of




Figure 17.3 Example of A/D Conversion (Scan Mode, Three Channels (AN0 to AN2) Selected)

Rev.1.00 Sep. 08, 2005 Page 744 of 966



In scan mode, the values given in table 17.3 apply to the first conversion time. The value table 17.4 apply to the second and subsequent conversions. In either case, bits CKS1 and ADCR should be set so that the conversion time is within the ranges indicated by the A/conversion characteristics.




Figure 17.4 A/D Conversion Timing



**Table 17.4** A/D Conversion Characteristics (Scan Mode)

| CKS1 | CKS0 | Conversion Time (Number of States) |
|------|------|------------------------------------|
| 0    | 0    | 512 (Fixed)                        |
|      | 1    | 256 (Fixed)                        |
| 1    | 0    | 128 (Fixed)                        |
|      | 1    | 64 (Fixed)                         |

## 17.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to ADCR, an external trigger is input from the ADTRG0 pin. A/D conversion starts when the bit in ADCSR is set to 1 on the falling edge of the ADTRG0 pin. Other operations, in bot and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure shows the timing.




Figure 17.5 External Trigger Input Timing

Rev.1.00 Sep. 08, 2005 Page 746 of 966



## 17.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes.

Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 17.6).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion chara when the digital output changes from the minimum voltage value B'0000000000 (H' B'0000000001 (H'001) (see figure 17.7).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion chara when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FE) figure 17.7).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero verthe full-scale voltage. Does not include the offset error, full-scale error, or quantization (see figure 17.7).

Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offs full-scale error, quantization error, and nonlinearity error.



Rev.1.00 Sep. 08, 2005 Pag




Figure 17.6 A/D Conversion Accuracy Definitions




Figure 17.7 A/D Conversion Accuracy Definitions



This LSI's analog input is designed so that the conversion accuracy is guaranteed for an signal for which the signal source impedance is  $10 \text{ k}\Omega$  or less. This specification is provenable the A/D converter's sample-and-hold circuit input capacitance to be charged with sampling time; if the sensor output impedance exceeds  $10 \text{ k}\Omega$ , charging may be insufficed may not be possible to guarantee the A/D conversion accuracy. However, if a large capar provided externally for conversion in single mode, the input load will essentially comprethe internal input resistance of  $10 \text{ k}\Omega$ , and the signal source impedance is ignored. Hower a low-pass filter effect is obtained in this case, it may not be possible to follow an analog with a large differential coefficient (e.g.,  $5 \text{ mV/\mu}\text{s}$  or greater) (see figure 17.8). When cookingh-speed analog signal or conversion in scan mode, a low-impedance buffer should be




Figure 17.8 Example of Analog Input Circuit

#### 17.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may advaffect absolute accuracy. Be sure to make the connection to an electrically stable GND s AVss.

Care is also required to insure that digital signals on the board do not interfere with filte and filter circuits do not act as antennas.



Rev.1.00 Sep. 08, 2005 Pag

Vref setting range

The reference voltage at the Vref pin should be set in the range  $Vref \le AVcc$ .

### 17.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible and layout in which digital circuit signal lines and analog circuit signal lines cross or are proximity should be avoided as far as possible. Failure to do so may result in incorrect or of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input pins (AN0 to AN7), analog refere power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). Als analog ground (AVss) should be connected at one point to a stable ground (Vss) on the b

#### 17.7.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an surge at the analog input pins (AN0 to AN7) should be connected between AVcc and AV shown in figure 17.9. Also, the bypass capacitors connected to AVcc and the filter capaciton connected to the AN0 to AN7 pins must be connected to AVss.

If a filter capacitor is connected, the input currents at the AN0 to AN7 pins are averaged, error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if current charged and discharged by the capacitance of the sample-and-hold circuit in the A converter exceeds the current input via the input impedance (R<sub>in</sub>), an error will arise in the input pin voltage. Careful consideration is therefore required when deciding the circuit consideration is therefore required when deciding the circuit consideration is therefore required when deciding the circuit consideration is the converted to the consideration is the converted to the converted to the circuit consideration is the converted to the converted to the circuit consideration is the converted to the circuit converted to the converted to the converted to the converted to the circuit converted to the converte






Figure 17.9 Example of Analog Input Protection Circuit

**Table 17.6 Analog Pin Specifications** 

| Item                                | Min | Max | Unit |
|-------------------------------------|-----|-----|------|
| Analog input capacitance            | _   | 20  | pF   |
| Permissible signal source impedance | _   | 5   | kΩ   |




Figure 17.10 Analog Input Pin Equivalent Circuit

## 17.7.7 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog i retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, Targes of the transfer of t



Rev.1.00 Sep. 08, 2005 Pag REJ09

Rev.1.00 Sep. 08, 2005 Page 752 of 966



Module stop mode can be set




Figure 18.1 Block Diagram of D/A Converter

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

| Analog output pin o | DAU | Output | Channel o analog output |
|---------------------|-----|--------|-------------------------|
| Analog output pin 1 | DA1 | Output | Channel 1 analog output |
|                     |     |        |                         |

## 18.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

## 18.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR0 and DADR1 are 8-bit readable/writable registers that store data to which D/A co is to be performed. Whenever an analog output is enabled, the values in DADR are convecutput to the analog output pins.

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   |  |
|---------------|-----|-----|-----|-----|-----|-----|-----|--|
| Bit Name      |     |     |     |     |     |     |     |  |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   |  |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |



|   |       |   |     | of channel 1 (DA1) is enabled.  |
|---|-------|---|-----|---|
| 6 | DAOE0 | 0 | R/W | D/A Output Enable 0   |
|   |       |   |     | Controls D/A conversion and analog output.  |
|   |       |   |     | 0: Analog output of channel 0 (DA0) is disabled   |
|   |       |   |     | 1: D/A conversion of channel 0 is enabled. Ana of channel 0 (DA0) is enabled.   |
| 5 | DAE   | 0 | R/W | D/A Enable  |
|   |       |   |     | Used together with the DAOE0 and DAOE1 bits D/A conversion. When this bit is cleared to 0, D conversion is controlled independently for chan 1. When this bit is set to 1, D/A conversion for and 1 is controlled together. |
|   |       |   |     | Output of conversion results is always controlle  |

Ыt

4 to 0

7

Bit Name

DAOE1

value

0

All 1

R

K/VV

R/W

Description

D/A Output Enable 1

Controls D/A conversion and analog output. 0: Analog output of channel 1 (DA1) is disabled 1: D/A conversion of channel 1 is enabled. Ana

DAOE0 and DAOE1 bits. For details, see Table

These are read-only bits and cannot be modified

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Control of D/A Conversion.



Reserved

|   |   | Analog output of channels 0 and 1 (DA0 and DA1) is enabled.                               |
|---|---|---|
| 0 | 0 | D/A conversion of channels 0 and 1 is enabled.  |
|   |   | Analog output of channels 0 and 1 (DA0 and DA1) is disabled.                              |
|   | 1 | D/A conversion of channels 0 and 1 is enabled.  |
|   |   | Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled. |
| 1 | 0 | D/A conversion of channels 0 and 1 is enabled.  |
|   |   | Analog output of channel 0 (DA0) is disabled and an output of channel 1 (DA1) is enabled. |
|   | 1 | D/A conversion of channels 0 and 1 is enabled.  |
|   |   | Analog output of channels 0 and 1 (DA0 and DA1) is enabled.                               |
|   |   |   |

1

1

RENESAS

Analog output of channel 0 (DA0) is disabled and ar

D/A conversion of channels 0 and 1 is enabled.

output of channel 1 (DA1) is enabled.

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 756 of 966

from the analog output pin DA0 after the conversion time t<sub>DCONV</sub> has elapsed. The corresult continues to be output until DADR0 is written to again or the DAOE0 bit is cl. The output value is expressed by the following formula:

Contents of DADR/256  $\times$  V<sub>ref</sub>

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time  $t_{DCONV}$  has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 18.2 Example of D/A Converter Operation



Rev.1.00 Sep. 08, 2005 Pag

When this LSI enters software standby mode with D/A conversion enabled, the D/A outpretained, and the analog power supply current is equal to as during D/A conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, TR TRGS0 bits all to 0 to disable D/A conversion.

Rev.1.00 Sep. 08, 2005 Page 758 of 966 REJ09B0219-0100

RENESAS

| Flash memory version | H8SX/1653 | 40 kbytes   | H'FF2000 to H' |
|----------------------|-----------|-------------|----------------|
|                      | H8SX/1654 | <del></del> |                |
|                      |           |             |                |
|                      |           |             |                |
|                      |           |             |                |
|                      |           |             |                |
|                      |           |             |                |
|                      |           |             |                |

Rev.1.00 Sep. 08, 2005 Page 760 of 966



- Programming/erasing interface by the download of on-chip program
- This LSI has a programming/erasing program. After downloading this program to the RAM, programming/erasing can be performed by setting the parameters.
  - Programming/erasing time
    - Programming time: 3 ms (typ) for 128-byte simultaneous programming Erasing time: 2000 ms (typ) per 1 block (64 kbytes)
  - Number of programming
  - The number of programming can be up to 100 times at the minimum. (1 to 100 time guaranteed.) • Three on-board programming modes
  - SCI boot mode: Using the on-chip SCI 4, the user MAT can be programmed/e.

SCI boot mode, the bit rate between the host and this LSI can be automatically.

USB boot mode: Using the on-chip USB, the user MAT can be programmed/era User program mode: Using a desired interface, the user MAT can be programmed/en • Off-board programming mode

- Programmer mode: Using a PROM programmer, the user MAT can be programmed • Programming/erasing protection
- Protection against programming/erasing of the flash memory can be set by hardware protection, software protection, or error protection.
- Flash memory emulation function using the on-chip RAM

Realtime emulation of the flash memory programming can be performed by overlay of the flash memory (user MAT) area and the on-chip RAM.







Figure 20.1 Block Diagram of Flash Memory



- completed.

  1. Programming and erasure is started.
- Programming and erasure is started.
   Programming and erasure is completed.

Figure 20.2 Mode Transition of Flash Memory

| Program data transfer   | From host via SCI                   | From host via<br>USB          | From desired device via RAM                         | Via prog |
|-------------------------|-------------------------------------|-------------------------------|---|----------|
| RAM emulation           | ×                                   | ×                             | 0   | ×        |
| Reset initiation MAT    | Embedded<br>program storage<br>area | Embedded program storage area | User MAT  | _        |
| Transition to user mode | Changing mode and reset             | Changing mode and reset       | Completing<br>Programming/<br>erasure* <sup>3</sup> | _        |

 $O^{*1}$ 

0


×

Notes: 1. All-erasure is performed. After that, the specified block can be erased.

All-erasure is performed. After that, the specified block can be erased.
 In this LSI, the user programming mode is defined as the period from the timin program concerning programming and erasure is started to the timing when the program is completed. For details on a program concerning programming and see section 20.7.3, User Program Mode.

Rev.1.00 Sep. 08, 2005 Page 764 of 966

Block division erasure O\*1



H'008000 | H'008001 | H'008002

H'00FF80 | H'00FF81 | H'00FF82

H'010000 ¦ H'010001 ¦ H'010002

H'01FF80 H'01FF81 H'01FF82

H'020000 · H'020001 · H'020002

H'0AFF80 H'0AFF81 H'0AFF82

H'050000 H'050001 H'050002

H'05FF80 | H'05FF81 | H'05FF82 |

EB8

FB10

EB13

Erase unit: 32 kbytes

Erase unit: 64 kbytes

Erase unit: 64 kbytes

Figure 20.3 Block Structure of User MAT



←Programming unit: 128 bytes

←Programming unit: 128 bytes→

←Programming unit: 128 bytes→

←Programming unit: 128 bytes-

H'00

H'00I

H'01


H'01I

H'02

H'0A

H'05

H'05I



H'07FF80 | H'07FF81 | H'07FF82

H'000F

H'001F

H'0020

H'002F

H'003F

H'0040

H'004F

H'0050

H'005F H'0060

H'006F

H'007F

H'00FF

H'0100

H'0AFI

! H'07FF

Figure 20.4 Block Structure of User MAT

REJ09B0219-0100

Erase unit: 64 kbytes




Figure 20.5 Procedure for Creating Procedure Program

#### (1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip F on-chip program to be downloaded is selected by the programming/erasing interface registart address of the on-chip RAM where an on-chip program is downloaded is specified flash transfer destination address register (FTDAR).



Rev.1.00 Sep. 08, 2005 Pag REJ09

#### (5) Initialization of Programming/Erasing

A pulse with the specified period must be applied when programming or erasing. The spe pulse width is made by the method in which wait loop is configured by the CPU instructi Accordingly, the operating frequency of the CPU needs to be set before programming/era operating frequency of the CPU is set by the programming/erasing interface parameter.

#### **(4) Execution of Programming/Erasing**

units when programming. The block to be erased is specified with the erase block number erase-block units when erasing. Specifications of the start address of the programming de program data, and erase block number are performed by the programming/erasing interfa parameters, and the on-chip program is initiated. The on-chip program is executed by usi JSR or BSR instruction and executing the subroutine call of the specified address in the control of the specified address in t RAM. The execution result is returned to the programming/erasing interface parameter.

The start address of the programming destination and the program data are specified in 1.

The area to be programmed must be erased in advance when programming flash memory interrupts are disabled during programming/erasing.

#### **(5)** When Programming/Erasing is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasing can be realized by updating the start address of the programming de and program data, or the erase block number. Since the downloaded on-chip program is l on-chip RAM even after programming/erasing completes, download and initialization are required when the same processing is executed consecutively.

RENESAS

| RxD4       | Input  | Serial receive data input (used in SCI boot mode)            |
|------------|--------|--|
| USD+, USD- | I/O    | USB data I/O (used in USB boot mode)                         |
| VBUS       | Input  | USB cable connection/disconnection detect (used in USB to    |
| РМ3        | Input  | USB bus power mode/self power mode setting (used in US mode) |
| PM4        | Output | D+ pull-up control (used in USB boot mode)                   |
|            |        |  |

SCI boot mode/USB boot mode setting (for boot mode setting by MD2 to MD0)

Serial transmit data output (used in SCI boot mode)

PM2

TxD4

Input

Output

REJ09

Rev.1.00 Sep. 08, 2005 Pag

• Flash transfer destination address register (FTDAR)

#### **Programming/Erasing Interface Parameters:**

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

There are several operating modes for accessing the flash memory. Respective operating registers, and parameters are assigned to the user MAT. The correspondence between operating modes and registers/parameters for use is shown in table 20.3.

Rev.1.00 Sep. 08, 2005 Page 770 of 966



| parameters | FPFR          | _     | 0 | 0 | 0 | _ |   |
|------------|---------------|-------|---|---|---|---|---|
|            | FPEFEQ        | _     | 0 | _ | _ | _ |   |
|            |               | FMPAR | _ | _ | 0 | _ | _ |
|            |               | FMPDR | _ | _ | 0 | _ | _ |
|            |               | FEBS  | _ | _ | _ | 0 | _ |
|            | RAM emulation | RAMER | _ | _ | _ | _ | _ |
|            |               |       |   |   |   |   |   |

# 20.6.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a power-on reset.

# (1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the oppogram to be downloaded to the on-chip RAM.

| Bit           | 7 | 6 | 5 | 4    | 3 | 2 | 1 |  |
|---------------|---|---|---|------|---|---|---|--|
| Bit Name      | _ | _ | _ | FLER | _ | _ | _ |  |
| Initial Value | 1 | 0 | 0 | 0    | 0 | 0 | 0 |  |
| R/W           | R | R | R | R    | R | R | R |  |

flash memory, the reset must be released after input period (period of  $\overline{RES} = 0$ ) of at least 100 0: Flash memory operates normally (Error pro invalid) [Clearing condition] · At a power-on reset 1: An error occurs during programming/erasin memory (Error protection is valid) [Setting conditions] When an interrupt, such as NMI, occurs du programming/erasing. · When the flash memory is read during programming/erasing (including a vector rean instruction fetch).

When the SLEEP instruction is executed du programming/erasing (including software st

mode). · When a bus master other than the CPU, su

DMAC and DTC, obtains bus mastership du programming/erasing.

These are read-only bits and cannot be modified

R

All 0

Rev.1.00 Sep. 08, 2005 Page 772 of 966

REJ09B0219-0100

3 to 1

RENESAS

Reserved

immediately after setting this bit to 1. All interr be disabled during download. This bit is cleared when download is completed.

During program download initiated with this bi particular processing which accompanies ban

switching of the program storage area is exec Before a download request, initialize the VBR to H'00000000. After download is completed, contents can be changed. 0: Download of the programming/erasing pro

not requested.

[Clearing condition]

- When download is completed
- 1: Download of the programming/erasing pro requested.
- [Setting conditions] (When all of the following are satisfied)
  - Not in RAM emulation mode (the RAMS b
- RAMER is cleared to 0)
- H'A5 is written to FKEY

Note:

|   |      |   |     | These are read-only bits and cannot be modifie |
|---|------|---|-----|--|
| 0 | PPVS | 0 | R/W | Program Pulse Verify                           |
|   |      |   |     | Selects the programming program to be download |
|   |      |   |     | 0: Programming program is not selected.        |
|   |      |   |     | [Clearing condition]                           |
|   |      |   |     | When transfer is completed                     |

Reserved

1: Programming program is selected.

# (3) Flash Erase Code Select Register (FECS)

All 0

R

7 to 1

FECS selects the erasing program to be downloaded.

| Bit       |         | 7                | 6   | 5            | 4   | 3                                      | 2          | 1 |     |
|-----------|---------|------------------|-----|--------------|---|--|------------|---|-----|
| Bit Na    | me      | _                | _   | _            | _   | _                                      | _          | _ | E   |
| Initial \ | /alue   | 0                | 0   | 0            | 0   | 0                                      | 0          | 0 |     |
| R/W       |         | R                | R   | R            | R   | R                                      | R          | R | I   |
| Bit       | Bit Nan | Initi<br>ne Valu |     | /W D         | escription  |  |            |   |     |
| 7 to 1    | _       | All C            | ) R |              | Reserved These are read-only bits and cannot be modified      |  |            |   |     |
| 0         | EPVB    | 0                | R   | S<br>0<br>[0 | rase Pulse elects the e : Erasing pu Clearing cou /hen transf | erasing pro<br>rogram is i<br>ndition] | ogram to b |   | ded |

Rev.1.00 Sep. 08, 2005 Page 774 of 966



1: Erasing program is selected.

| КЭ | U | IT/ VV | writter   | en, the SCO bit cannot be set to 1. There  |  |  |  |
|----|---|--------|---|--|--|--|--|
| K4 | 0 | R/W    |   | p program cannot be downloaded to the  |  |  |  |
| K3 | 0 | R/W    | RAM.  |  |  |  |  |
| K2 | 0 | R/W    | Only when H'5A is written can programming, the flash memory be executed. When a valu H'5A is written, even if the programming/erasing or performed. |  |  |  |  |
| K1 | 0 | R/W    |   |  |  |  |  |
| K0 | 0 | R/W    |   |  |  |  |  |
|    |   |        | H'A5:   | Writing to the SCO bit is enabled. (The cannot be set to 1 when FKEY is a valuthan H'A5.)                          |  |  |  |
|    |   |        | H'5A:   | Programming/erasing of the flash mem enabled. (When FKEY is a value other H'A5, the software protection state is e |  |  |  |
|    |   |        | H'00:   | Initial value  |  |  |  |
|    |   |        |   |  |  |  |  |

R/W

R/W

R/W

R/W

Description

When H'A5 is written to FKEY, writing to the S FCCS is enabled. When a value other than H'

Key Code

Bit

7

6

5

4

3

2

1

0

Bit Name Value

0

0

0

K7

K6

K5

REJ09

Rev.1.00 Sep. 08, 2005 Pag

|      |                          |                                    | the start a  | ddress specified by bits TDA6 to TDA  |  |  |  |
|------|--------------------------|------------------------------------|--|---|--|--|--|
|      |                          |                                    | set in bits<br>H'02 wher<br>in FCCS to<br>before set   | dress error is determined by whether TDA6 to TDA0 is within the range of a download is executed by setting the one of 1. Make sure that this bit is cleared ting the SCO bit to 1 and the value safe to TDA0 should be within the rangonal.   |  |  |  |
|      |                          |                                    | 0: The value the rang  | ue specified by bits TDA6 to TDA0 is<br>ge.   |  |  |  |
|      |                          |                                    |  | ue specified by bits TDA6 to TDA0 is<br>id H'FF and download has stopped.   |  |  |  |
| TDA6 | 0                        | R/W                                | Transfer D   | estination Address  |  |  |  |
| TDA5 | 0                        | R/W                                | Specifies the on-chip RAM start address of download destination. A value between H'0   |   |  |  |  |
| TDA4 | 0                        | R/W                                |  |   |  |  |  |
| TDA3 | 0                        | R/W                                | and up to 4 kbytes can be specified as the of the on-chip RAM.   |   |  |  |  |
| TDA2 | 0                        | R/W                                |  | H'FF9000 is specified as the star   |  |  |  |
| TDA1 | 0                        | R/W                                | 1100.  | address.  |  |  |  |
| TDA0 | 0                        | R/W                                | H'01:  | H'FFA000 is specified as the sta address.   |  |  |  |
|      |                          |                                    | H'02:  | H'FFB000 is specified as the sta address.   |  |  |  |
|      |                          |                                    | H'03 to H'   | 7F: Setting prohibited.<br>(Specifying a value from H'03 to<br>the TDER bit to 1 and stops dow<br>the on-chip program.)   |  |  |  |
|      | TDA5 TDA4 TDA3 TDA2 TDA1 | TDA5 0 TDA4 0 TDA3 0 TDA2 0 TDA1 0 | TDA5       0       R/W         TDA4       0       R/W         TDA3       0       R/W         TDA2       0       R/W         TDA1       0       R/W | A start add set in bits H'02 when in FCCS to before set by bits TD H'00 to H'0 0: The valuation the range 1: The valuation H'03 and TDA5 0 R/W Specifies to TDA4 0 R/W download and up to so of the on-company of |  |  |  |

R/W

R/W

Description

Transfer Destination Address Setting Error This bit is set to 1 when an error has occurred in



Bit

7

Bit Name Value

0

**TDER** 

is written in R0. The programming/erasing interface parameters are used in download co initialization before programming or erasing, programming, and erasing. Table 20.4 sho usable parameters and target modes. The meaning of the bits in the flash pass and fail re parameter (FPFR) varies in initialization, programming, and erasure.

**Table 20.4 Parameters and Target Modes** 

Initialization

**Download** 

**Parameter** 

| DPFR   | 0 | _ | _ | _ | R/W | Undefined | On |
|--------|---|---|---|---|-----|-----------|----|
| FPFR   | 0 | 0 | 0 | 0 | R/W | Undefined | R0 |
| FPEFEQ | _ | 0 | _ | _ | R/W | Undefined | ER |
| FMPAR  | _ | _ | 0 | _ | R/W | Undefined | ER |
| FMPDR  | _ | _ | 0 | _ | R/W | Undefined | ER |
| FEBS   |   | _ | _ | 0 | R/W | Undefined | ER |

**Programming** 

**Erasure** 

Note: A single byte of the start address of the on-chip RAM specified by FTDAR

**Download Control:** The on-chip program is automatically downloaded by setting the S FCCS to 1. The on-chip RAM area to download the on-chip program is the 4-kbyte area from the start address specified by FTDAR. Download is set by the programming/erasir registers, and the download pass and fail result parameter (DPFR) indicates the return v

Initial

Value

ΑII

R/W

The program data is always in 128-byte units. When the program data does not satisfy 12

128-byte program data is prepared by filling the dummy code (H'FF). The boundary of the address of the programming destination on the user MAT is aligned at an address where the eight bits (A7 to A0) are H'00 or H'80.

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of th and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be se

general register ER0. This parameter is called the flash multipurpose data destination are parameter (FMPDR).

For details on the programming procedure, see section 20.7.3, User Program Mode.

**Erasure:** When the flash memory is erased, the erase block number on the user MAT mupassed to the erasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This parameter is provided to the erase block number on the user MAT must be set in general register.

called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 13 as the erase block number.

For details on the erasing procedure, see section 20.7.3, User Program Mode.



|   |    |   |     | Only one type can be specified for the on-chi which can be downloaded. When the prograr downloaded is not selected, more than two typrograms are selected, or a program which is mapped is selected, an error occurs. |
|---|----|---|-----|---|
|   |    |   |     | 0: Download program selection is normal   |
|   |    |   |     | 1: Download program selection is abnormal   |
| 1 | FK | _ | R/W | Flash Key Register Error Detect   |
|   |    |   |     | Checks the FKEY value (H'A5) and returns the  |
|   |    |   |     | 0: FKEY setting is normal (H'A5)  |
|   |    |   |     | 1: FKEY setting is abnormal (value other that   |
| 0 | SF | _ | R/W | Success/Fail  |
|   |    |   |     | Returns the download result. Reads back the downloaded to the on-chip RAM and determi whether it has been transferred to the on-chip  |
|   |    |   |     | <ol><li>Download of the program has ended norr<br/>error)</li></ol>   |
|   |    |   |     | 1: Download of the program has ended abn  |

Unused

R/W

These bits return 0.

Source Select Error Detect

7 to 3

SS

2

(error occurs)

Rev.1.00 Sep. 08, 2005 Pag

|        |          | Initial |     |   |
|--------|----------|---------|-----|---|
| Bit    | Bit Name | Value   | R/W | Description   |
| 7 to 2 | _        | _       | _   | Unused  |
|        |          |         |     | These bits return 0.  |
| 1      | FQ       | _       | R/W | Frequency Error Detect  |
|        |          |         |     | Compares the specified CPU operating frequer the operating frequencies supported by this LS returns the result. |
|        |          |         |     | 0: Setting of operating frequency is normal   |
|        |          |         |     | 1: Setting of operating frequency is abnormal   |
| 0      | SF       | _       | R/W | Success/Fail  |
|        |          |         |     | Returns the initialization result.  |
|        |          |         |     | 0: Initialization has ended normally (no error)   |
|        |          |         |     | 1: Initialization has ended abnormally (error occ   |

## (b) Programming

FPFR indicates the return value of the programming result.

| Bit      | 7 | 6  | 5  | 4  | 3 | 2  | 1  |   |
|----------|---|----|----|----|---|----|----|---|
| Bit Name |   | MD | EE | FK |   | WD | WA |   |
|          |   |    |    |    |   |    |    | - |

| Bit | Bit Name | Initial<br>Value | R/W | Description |
|-----|----------|------------------|-----|-------------|
| 7   | _        | _                | _   | Unused      |
|     |          |                  |     | Returns 0.  |
|     |          |                  |     |             |

Rev.1.00 Sep. 08, 2005 Page 780 of 966 REJ09B0219-0100



|   |    |   |     | is set to 1, there is a high possibility that the u has been written to partially. In this case, after the error factor, erase the user MAT. |
|---|----|---|-----|--|
|   |    |   |     | 0: Programming has ended normally  |
|   |    |   |     | <ol> <li>Programming has ended abnormally (progresult is not guaranteed)</li> </ol>  |
| 4 | FK | _ | R/W | Flash Key Register Error Detect  |
|   |    |   |     | Checks the FKEY value (H'A5) before prograr starts, and returns the result.  |
|   |    |   |     | 0: FKEY setting is normal (H'5A)   |
|   |    |   |     | 1: FKEY setting is abnormal (value other than  |
| 3 | _  | _ | _   | Unused   |
|   |    |   |     | Returns 0.   |
| 2 | WD | _ | R/W | Write Data Address Detect  |
|   |    |   |     | When an address not in the flash memory are specified as the start address of the storage of the program data, an error occurs.              |
|   |    |   |     | <ol> <li>Setting of the start address of the storage<br/>destination for the program data is normal</li> </ol>                               |
|   |    |   |     | <ol> <li>Setting of the start address of the storage<br/>destination for the program data is abnorn</li> </ol>                               |

R/W

5

EE

periormed (FLER = 1)

Programming Execution Error Detect

Writes 1 to this bit when the specified data co written because the user MAT was not erased

RENESAS

Rev.1.00 Sep. 08, 2005 Pag

|   |    |   |     | destination is abnormal                      |
|---|----|---|-----|--|
| 0 | SF | _ | R/W | Success/Fail                                 |
|   |    |   |     | Returns the programming result.              |
|   |    |   |     | 0: Programming has ended normally (no error) |

1: Programming has ended abnormally (error of

2

## (c) Erasure

Bit

FPFR indicates the return value of the erasure result.

| Bit Name |       |              |                  | MD  | EE            | FK   | EB  | _   | _  |                      |
|----------|-------|--------------|------------------|-----|---------------|--|---|---|--|----------------------|
| Bit      | Bit I | lı<br>Name V | Initial<br>Value | R   | /W D          | escription   |   |   |  |                      |
| 7        |       | _            | _                |     | - U           | Inused   |   |   |  |                      |
|          |       |              |                  |     | P             | leturns 0.   |   |   |  |                      |
| 6        | MD    |              |                  | -R/ | /W E          | rasure Mod   | de Related  | Setting Er  | ror Detect                               |                      |
|          |       |              |                  |     | W<br>to<br>ca | vetects the eventh of the the end of the end | ror protect<br>er the error<br>rmed with<br>o enter the | ion state is<br>protection<br>the FLER<br>error prote | s entered,<br>n state is e<br>bit in FCC | this<br>nter<br>S. F |

5



0: Normal operation (FLER = 0)

performed (FLER = 1)

1: Error protection state, and programming ca

|      |    |   |     | and returns the result.   |
|------|----|---|-----|---|
|      |    |   |     | 0: FKEY setting is normal (H'5A)  |
|      |    |   |     | 1: FKEY setting is abnormal (value other than   |
| 3    | EB |   | R/W | Erase Block Select Error Detect   |
|      |    |   |     | Checks whether the specified erase block nur the block range of the user MAT, and returns |
|      |    |   |     | 0: Setting of erase block number is normal  |
|      |    |   |     | 1: Setting of erase block number is abnormal  |
| 2, 1 | _  | _ | _   | Unused  |
|      |    |   |     | These bits return 0.  |
| 0    | SF | _ | R/W | Success/Fail  |
|      |    |   |     | Indicates the erasure result.   |
|      |    |   |     | 0: Erasure has ended normally (no error)  |
|      |    |   |     | 1: Erasure has ended abnormally (error occur  |

R/W

4

FΚ

REJ09

Flash Key Register Error Detect

Checks the FKEY value (H'A5) before erasure

| Bit Name   | F15 F14          |    | F13 | F12  | F11          | F10 | F9                      |  |  |  |
|--|------------------|----|-----|--|--------------|-----|-------------------------|--|--|--|
| Bit  | 7                | 6  | 5   | 4  | 3            | 2   | 1                       |  |  |  |
| Bit Name   | F7               | F6 | F5  | F4   | F3           | F2  | F1                      |  |  |  |
| Bit Bit N  | Init<br>Name Val |    | w D | escription                                   |              |     |                         |  |  |  |
| 31 to 16 —   | _                | _  | - U | nused  |              |     |                         |  |  |  |
|  |                  |    | TI  | These bits should be cleared to 0.           |              |     |                         |  |  |  |
| 15 to 0 F15  | to F0 —          | R  | W F | requency S                                   | Set          |     |                         |  |  |  |
| These bits set the operating frequency of the When the PLL multiplication function is used multiplied frequency. The setting value must calculated as follows: |                  |    |     |  |              |     | d, s                    |  |  |  |
| The operating frequency shown in MHz of three decimals be shown in a number of two decimal places.   |                  |    |     |  |              |     | al pla                  |  |  |  |
|  |                  |    | 2.  | The valu<br>binary di<br>register l          | git and is v | •   | s converte<br>FPEFEQ (ç |  |  |  |
|  |                  |    | F   | For example, when the operating frequency of |              |     |                         |  |  |  |

the binary digit and B'0000 1101 1010 1100 (H'0DAC) is set to ER0.

rounded.

RENESAS

is 35.000 MHz, the value is as follows:

1. The number of three decimal places of 35.0

2. The formula of  $35.00 \times 100 = 3500$  is conve

Rev.1.00 Sep. 08, 2005 Page 784 of 966

Bit

15

14

13

12

11

10

| Bit      |         | 15       | 14    | 13    | 12          | 11           | 10          | 9            |     |  |  |
|----------|---------|----------|-------|-------|-------------|--------------|-------------|--------------|-----|--|--|
| Bit Nan  | ne      | MOA15    | MOA14 | MOA13 | MOA12       | MOA11        | MOA10       | MOA9         |     |  |  |
| Bit      |         | 7        | 6     | 5     | 4           | 3            | 2           | 1            |     |  |  |
| Bit Name |         | MOA7     | MOA6  | MOA5  | MOA4        | МОАЗ         | MOA2        | MOA1         |     |  |  |
| Bit      | Initial |          |       |       |             |              |             |              |     |  |  |
| 31 to 0  | MOA     | A31 to — | R/    | W Th  | ese bits st | tore the sta | art address | s of the pro | ogr |  |  |

cleared to 0.

20

MOA20

MOA19

destination on the user MAT. Consecutive 128 programming is executed starting from the spe start address of the user MAT. Therefore, the start address of the programming destination 128-byte boundary, and MOA6 to MOA0 are a

Rev.1.00 Sep. 08, 2005 Pag

REJ09

MOA18

MOA17

21

MOA21

Bit

Bit Name

MOA0

MOA23

MOA22

| Bit      | 23    | 22    | 21    | 20    | 19    | 18    | 17    |   |
|----------|-------|-------|-------|-------|-------|-------|-------|---|
| Bit Name | MOD23 | MOD22 | MOD21 | MOD20 | MOD19 | MOD18 | MOD17 | М |
|          |       |       |       |       |       |       |       |   |
| Bit      | 15    | 14    | 13    | 12    | 11    | 10    | 9     |   |
| Bit Name | MOD15 | MOD14 | MOD13 | MOD12 | MOD11 | MOD10 | MOD9  | М |
|          |       |       |       |       |       |       |       |   |
| Bit      | 7     | 6     | 5     | 4     | 3     | 2     | 1     |   |
| Bit Name | MOD7  | MOD6  | MOD5  | MOD4  | MOD3  | MOD2  | MOD1  | М |
|          |       |       |       |       |       |       |       |   |

| Bit     | Initial<br>Bit Name Value | R/W | Description   |
|---------|---------------------------|-----|---|
| 31 to 0 | MOD31 to —<br>MOD0        | R/W | These bits store the start address of the area w<br>stores the program data for the user MAT. Con<br>128-byte data is programmed to the user MAT<br>from the specified start address. |
|         |                           |     |   |

Rev.1.00 Sep. 08, 2005 Page 786 of 966 REJ09B0219-0100



| Bit           | 31  | 30  | 29  | 28  | 27     | 26  | 25     | $\Box$   |
|---------------|-----|-----|-----|-----|--------|-----|--------|----------|
| Bit Name      |     |     |     |     |        |     |        |          |
| Initial Value |     |     |     |     |        |     |        |          |
| R/W           | R/W | R/W | R/W | R/W | R/W    | R/W | R/W    |          |
| Dit           | 00  | 00  | 01  | 00  | 10     | 10  | 17     |          |
| Bit           | 23  | 22  | 21  | 20  | 19<br> | 18  | 17<br> | $\dashv$ |
| Bit Name      |     |     |     |     |        |     |        | Щ        |
| Initial Value | _   | _   | _   | _   | _      | _   |        | •        |
| R/W           | R/W | R/W | R/W | R/W | R/W    | R/W | R/W    |          |
|               |     |     |     |     |        |     |        |          |
| Bit           | 15  | 14  | 13  | 12  | 11     | 10  | 9      |          |
| Bit Name      |     |     |     |     |        |     |        |          |
| Initial Value | _   | _   | _   | _   |        |     | _      |          |
| R/W           | R/W | R/W | R/W | R/W | R/W    | R/W | R/W    |          |
|               |     |     |     |     |        |     |        |          |
| Bit           | 7   | 6   | 5   | 4   | 3      | 2   | . 1    | /        |
| Bit Name      |     |     |     |     |        |     |        |          |
| Initial Value | _   | _   |     |     | _      | _   | _      |          |
| R/W           | R/W | R/W | R/W | R/W | R/W    | R/W | R/W    |          |

|        |          | Initial |     |  |
|--------|----------|---------|-----|--|
| Bit    | Bit Name |         | R/W | Description  |
| 7 to 4 | _        | 0       | R   | Reserved   |
|        |          |         |     | These are read-only bits and cannot be modified  |
| 3      | RAMS     | 0       | R/W | RAM Select   |
|        |          |         |     | Selects the function which emulates the flash nusing the on-chip RAM.                          |
|        |          |         |     | 0: Disables RAM emulation function   |
|        |          |         |     | Enables RAM emulation function (all blocks user MAT are protected against programming erasing) |
| 2      | RAM2     | 0       | R/W | Flash Memory Area Select   |
| 1      | RAM1     | 0       | R/W | These bits select the user MAT area overlaid w   |
| 0      | RAM0     | 0       | R/W | on-chip RAM when RAMS = 1. The following a correspond to the 4-kbyte erase blocks.             |
|        |          |         |     | 000: H'000000 to H'000FFF (EB0)  |
|        |          |         |     | 001: H'001000 to H'001FFF (EB1)  |
|        |          |         |     | 010: H'002000 to H'002FFF (EB2)  |
|        |          |         |     | 011: H'003000 to H'003FFF (EB3)  |
|        |          |         |     | 100: H'004000 to H'004FFF (EB4)  |
|        |          |         |     | 101: H'005000 to H'005FFF (EB5)  |
|        |          |         |     |  |

REJ09B0219-0100

Rev.1.00 Sep. 08, 2005 Page 788 of 966

Initial Value

R

R

R

R

R/W

R/W

R/W

RENESAS

110: H'006000 to H'006FFF (EB6) 111: H'007000 to H'007FFF (EB7)

| Mode Setting      | <b>EMLE</b> | MD2 | MD1 | MD0 | PN |
|-------------------|-------------|-----|-----|-----|----|
| SCI boot mode     | 0           | 0   | 1   | 0   | 0  |
| USB boot mode     | _           |     |     |     | 1  |
| User program mode | _           | 1   | 1   | _   | _  |

## 20.7.1 SCI Boot Mode

SCI boot mode executes programming/erasing of the user MAT by means of the control and program data transmitted from the externally connected host via the on-chip SCI\_4.

In SCI boot mode, the tool for transmitting the control command and program data, and program data must be prepared in the host. The serial communication mode is set to asy mode. The system configuration in SCI boot mode is shown in figure 20.6. Interrupts are in SCI boot mode. Configure the user system so that interrupts do not occur.




Figure 20.6 System Configuration in SCI Boot Mode



Rev.1.00 Sep. 08, 2005 Pag REJ09 adjustment end sign. When the host receives this bit adjustment end sign normally, it transbyte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again trate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 20.6.




Figure 20.7 Automatic-Bit-Rate Adjustment Operation

Table 20.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

| Bit Rate of Host | System Clock Frequency of This LS |
|------------------|-----------------------------------|
| 9,600 bps        | 8 to 18 MHz                       |
| 19,200 bps       | 8 to 18 MHz                       |
|                  |                                   |




Figure 20.8 SCI Boot Mode State Transition Diagram

erasing command is transmitted. When the erasure is finished, the erase block numbers set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when a specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are erase entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and

read of the user MAT and acquisition of current status information.

Memory read of the user MAT can only read the data programmed after all user MAT has automatically been erased. No other data can be read.

waiting for crase block data is entered. The crase block number must be transmitted a

Rev.1.00 Sep. 08, 2005 Page 792 of 966 REJ09B0219-0100

RENESAS




Figure 20.9 System Configuration in USB Boot Mode

|                        | For bus power mode (PM3 = 1) | 500 |
|------------------------|------------------------------|-----|
| Endpoint configuration | EP0 Control (in out) 8 bytes |     |
|                        | Configuration 1              |     |
|                        | InterfaceNumber0             |     |
|                        | AlternateSetting0            |     |
|                        | EP1 Bulk (out) 64 bytes      |     |
|                        | EP2 Bulk (in) 64 bytes       |     |
|                        |                              |     |




Figure 20.10 USB Boot Mode State Transition Diagram

- After a transition to the USB boot mode is made, the boot program embedded in this
  initialized. This LSI performs enumeration to the host after the USB boot program is
  initialized.
- 2. Inquiry information about the size, configuration, start address, and support status of MAT is transmitted to the host.
- 3. After inquiries have finished, all user MAT are automatically erased.



Rev.1.00 Sep. 08, 2005 Pag REJ09 Use the PM4 pin for the D+ pull-up control connection.

permanent damage to the LSI may result.

- For the stable supply of the power during the flash memory programming and erasing cable should not be connected via the bus powered HUB.
- If the bus powered HUB is disconnected during the flash memory programming and e
- If the USB bus in the bus power mode enters the suspend mode, this does not make the transition to the software standby mode of the power-down mode.

Rev.1.00 Sep. 08, 2005 Page 796 of 966 REJ09B0219-0100

RENESAS




Figure 20.11 Programming/Erasing Flow






Figure 20.12 RAM Map when Programming/Erasing is Executed






Figure 20.13 Programming Procedure in User Program Mode

- H'FF, the program processing time can be shortened.
- 1. Select the on-chip program to be downloaded and the download destination. When the bit in FPCS is set to 1, the programming program is selected. Several programming/energy countries and advantage of the programming of the selected of the programming of the programming of the selected of the selected
  - programs cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR.

    2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be
  - to request download of the on-chip program.

    3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s
  - SCO bit to 1, all of the following conditions must be satisfied.RAM emulation mode has been canceled.
    - H'A5 is written to FKEY.
    - Setting the SCO bit is executed in the on-chip RAM.
    - When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be
    - to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be procedure program. The download result can be confirmed by the return value of the parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR parameter

value other than the return value (e.g. H'FF). Since particular processing that is accomby bank switching as described below is performed when download is executed, initial

- VBR contents to H'00000000. Dummy read of FCCS must be performed twice immedafter the SCO bit is set to 1.
- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.



REJ09B0219-0100

- operation cannot be guaranteed. Make sure that an access request by the DMAC not generated.
- 4. FKEY is cleared to H'00 for protection.
  - 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specifi
    - FTDAR). If the value of the DPFR parameter is H'00, download has been performed If the value is not H'00, the source that caused download to fail can be investigated by description below. — If the value of the DPFR parameter is the same as that before downloading, the s

— If access to the flash memory is requested by the DMAC or DTC during download

- the start address of the download destination in FTDAR may be abnormal. In thi confirm the setting of the TDER bit in FTDAR.
- If the value of the DPFR parameter is different from that before downloading, ch bit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initializatio settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initializ program and initialization is not performed. For details on setting the frequency, see

20.6.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ).

- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su program storage area and stack area in the on-chip RAM and register values are no overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasing. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other the CPU during programming/erasing, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by sits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control mode. Accordingly, interrupts other than NMI are held and not executed. Configure the user
  - programming completes. When the bus mastership is moved to other than the CPU, s the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM not acquire the bus.

so that NMI interrupts do not occur. The interrupts that are held must be executed after

10. FKEY must be set to H'5A and the user MAT must be prepared for programming.

executed and an error is returned to the rar in parameter. In this case, the program must be transferred to the on-chip RAM and then programming must be executed

12. Programming is executed. The entry point of the programming program is at the add

is 16 bytes after #DLTOP (start address of the download destination specified by FT Call the subroutine to execute programming by using the following steps.

| MOV.L | #DLTOP+16,ER2 | ; Set entry address to ER2 |
|-------|---------------|----------------------------|
| JSR   | @ER2          | ; Call programming routine |
| NOP   |               |                            |

- The general registers other than ER0 or ER1 are held in the programming progra — R0L is a return value of the FPFR parameter.
  - Since the stack area is used in the programming program, a stack area of 128 byt maximum must be allocated in RAM.
- 13. The return value in the programming program, the FPFR parameter is determined.
- 14. Determine whether programming of the necessary data has finished. If more than 12 data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte repeat steps 11 to 14. Increment the programming destination address by 128 bytes a
- written to again, not only will a programming error occur, but also flash memory will damaged. restarted by a reset immediately after programming has finished, secure the reset inp

the programming data pointer correctly. If an address which has already been progra

15. After programming finishes, clear FKEY and specify software protection. If this LS (period of RES = 0) of at least 100 us.




Figure 20.14 Erasing Procedure in User Program Mode

REJ09B0219-0100



on in FPCs is set to 1, the programming program is selected. Several programming/ programs cannot be selected at one time. If several programs are selected, a downloa returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR. For the procedures to be carried out after setting FKEY, see section 20.7.3 (2), Progr

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS pa of the user MAT in general register ER0. If a value other than an erase block numbe user MAT is set, no block is erased even though the erasing program is executed, an is returned to the FPFR parameter. 3. Erasure is executed. Similar to as in programming, the entry point of the erasing pro
  - the address which is 16 bytes after #DLTOP (start address of the download destinati specified by FTDAR). Call the subroutine to execute erasure by using the following MOV.L #DLTOP+16, ER2 ; Set entry address to ER2

```
@ER2
                               ; Call erasing routine
JSR
NOP
   The general registers other than ER0 or ER1 are held in the erasing program.
```

- R0L is a return value of the FPFR parameter.
- Since the stack area is used in the erasing program, a stack area of 128 bytes at the

maximum must be allocated in RAM.

Procedure in User Program Mode.

- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one blocks
- be erased, update the FEBS parameter and repeat steps 2 to 5. 6. After erasure completes, clear FKEY and specify software protection. If this LSI is a
- a power-on reset immediately after erasure has finished, secure the reset input period of RES = 0) of at least  $100 \mu s$ .






Figure 20.15 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Program Mode

In Figure 20.15, since RAM emulation is performed, the erasing/programming program i downloaded to avoid the 4-kbyte on-chip RAM area (H'FFA000 to H'FFAFFF). Downloa initialization are performed only once at the beginning. Note the following when executing procedure program.

Be careful not to overwrite data in the on-chip RAM with overlay settings. In addition
programming program area, erasing program area, and RAM emulation area, areas fo
procedure programs, work area, and stack area are reserved in the on-chip RAM. Do
settings that will overwrite data in these areas.

Rev.1.00 Sep. 08, 2005 Page 806 of 966 REJ09B0219-0100



- The on-chip program is downloaded to and executed in the on-chip RAM specified l
- FTDAR. Therefore, this on-chip RAM area is not available for use.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the
  - RAM because it will require switching of the memory MATs.

Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a

- In an operating mode in which the external address space is not accessible, such as s mode, the required procedure programs, NMI handling vector table, and NMI handling should be transferred to the on-chip RAM before programming/erasing starts (down is determined).
- The flash memory is not accessible during programming/erasing. Programming/eras executed by the program downloaded to the on-chip RAM. Therefore, the procedure that initiates operation, the NMI handling vector table, and the NMI handling routing stored in the on-chip RAM other than the flash memory.
- After programming/erasing starts, access to the flash memory should be inhibited un is cleared. The reset input state (period of RES = 0) must be set to at least 100  $\mu$ s wh operating mode is changed and the reset start executed on completion of programmi Transitions to the reset state are inhibited during programming/erasing. When the reis input, a reset input state (period of RES = 0) of at least 100 µs is needed before the signal is released.
- When the program data storage area is within the flash memory area, an error will on when the data stored is normal program data. Therefore, the data should be transferred on-chip RAM to place the address that the FMPDR parameter indicates in an area of the flash memory.

Rev.1.00 Sep. 08, 2005 Pag

Table 20.9 Usable Area for Programming in User Program Mode

|  | Storable/Executable Area |          | Sele     | Selected N    |  |
|--|--------------------------|----------|----------|---------------|--|
| ltem   | On Chin BAM              | User MAT | User MAT | Embe<br>Progr |  |
|  | On-Chip RAM              |          | USEI WAI | Stora         |  |
| Storage area for program data                            | 0                        | ×*       | _        |               |  |
| Operation for selecting on-chip program to be downloaded | 0                        | 0        | 0        |               |  |
| Operation for writing H'A5 to FKEY                       | 0                        | 0        | 0        | <u> </u>      |  |
| Execution of writing 1 to SCO bit in FCCS (download)     | 0                        | ×        |          | 0             |  |
| Operation for clearing FKEY                              | 0                        | 0        | 0        |               |  |
| Decision of download result                              | 0                        | 0        | 0        |               |  |
| Operation for download error                             | 0                        | 0        | 0        |               |  |
| Operation for setting initialization parameter           | 0                        | 0        | 0        |               |  |
| Execution of initialization                              | 0                        | ×        | 0        |               |  |
| Decision of initialization result                        | 0                        | 0        | 0        |               |  |
| Operation for initialization error                       | 0                        | 0        | 0        |               |  |
| NMI handling routine                                     | 0                        | ×        | 0        |               |  |
| Operation for disabling interrupts                       | 0                        | 0        | 0        |               |  |
| Operation for writing H'5A to FKEY                       | 0                        | 0        | 0        |               |  |
| Operation for setting programming parameter              | 0                        | ×        | 0        |               |  |
| Execution of programming                                 | 0                        | ×        | 0        |               |  |
| Decision of programming result                           | 0                        | ×        | 0        |               |  |
| Operation for programming error                          | 0                        | ×        | 0        |               |  |
| Operation for clearing FKEY                              | 0                        | X        | 0        |               |  |

Note: \* Transferring the program data to the on-chip RAM beforehand enables this are used.

Rev.1.00 Sep. 08, 2005 Page 808 of 966

REJ09B0219-0100



| Operation for clearing FKEY                    | 0 | 0 | 0 |
|--|---|---|---|
| Decision of download result                    | 0 | 0 | 0 |
| Operation for download error                   | 0 | 0 | 0 |
| Operation for setting initialization parameter | 0 | 0 | 0 |
| Execution of initialization                    | 0 | × | 0 |
| Decision of initialization result              | 0 | 0 | 0 |
| Operation for initialization error             | 0 | 0 | 0 |
| NMI handling routine                           | 0 | × | 0 |
| Operation for disabling interrupts             | 0 | 0 | 0 |
| Operation for writing H'5A to FKEY             | 0 | 0 | 0 |
| Operation for setting erasure parameter        | 0 | × | 0 |
| Execution of erasure                           | 0 | × | 0 |
| Decision of erasure result                     | 0 | × | 0 |
| Operation for erasure error                    | 0 | × | 0 |
| Operation for clearing FKEY                    | 0 | × | 0 |

program is initiated, and the error in programming/erasing is indicated by the FFFK parameters.

**Table 20.11 Hardware Protection** 

|                  |  | Function | to be Pro        |
|------------------|--|----------|------------------|
| Item             | Description  | Download | Progra<br>Erasin |
| Reset protection | The programming/erasing interface<br>registers are initialized in the reset<br>state (including a reset by the WDT)<br>and the programming/erasing<br>protection state is entered.   | 0        | 0                |
|                  | The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again. | g        |                  |

Rev.1.00 Sep. 08, 2005 Page 810 of 966 REJ09B0219-0100



| by SCO bit         | entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs. |
|--------------------|---|
| Protection by FKEY | The programming/erasing protection state is entered because download and                                  |

| by FKEY              | entered because download and programming/erasing are disabled unless the required key code is written in FKEY.           |   |   |
|----------------------|--|---|---|
| Emulation protection | The programming/erasing protection state is entered when the RAMS bit in the RAM emulation register (RAMER) is set to 1. | 0 | 0 |

## 20.8.3 **Error Protection**

occurs or operations not according to the programming/erasing procedures are detected programming/erasing of the flash memory. Aborting programming or erasure in such ca prevents damage to the flash memory due to excessive programming or erasing. If an error occurs during programming/erasing of the flash memory, the FLER bit in FC

Error protection is a mechanism for aborting programming or erasure when a CPU runa

to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasing.
- When the flash memory is read from during programming/erasing (including a vector) an instruction fetch).
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasing.
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus m during programming/erasing.



0

 $\circ$ 




Figure 20.16 Transitions to Error Protection State




Figure 20.17 RAM Emulation Flow




Figure 20.18 Address Map of Overlaid RAM Area (H8SX/1653)

The flash memory area that can be emulated is the one area selected by bits RAM2 to RARAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RA RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download profit of the on-chip program must be executed. At this time, the download area should be specified that the overlaid RAM area is not overwritten by downloading the on-chip program. Since in which the tuned data is stored is overlaid with the download area when FTDAR = H'02 tuned data must be saved in an unused area beforehand.






Figure 20.19 Programming Tuned Data (H8SX/1653)

- After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cancoverlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- Start the procedure program and download the on-chip program to the on-chip RAM address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program in downloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR a FMPDR parameters and then execute programming.

Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of of the RAM2 to RAM0 bits. Under this condition, the on-chip program cannot be downloaded. When data is to be actually programmed and erased, clear the RAM to 0.



| User MAT | H8SX/1653 | 384 kbytes | FZTAT512V3A |
|----------|-----------|------------|-------------|
|          | H8SX/1654 | 512 kbytes |             |

# 20.11 Standard Serial Communication Interface Specifications for I Mode

The boot program initiated in boot mode performs serial communication using the host at chip SCI\_4. The serial communication interface specifications are shown below.

The boot program has three states.

#### 1. Bit-rate-adjustment state

In this state, the boot program adjusts the bit rate to achieve serial communication with host. Initiating boot mode enables starting of the boot program and entry to the bit-rate adjustment state. The program receives the command from the host to adjust the bit rate adjusting the bit rate, the program enters the inquiry/selection state.

#### 2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The devi clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to chip RAM and erases the user MATs before the transition.

## 3. Programming/erasing state

Programming and erasure by the boot program take place in this state. The boot programade to transfer the programming/erasing programs to the on-chip RAM by comman the host. Sum checks and blank checks are executed by sending these commands from host.






Figure 20.20 Boot Program States




Figure 20.21 Bit-Rate-Adjustment Sequence

#### (2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host boot program is as shown below.

- 1. One-byte commands and one-byte responses
  - These one-byte commands and one-byte responses consist of the inquiries and the AC successful completion.
- 2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selections responses to inquiries.

The program data size is not included under this heading because it is determined in a command.

- 3. Error response
  - The error response is a response to inquiries. It consists of an error response and an erand comes two bytes.
- 4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

Rev.1.00 Sep. 08, 2005 Page 818 of 966 REJ09B0219-0100



|                      | Error respon  | nse            |     |
|----------------------|---------------|----------------|-----|
| 128-byte programming | Address       | Data (n bytes) |     |
| , i d                | Command       |                | Che |
| Memory read          | 0:            | Data           |     |
| response             | Size Response | Data           | Che |
|                      |               |                |     |

Figure 20.22 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasi checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amou and checksum
- Checksum (one byte): The checksum is calculated so that the total of all values from command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read



Rev.1.00 Sep. 08, 2005 Pag REJ09

| Block for erasing information<br>Inquiry | Inquiry regarding the number of blocks and and last addresses of each block                        |
|--|--|
| Programming unit inquiry                 | Inquiry regarding the unit of program data   |
| New bit rate selection                   | Selection of new bit rate  |
| Transition to programming/erasing state  | Erasing of user MAT, and entry to program erasing state  |
| Boot program status inquiry              | Inquiry into the operated status of the boot   |
|  |  |
|  | Inquiry  Programming unit inquiry  New bit rate selection  Transition to programming/erasing state |

Device selection

inquiry

Clock mode inquiry

Clock mode selection

Multiplication ratio inquiry

Operating clock frequency

User MAT information inquiry



Selection of device code

values of each mode

Inquiry regarding numbers of clock modes

Inquiry regarding the number of frequencymultiplied clock types, the number of multiplied clock types. ratios, and the values of each multiple

Inquiry regarding the maximum and minimi

values of the main clock and peripheral clo

Inquiry regarding the a number of user MA the start and last addresses of each MAT

Indication of the selected clock mode

REJ09B0219-0100

H'10

H'21

H'11

H'22

H'23

H'25

Rev.1.00 Sep. 08, 2005 Page 820 of 966

response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

| Response | H'30                 | Size  | Number of devices |              |
|----------|----------------------|-------|-------------------|--------------|
|          | Number of characters | Devic | e code            | Product name |
|          | •••                  |       |                   |              |
|          | SUM                  |       |                   |              |

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, ar checksum, that is, the amount of data contributes by the number of devices, characte codes and product names
- Number of devices (one byte): The number of device types supported by the boot pr
  Number of characters (one byte): The number of characters in the device codes and
- program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90 ERROR

• Error response, H'90, (one byte): Error response to the device selection command

ERROR : (one byte): Error code

H'11: Sum check error

H'21: Device code error, that is, the device code does not match

#### (c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode in

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response H'31 Size Number of modes Mode ... SUM

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the number of modes and modes
- Number of clock modes (one byte): The number of supported clock modes H'00 indicates no clock mode or the device allows to read the clock mode.
- Mode (one byte): Values of the supported clock modes (i.e. H'01 means clock mode 1
- SUM (one byte): Checksum

Rev.1.00 Sep. 08, 2005 Page 822 of 966

REJ09B0219-0100



• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comma
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock representation be selected using these respective values.

| OL IN A |
|---------|
| SUM     |

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
  - Size (one byte): The amount of data that represents the number of clock sources and multiplication ratios and the multiplication ratios
  - Number of types (one byte): The number of supported multiplied clock types (e.g. when there are two multiplied clock types, which are the main and peripheral clonumber of types will be H'02.)
  - Number of multiplication ratios (one byte): The number of multiplication ratios for ea (e.g. the number of multiplication ratios to which the main clock can be set and the per clock can be set.)
  - Multiplication ratio (one byte)

Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequent multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

The number of multiplication ratios returned is the same as the number of multiplication and as many groups of data are returned as there are types.

• SUM (one byte): Checksum



|     | - p         | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |                                      |
|-----|-------------|---|--------------------------------------|
|     |             |   |                                      |
|     | SUM         |   |                                      |
| 104 | H'33 (one b | vta). Pacnonce                          | to operating clock frequency inquiry |

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operati frequency types (e.g. when there are two operating clock frequency types, which are the main and pe
- clocks, the number of types will be H'02.) • Minimum value of operating clock frequency (two bytes): The minimum value of th
- multiplied or divided clock frequency. The minimum and maximum values of the operating clock frequency represent the value of the operating clock frequency represent the value of the operating clock frequency represent the value of the operation of the opera MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the v 17.00 MHz, it will be 2000, which is H'07D0.)
- Maximum value (two bytes): Maximum value among the multiplied or divided clock frequencies.

There are as many pairs of minimum and maximum values as there are operating clo frequencies.

SUM (one byte): Checksum



- Response, H'35, (one byte): Response to the user MAT information inquiry
  - Size (one byte): The number of bytes that represents the number of areas, area-start ac and area-last address
  - Number of areas (one byte): The number of consecutive user MAT areas When the user MAT areas are consecutive, the number of areas is H'01.
  - Area-start address (four bytes): Start address of the area
  - Area-last address (four bytes): Last address of the area
  - There are as many groups of data representing the start and last addresses as there are • SUM (one byte): Checksum

## (h) Erased Block Information Inquiry

The boot program will return the number of erased blocks and their addresses.

Command H'26

Command, H'26, (two bytes): Inquiry regarding erased block information

| Response | H'36 Size Number of blocks |  |  |                    |
|----------|----------------------------|--|--|--------------------|
|          | Block start address        |  |  | Block last address |
|          |                            |  |  |                    |
|          | SUM                        |  |  |                    |

Response, H'36, (one byte): Response to the number of erased blocks and addresses

- Size (three bytes): The number of bytes that represents the number of blocks, block-st addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
- Block start address (four bytes): Start address of a block

This is the unit for reception of programming.

- Response, H'37, (one byte): Response to programming unit inquiry

1.0.

- Size (one byte): The number of bytes that indicate the programming unit, which is fi • Programming unit (two bytes): A unit for programming
- SUM (one byte): Checksum

#### **New Bit-Rate Selection**

The boot program will set a new bit rate and return the new bit rate.

This selection should be sent after sending the clock mode selection command.

| Command | H'3F                            | Size                   | Bit rate               | Input frequency |
|---------|---------------------------------|------------------------|------------------------|-----------------|
|         | Number of multiplication ratios | Multiplication ratio 1 | Multiplication ratio 2 |                 |
|         | SUM                             |                        |                        |                 |

- Command, H'3F, (one byte): Selection of new bit rate
- multiplication ratios, and multiplication ratio • Bit rate (two bytes): New bit rate

• Size (one byte): The number of bytes that represents the bit rate, input frequency, no

- One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which • Input frequency (two bytes): Frequency of the clock input to the boot program
  - This is valid to the hundredths place and represents the value in MHz multiplied by when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
- Number of multiplication ratios (one byte): The number of multiplication ratios to w device can be set.



divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to selection of a new bit rate When it is possible to set the bit rate, the response will be ACK.

Error Response H'BF ERROR

• Error response, H'BF, (one byte): Error response to selection of new bit rate

• ERROR: (one byte): Error code

H'11: Sum checking error
H'24: Bit-rate selection error
The rate is not available.

H'25: Error in input frequency
This input frequency is not within the specified range.

H'26: Multiplication-ratio error

The ratio does not match an available ratio.

H'27: Operating frequency error

The frequency is not within the specified range.



frequency error is generated.

#### 3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI in

at the operating frequency. The expression is given below.

Operating frequency = Input frequency × Multiplication ratio, or Operating frequency = Input frequency ÷ Division ratio

The calculated operating frequency should be checked to ensure that it is within the minimum to maximum frequencies which are available with the clock modes of the device. When it is out of this range, an operating frequency error is generated.

#### 4. Bit rate

To facilitate error checking, the value (n) of clock select (CKS) in the serial mode re (SMR), and the value (N) in the bit rate register (BRR), which are found from the pe operating clock frequency (\$\phi\$) and bit rate (B), are used to calculate the error rate to \$\phi\$ it is less than 4%. If the error is more than 4%, a bit rate error is generated. The error

Error (%) = 
$$\{ [\frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{(2 \times n - 1)}}] - 1 \} \times 100$$

calculated using the following expression:

When the new bit rate is selectable, the rate will be set in the register after sending ACK response. The host will send an ACK with the new bit rate for confirmation and the boo will response with that rate.

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response H'06

Response, H'06, (one byte): Response to confirmation of a new bit rate






Figure 20.23 New Bit-Rate Selection Sequence

#### (5) Transition to Programming/Erasing State

The boot program will transfer the erasing program and erase the user MATs. On complethis erasure, ACK will be returned and the program will enter the programming/erasing s

The host should select the device code, clock mode, and new bit rate with device selection mode selection, and new bit-rate selection commands, and then send the command for the transition to programming/erasing state. These procedures should be carried out before set the programming selection command or program data.

Command H'40

• Command, H'40, (one byte): Transition to programming/erasing state

Response H'06

Response, H'06, (one byte): Response to transition to programming/erasing state
The boot program will send ACK when the user MATs have been erased by the trans
erasing program.

Error Response H'C0 H'51

Error code, H'51, (one byte): Erasing error
 An error occurred and erasure was not completed.

Rev.1.00 Sep. 08, 2005 Page 830 of 966

REJ09B0219-0100



The order for commands in the inquiry selection state is shown below.

- 1. A supported device inquiry (H'20) should be made to inquire about the supported de
- 2. The device should be selected from among those described by the returned informat with a device-selection (H'10) command.
- 3. A clock-mode inquiry (H'21) should be made to inquire about the supported clock m
- 4. The clock mode should be selected from among those described by the returned info and set.
- 5. After selection of the device and clock mode, inquiries for other required informatio be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inqu which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, a to the returned information on multiplication ratios and operating frequencies.
- 7. After selection of the device and clock mode, the information of the user MAT shou to inquire about the user MATs information inquiry (H'25), erased block information (H'26), and programming unit inquiry (H'27).
- 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

Rev.1.00 Sep. 08, 2005 Pag

| H'52    | Memory read                         | Reads the contents of memory                           |
|---------|-------------------------------------|--|
| H'4B    | User MAT sum check                  | Checks the checksum of the user MAT                    |
| H'4D    | User MAT blank check                | Checks the blank data of the user MAT                  |
| H'4F    | Boot program status inquiry         | Inquires into the boot program's status                |
| command | ning is executed by the programming | g selection and 128-byte programming selection command |

wait for selection of programming or erasing.

126-byte programming

Erasing selection

Block erasing

пου

H'48

H'58

tion command

After issuing the programming selection command, the host should send the 128-byte

programming command. The 128-byte programming command that follows the select command represents the data programmed according to the method specified by the s command. When more than 128-byte data is programmed, 128-byte commands shoul repeatedly be executed. Sending a 128-byte programming command with H'FFFFFF address will stop the programming. On completion of programming, the boot program

Where the sequence of programming operations that is executed includes programming another method or of another MAT, the procedure must be repeated from the program

selection command. The sequence for the programming selection and 128-byte programming commands i in figure 20.24.

RENESAS

Programs 126 bytes of data

Erases a block of data

Transfers the erasing program

Rev.1.00 Sep. 08, 2005 Page 832 of 966

#### Figure 20.24 Programming Sequence

#### Erasure

Erasure is executed by the erasure selection and block erasure commands.

Firstly, erasure is selected by the erasure selection command and the boot program to the specified block. The command should be repeatedly executed if two or more block erased. Sending a block erasure command from the host with the block number H stop the erasure operating. On completion of erasing, the boot program will wait for of programming or erasing.

The sequence for the erasure selection and block erasure commands is shown in figure




Figure 20.25 Erasure Sequence



Rev.1.00 Sep. 08, 2005 Pag

- Error Response H'C3 ERROR
- Error response: H'C3 (1 byte): Error response to user-program programming selectio

H'54: Selection processing error (transfer error occurs and processing is not complete

- ERROR: (1 byte): Error code

#### **(b)** 128-Byte Programming

The boot program will use the programming program transferred by the programming sel program the user MATs in response to 128-byte programming.

| Command | H'50 | Address |  |  |  |  |  |
|---------|------|---------|--|--|--|--|--|
|         | Data | •••     |  |  |  |  |  |
|         | •••  |         |  |  |  |  |  |
|         | SUM  |         |  |  |  |  |  |

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'01000000)
- Program data (128 bytes): Data to be programmed The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Rev.1.00 Sep. 08, 2005 Page 834 of 966

REJ09B0219-0100



----

Sending the 128-byte programming command with the address of H'FFFFFFF will sto programming operation. The boot program will interpret this as the end of the programm wait for selection of programming or erasing.

| Command | H'50 | Address | SUM |
|---------|------|---------|-----|
|---------|------|---------|-----|

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): End code is H'FF, H'FF, H'FF, H'FF.
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Error Response H'D0 ERROR

- Error Response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code

H'11: Checksum error

H'53: Programming error

An error has occurred in programming and programming cannot be co

Error Response H'C8 ERROR

• ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

#### (d) Block Erasure

The boot program will erase the contents of the specified block.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size (one byte): The number of bytes that represents the erase block number This is fixed to 1.
- Block number (one byte): Number of the block to be erased
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to Erasure
 After erasure has been completed, the boot program will return ACK.

Error Response H'D8 ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code

H'11: Sum check error

H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

Rev.1.00 Sep. 08, 2005 Page 836 of 966

REJ09B0219-0100



| Response | H'06 |
|----------|------|

Response, H'06, (one byte): Response to end of erasure (ACK)
 When erasure is to be performed after the block number H'FF has been sent, the prosphould be executed from the erasure selection command.

#### (e) Memory Read

The boot program will return the data in the specified address.

| Command | H'52      | Size | Area | Read a | ddress |  |
|---------|-----------|------|------|--------|--------|--|
|         | Read size |      |      |        | SUM    |  |

- Command: H'52 (1 byte): Memory read
- Size (1 byte): Amount of data that represents the area, read address, and read size (fi
- Area (1 byte)

H'01: User MAT

An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

| Response | H'52 | Read si | ze |  |  |  |  |
|----------|------|---------|----|--|--|--|--|
|          | Data |         |    |  |  |  |  |
|          | SUM  |         |    |  |  |  |  |

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum



Rev.1.00 Sep. 08, 2005 Pag REJ09 The boot program will return the byte-by-byte total of the contents of the bytes of the use program.

### Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

#### (g) User MAT Blank Check

The boot program will check whether or not all user MATs are blank and return the resul

### Command H'4D

• Command, H'4D, (one byte): Blank check for user MATs

Response H'06

Response, H'06, (one byte): Response to the blank check for user MATs
 If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

RENESAS

Rev.1.00 Sep. 08, 2005 Page 838 of 966 REJ09B0219-0100

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation.

ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

#### Table 20.16 Status Code

| Code | Description   |
|------|---|
| H'11 | Device selection wait   |
| H'12 | Clock mode selection wait   |
| H'13 | Bit rate selection wait   |
| H'1F | Programming/erasing state transition wait (bit rate selection is completed) |
| H'31 | Programming state for erasure   |
| H'3F | Programming/erasing selection wait (erasure is completed)                   |
| H'4F | Program data receive wait   |
| H'5F | Erase block specification wait (erasure is completed)                       |
|      |   |

| H'26 | Multiplication ratio error             |
|------|--|
|      | •                                      |
| H'27 | Operating frequency error              |
| H'29 | Block number error                     |
| H'2A | Address error                          |
| H'2B | Data length error                      |
| H'51 | Erasure error                          |
| H'52 | Erasure incomplete error               |
| H'53 | Programming error                      |
| H'54 | Selection processing error             |
| H'80 | Command error                          |
| H'FF | Bit-rate-adjustment confirmation error |



- 3.3-V programming voltage. Use only the specified socket adapter. 5. Do not remove the chip from the PROM programmer nor input a reset signal during
- damage the flash memory permanently. If a reset is input accidentally, the reset mus released after the reset input period of at least 100 µs. 6. The flash memory is not accessible until FKEY is cleared after programming/erasing the operating mode is changed and this LSI is restarted by a reset immediately after

programming/erasing in which a high voltage is applied to the flash memory. Doing

- programming/erasing has finished, secure the reset input period (period of RES = 0) 100µs. Transition to the reset state during programming/erasing is inhibited. If a rese accidentally, the reset must be released after the reset input period of at least 100µs. 7. At powering on or off the Vcc power supply, fix the RES pin to low and set the flash
  - to hardware protection state. This power on/off timing must also be satisfied at a poven power-on caused by a power failure and other factors. 8. In on-board programming mode or programmer mode, programming of the 128-byte
  - programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased. 9. When the chip is to be reprogrammed with the programmer after execution of program erasure in on-board programming mode, it is recommended that automatic programm
  - performed after execution of automatic erasure. 10. To program the flash memory, the program data and program must be allocated to a

maximum.

- which are higher than those of the external interrupt vector table and H'FF must be v all the system reserved areas in the exception handling vector table.
- 11. The programming program that includes the initialization routine and the erasing program. includes the initialization routine are each 4 kbytes or less. Accordingly, when the C

frequency is 35 MHz, the download for each program takes approximately 60 µs at 1

Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.

15. The contents of some registers are not saved in a programming/erasing program. Whe needed, save registers in the procedure program.

Rev.1.00 Sep. 08, 2005 Page 842 of 966 REJ09B0219-0100



This LSI supports four types of clocks: a system clock provided to the CPU and bus maperipheral module clock provided to the peripheral modules, an external bus clock provided to the USB module.

set independently, although the peripheral module clock and the external bus clock oper the frequency lower than the system clock frequency.

Frequencies of the peripheral module clock, the external bus clock, and the system clock

The USB module requires 48 MHz clock. Set the external clock frequency and the MD\_so that the USB clock (cku) frequency becomes 48 MHz.

Note that the MD\_CLK pin setting also changes the frequencies of the peripheral module the external bus clock, and the system clock.




Figure 21.1 Block Diagram of Clock Pulse Generator

**Table 21.1 Selection of Clock Pulse Generator** 

| MD_CLK | EXTAL Input<br>Clock Frequencies | Ιφ/Ρφ/Βφ               | USB Clock (cku) |
|--------|----------------------------------|------------------------|-----------------|
| 0      | 8 MHz to 18 MHz                  | EXTAL ×4, ×2, ×1, ×1/2 | EXTAL ×4        |
| 1      | 16 MHz                           | EXTAL ×2, ×1, ×1/2     | EXTAL ×3        |



| Initial Value | 0        | 0                | 0    | 0                           | 0           | 0           | 1    |
|---------------|----------|------------------|------|-----------------------------|-------------|-------------|------|
| R/W           | R/W      | R/W              | R/W  | R/W                         | R/W         | R/W         | R/W  |
| Bit           | 7        | 6                | 5    | 4                           | 3           | 2           | 1    |
| Bit Name      | _        | PCK2             | PCK1 | PCK0                        |             | BCK2        | BCK1 |
| Initial Value | 0        | 0                | 1    | 0                           | 0           | 0           | 1    |
| R/W           | R/W      | R/W              | R/W  | R/W                         | R/W         | R/W         | R/W  |
|               |          |                  |      |                             |             |             |      |
| Bit E         | Bit Name | Initial<br>Value | R/W  | Descriptio                  | n           |             |      |
| 15 F          | PSTOP1   | 0                |      | φ Clock Ou                  |             | <del></del> |      |
|               |          |                  |      | Controls o                  | output on F | PA7.        |      |
|               |          |                  |      | <ul> <li>Normal</li> </ul>  | operation   |             |      |
|               |          |                  |      | 0: φ output                 |             |             |      |
|               |          |                  |      | 1: Fixed hiç                | gh          |             |      |
|               |          |                  |      | <ul> <li>Softwar</li> </ul> | e standby   | mode        |      |
|               |          |                  |      | X: Fixed hi                 | gh          |             |      |
|               |          |                  |      | <ul> <li>Hardwa</li> </ul>  | re standby  | mode        |      |
|               |          |                  |      | X: Hi-Z                     |             |             |      |
|               |          |                  |      |                             |             |             |      |

13

POSEL1

14

0

R/W

12

11

10

ICK2

9

ICK1

Bit

Bit 15

14

15

PSTOP1

Reserved

written to.

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| 9 | ICK1   | 1 | R/W        |  |                                     | ency of the system |
|---|--------|---|------------|--|-------------------------------------|--------------------|
| 8 | 8 ICK0 | 0 | R/W        | •  | to the CPU, DMA<br>k is as follows: | C, and DTC. The ra |
|   |        |   |            | ICK (2:0)  | $MD\_CLK = 0$                       | MD_CLK = 1         |
|   |        |   |            | 000:   | × 4                                 | × 2                |
|   |        |   |            | 001:   | × 2                                 | × 1                |
|   |        |   |            | 010:   | × 1                                 | × 1/2              |
|   |        |   |            | 011:   | × 1/2                               | Setting prohibite  |
|   |        |   |            | 1XX:   | Setting prohibite                   | ed                 |
|   |        |   | external b | ipheral module clocl<br>to the same frequer<br>cy of the system clo<br>clocks. |                                     |                    |

Reserved

written to.

Although this bit is readable/writable, only 0 sh

0

R/W

|   |      |   |     | The frequency of the peri<br>lower than that of the sys<br>can be set so as to make<br>peripheral module clock it<br>clock, the clocks will have | tem clock. Though the<br>the frequency of the<br>higher than that of th |  |
|---|------|---|-----|--|---|--|
| 3 | _    | 0 | R/W | Reserved   |   |  |
|   |      |   |     | Although this bit is readal written to.  | ole/writable, only 0 s  |  |
| 2 | BCK2 | 0 | R/W | External Bus Clock (Βφ) Select   |   |  |
| 1 | BCK1 | 1 | R/W | These bits select the frequency of the externa   |   |  |
| 0 | BCK0 | 0 | R/W | clock. The ratio to the inp  | ut clock is as follows  |  |
|   |      |   |     | BCK (2:0) MD_CLK = 0   | $MD\_CLK = 1$   |  |
|   |      |   |     | 000: × 4   | × 2   |  |
|   |      |   |     | 001: × 2   | × 1   |  |
|   |      |   |     | 010: × 1   | × 1/2   |  |
|   |      |   |     | 011: × 1/2   | Setting prohibite   |  |
|   |      |   |     | 1XX: Setting prohibite   | d   |  |
|   |      |   |     | The frequency of the external bus clock s than that of the system clock. Though the  |   |  |

1XX:

X: Don't care

Note:

set so as to make the frequency of the extern clock higher than that of the system clock, the will have the same frequency in reality.

Setting prohibited

EXTAL  $R_d$   $C_{L2}$  m  $C_{L1} = C_{L2} = 10 \text{ pF to } 22 \text{ pF}$ 

Figure 21.2 Connection of Crystal Resonator (Example)

**Table 21.2 Damping Resistance Value** 

| Frequency (MHz) | 8   | 12 | 16 | 18 |
|-----------------|-----|----|----|----|
| $R_{d}(\Omega)$ | 200 | 0  | 0  | 0  |

Figure 21.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator the characteristics shown in table 21.3.




Figure 21.3 Crystal Resonator Equivalent Circuit

Rev.1.00 Sep. 08, 2005 Page 848 of 966 REJ09B0219-0100

RENESAS

pin, put the external clock in high level during standby mode.




Figure 21.4 External Clock Input (Examples)




Figure 21.5 External Clock Input Timing

Rev.1.00 Sep. 08, 2005 Pag

updated frequency.

#### 21.5 Usage Notes

#### 21.5.1 Notes on Clock Pulse Generator

peripheral module clock,  $B\phi$ : external bus clock) supplied to each module changes act to the setting of SCKCR.

1. The following points should be noted since the frequency of  $\phi$  (I $\phi$ : system clock, P $\phi$ :

Select a clock division ratio that is within the operation guaranteed range of clock cyc

 $t_{\rm cyc}$  shown in the AC timing of electrical characteristics. The frequency should be set under the conditions of 8 MHz  $\leq$  I $\phi$   $\leq$  50 MHz, 8 MHz  $\leq$ 

MHz, and 8 MHz  $\leq$  B $\phi$   $\leq$  50 MHz.

- 2. All the on-chip peripheral modules (except for the DMAC and DTC) operate on the F therefore that the time processing of modules such as a timer and SCI differs before a changing the clock division ratio.
  - In addition, wait time for clearing software standby mode differs by changing the cloudivision ratio. For details, see section 22.5.3, Setting Oscillation Settling Time after C Software Standby Mode.
- 3. The relationship among the system clock, peripheral module clock, and external bus α ≥ Pφ and Iφ ≥ Bφ. In addition, the system clock setting has the highest priority. Accor Pφ or Bφ may have the frequency set by bits ICK2 to ICK0 regardless of the settings PCK2 to PCK0 or BCK2 to BCK0.
- 4. Note that the frequency of  $\phi$  will be changed in the middle of a bus cycle when setting while executing the external bus cycle with the write-data-buffer function.

RENESAS




Figure 21.6 Clock Modification Timing

#### 21.5.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's boar thorough evaluation is necessary on the user's part, using the resonator connection exams shown in this section as a reference. As the parameters for the resonator will depend on floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.



Rev.1.00 Sep. 08, 2005 Pag




Figure 21.7 Note on Board Design for Oscillation Circuit

Figure 21.8 shows the external circuitry recommended for the PLL circuit. Separate PLL PLLVss from the other Vcc and Vss lines at the board power supply source, and be sure bypass capacitors CPB and CB close to the pins.




Figure 21.8 Recommended External Circuitry for PLL Circuit

REJ09B0219-0100



- Module stop function
  - The functions for each peripheral modules can be stopped to make a transition to a p down mode.
  - Transition function to power-down mode
    - Transition to a power-down mode is possible to stop the CPU, peripheral modules, a oscillator.
  - Four power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode

Hardware standby mode

| Oscillator  | Functions              | Functions             | Halted                 | Halted  |  |  |  |
|---|------------------------|-----------------------|------------------------|---------|--|--|--|
| CPU   | Halted (retained)      | Halted (retained)     | Halted (retained)      | Halted  |  |  |  |
| Watchdog timer  | Functions              | Functions             | Halted (retained)      | Halted  |  |  |  |
| 8-bit timer   | Functions              | Functions*4           | Halted (retained)      | Halted  |  |  |  |
| Other peripheral modules  | Functions              | Halted*1              | Halted*1               | Halted* |  |  |  |
| I/O port  | Functions              | Retained              | Retained               | Hi-Z    |  |  |  |
| Notes: "Halted (retained)" in the table means that the internal register values are retained internal operations are suspended. |                        |                       |                        |         |  |  |  |
| <ol> <li>SCI ente</li> </ol>  | ers the reset state, a | nd other peripheral n | nodules retain their s | tates.  |  |  |  |

2. External interrupt and some internal interrupts (8-bit timer and watchdog timer)

RENESAS


- 4. "Functions" or "Halted" is selectable through the setting of bits MSTPA9 and M

- in MSTPCRA. However, pin output is disabled even when "Functions" is selec

Rev.1.00 Sep. 08, 2005 Page 854 of 966

REJ09B0219-0100

- 3. All peripheral modules enter the reset state.



**Figure 22.1 Mode Transitions** 

# 22.2 Register Descriptions

The registers related to the power-down modes are shown below. For details on the syst control register (SCKCR), refer to section 21.1.1, System Clock Control Register (SCKCR)

- Standby control register (SBYCR)
- Module stop control register A (MSTPCRA)
- Module stop control register B (MSTPCRB)
- Module stop control register C (MSTPCRC)



Rev.1.00 Sep. 08, 2005 Pag REJ09

| R/W | R/W      | R/W              | R/W | R/W   | R/W  | R/W  | R/W   |  |
|-----|----------|------------------|-----|---|--|--|---|--|
| Bit | Bit Name | Initial<br>Value | R/W | Description   |  |  |   |  |
| 15  | SSBY     | 0                | R/W | Software Star   | ndby   |  |   |  |
|     |          |                  |     | Specifies the instruction   | transition (   | mode after   | executing the   |  |
|     |          |                  |     | 0: Shifts to sleep mode after the SLEEP instruction executed  |  |  |   |  |
|     |          |                  |     | 1: Shifts to software standby mode after the SLE instruction is executed  |  |  |   |  |
|     |          |                  |     | This bit does<br>standby mode<br>normal opera<br>the WDT is us<br>bit is disabled<br>sleep mode of<br>SLEEP instru-<br>to 1, this bit s | e by using<br>tion. For cl<br>sed as the<br>I. In this ca<br>r all-modu<br>ction is ex | external int<br>learing, writ<br>watchdog t<br>ise, a transi<br>le-clock-sto<br>ecuted. Wh | errupts and s<br>e 0 to this bit.<br>imer, the sett<br>tion is always<br>p mode after<br>en the SLPIE |  |
| 14  | OPE      | 1                | R/W | Output Port E   | inable   |  |   |  |
|     |          |                  |     | Specifies whe control signal retained or se standby mode  | s ( <del>CS0</del> to et to the high   | CS7, AS, R   | $\overline{D}$ , $\overline{HWR}$ , and   |  |
|     |          |                  |     | 0: In software control sign   |  | node, addre<br>gh-impedar  |   |  |
|     |          |                  |     | 1: In software control sign   |  | node, addre<br>output state  |   |  |

Initial Value

Rev.1.00 Sep. 08, 2005 Page 856 of 966

oscillation settling time. With an external clock, circuit settling time is necessary. Refer to Table set the standby time.

in multi-clock mode. 00000: Reserved

While oscillation is being settled, the timer is co the Po clock frequency. Careful consideration is

00001: Reserved

00010: Reserved

00011: Reserved

00100: Reserved

00101: Standby time = 64 states

00110: Standby time = 512 states

00111: Standby time = 1024 states 01000: Standby time = 2048 states 01001: Standby time = 4096 states

01010: Standby time = 16384 states 01011: Standby time = 32768 states

01100: Standby time = 65536 states 01101: Standby time = 131072 states 01110: Standby time = 262144 states 01111: Standby time = 524288 states

1XXXX: Reserved

| 6 to 0 - | _          | All 0 | R/W | Reserved  |
|----------|------------|-------|-----|---|
|          |            |       |     | These bits are always read as 0. The write value always be 0. |
| Motoe: 1 | Y: Don't c | aro   |     |   |

2. With the F-ZTAT version, the flash memory settling time must be reserved.

#### 22.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB control module stop mode. Setting a bit to 1 makes the corre module enter module stop mode, while clearing the bit to 0 clears module stop mode.

## MSTPCRA

| Bit           | 15     | 14      | 13      | 12      | 11      | 10      | 9      |  |
|---------------|--------|---------|---------|---------|---------|---------|--------|--|
| Bit Name      | ACSE   | MSTPA14 | MSTPA13 | MSTPA12 | MSTPA11 | MSTPA10 | MSTPA9 |  |
| Initial Value | 0      | 0       | 0       | 0       | 1       | 1       | 1      |  |
| R/W           | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    |  |
| Bit           | 7      | 6       | 5       | 4       | 3       | 2       | 1      |  |
| Bit Name      | MSTPA7 | MSTPA6  | MSTPA5  | MSTPA4  | MSTPA3  | MSTPA2  | MSTPA1 |  |
| Initial Value | 1      | 1       | 1       | 1       | 1       | 1       | 1      |  |
| R/W           | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    |  |
|               |        |         |         |         |         |         |        |  |

# MSTPCRA

|     |          | Initial |     |   |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value   | R/W | Module  |
| 15  | ACSE     | 0       | R/W | All-Module-Clock-Stop Mode Enable   |
|     |          |         |     | Enables/disables all-module-clock-stop mode for reducing current consumption by stopping the k controller and I/O ports operations when the CF executes the SLEEP instruction after module st has been set for all the on-chip peripheral moducontrolled by MSTPCR. |
|     |          |         |     | 0: All-module-clock-stop mode disabled  |
|     |          |         |     | 1: All-module-clock-stop mode enabled   |
| 14  | MSTPA14  | 0       | R/W | Reserved  |
| 13  | MSTPA13  | 0       | R/W | DMA controller (DMAC)   |
| 12  | MSTPA12  | 0       | R/W | Data transfer controller (DTC)  |
| 11  | MSTPA11  | 1       | R/W | Reserved  |
| 10  | MSTPA10  | 1       | R/W | These bits are always read as 1. The write valu always be 1.  |
| 9   | MSTPA9   | 1       | R/W | 8-bit timer (TMR_3 and TMR_2)   |
| 8   | MSTPA8   | 1       | R/W | 8-bit timer (TMR_1 and TMR_0)   |
| 7   | MSTPA7   | 1       | R/W | Reserved  |
| 6   | MSTPA6   | 1       | R/W | These bits are always read as 1. The write valu always be 1.  |

| 0   | MSTPA0      | 1                | R/W | 16-bit timer pulse unit (TPU channels 5 to 0) |
|-----|-------------|------------------|-----|---|
|     | ) (GED CD D |                  |     |   |
| •   | MSTPCRB     |                  |     |   |
| Bit | Bit Name    | Initial<br>Value | R/W | Module  |

| Bit | Bit Name | Value | R/W | Module   |
|-----|----------|-------|-----|--|
| 15  | MSTPB15  | 1     | R/W | Programmable pulse generator (PPG)                             |
| 14  | MSTPB14  | 1     | R/W | Reserved   |
| 13  | MSTPB13  | 1     | R/W | These bits are always read as 1. The write value always be 1.  |
| 12  | MSTPB12  | 1     | R/W | Serial communication interface_4 (SCI_4)                       |
| 11  | MSTPB11  | 1     | R/W | Reserved   |
|     |          |       |     | This bit is always read as 1. The write value sho always be 1. |
| 10  | MSTPB10  | 1     | R/W | Serial communication interface_2 (SCI_2)                       |
| 9   | MSTPB9   | 1     | R/W | Serial communication interface_1 (SCI_1)                       |
| 8   | MSTPB8   | 1     | R/W | Serial communication interface_0 (SCI_0)                       |
| 7   | MSTPB7   | 1     | R/W | I <sup>2</sup> C bus Interface 1 (IIC_1)                       |
| 6   | MSTPB6   | 1     | R/W | I <sup>2</sup> C bus Interface 0 (IIC_0)                       |
| 5   | MSTPB5   | 1     | R/W | Reserved   |
| 4   | MSTPB4   | 1     | R/W | These bits are always read as 1. The write value               |
| 3   | MSTPB3   | 1     | R/W | always be 1.   |
| 2   | MSTPB2   | 1     | R/W |  |
| 1   | MSTPB1   | 1     | R/W |  |
| 0   | MSTPB0   | 1     | R/W |  |



| <b>D</b>   | •        | •       | •     | •              | ŭ             | _           | •            |    |
|------------|----------|---------|-------|----------------|---------------|-------------|--------------|----|
| Bit Nam    | e MSTPC7 | MSTPC6  | MSTPC | MSTPC4         | MSTPC3        | MSTPC2      | MSTPC1       |    |
| Initial Va | alue 0   | 0       | 0     | 0              | 0             | 0           | 0            |    |
| R/W        | R/W      | R/W     | R/W   | R/W            | R/W           | R/W         | R/W          |    |
|            |          |         |       |                |               |             |              |    |
|            |          | Initial |       |                |               |             |              |    |
| Bit        | Bit Name | Value   | R/W   | Module         |               |             |              |    |
| 15         | MSTPC15  | 1       | R/W   | Serial comm    | unication ir  | nterface_5  | (SCI_5), (Ir | ·C |
| 14         | MSTPC14  | 1       | R/W   | Serial comm    | unication ir  | nterface_6  | (SCI_6)      |    |
| 13         | MSTPC13  | 1       | R/W   | 8-bit timer (T | MR_4, TM      | R_5)        |              |    |
| 12         | MSTPC12  | 1       | R/W   | 8-bit timer (T | MR_6, TM      | R_7)        |              |    |
| 11         | MSTPC11  | 1       | R/W   | Universal se   | rial bus inte | erface (USE | 3)           |    |
|            |          |         |       |                |               |             |              |    |

3

Cyclic redundancy check

These bits are always read as 1. The write value

These bits are always read as 0. The write valu

On-chip RAM\_4 (H'FF2000 to H'FF3FFF)

On-chip RAM\_3 (H'FF4000 to H'FF5FFF)

Reserved

Reserved

always be 1.

always be 0.

5

R/W

Bit

10

9

8

7

6

5

4

3

2

1

0

7

MSTPC10 1

1

1

0

0

0

0

0

0

0

MSTPC9

MSTPC8

MSTPC7

MSTPC6

MSTPC5

MSTPC4

MSTPC3

MSTPC2

MSTPC1

MSTPC0

REJ09

Rev.1.00 Sep. 08, 2005 Pag

the operating clock specified by bits ICK2 to ICK0.

Multi-clock mode is cleared by clearing all of bits ICK2 to ICK0, PCK2 to PCK0, and Book BCK0 to 0. A transition is made to normal mode at the end of the bus cycle, and multi-clis cleared.

If a SLEEP instruction is executed while the SSBY bit in SBYCR is cleared to 0, this LS sleep mode. When sleep mode is cleared by an interrupt, multi-clock mode is restored.

If a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, this LSI ent software standby mode. When software standby mode is cleared by an external interrupt,

When the  $\overline{RES}$  pin is driven low, the reset state is entered and multi-clock mode is cleare same applies to a reset caused by watchdog timer overflow.

When the STBY pin is driven low, a transition is made to hardware standby mode.

REJ09B0219-0100

clock mode is restored.



Sleep mode is exited by any interrupt, signals on the  $\overline{RES}$  or  $\overline{STBY}$  pin, and a reset cause watchdog timer overflow.

## 1. Clearing by interrupt

When an interrupt occurs, sleep mode is exited and interrupt exception processing st mode is not exited if the interrupt is disabled, or interrupts other than NMI are mask CPU.

2. Clearing by  $\overline{RES}$  pin

Setting the  $\overline{RES}$  pin level low selects the reset state. After the stipulated reset input of driving the RES pin high makes the CPU start the reset exception processing.

- 3. Clearing by STBY pin
- When the STBY pin level is driven low, a transition is made to hardware standby me 4. Clearing by reset caused by watchdog timer overflow

Sleep mode is exited by an internal reset caused by a watchdog timer overflow.



consumption to be significantly reduced.

If the WDT is used as a watchdog timer, it is impossible to make a transition to software mode. The WDT should be stopped before the SLEEP instruction execution.

#### 22.5.2 **Clearing Software Standby Mode**

Software standby mode is cleared by an external interrupt (NMI pin, or pins IRO0 to IRO by means of the RES pin or STBY pin.

#### 1. Clearing by interrupt

When an NMI or IRQ0 to IRQ11\* interrupt request signal is input, clock oscillation s after the elapse of the time set in bits STS4 to STS0 in SBYCR, stable clocks are supp the entire LSI, software standby mode is cleared, and interrupt exception handling is When clearing software standby mode with an IRO0 to IRO11\* interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than i

IRQ0 to IRQ11\* is generated. Software standby mode cannot be cleared if the interru been masked on the CPU side or has been designated as a DTC activation source.


Note: \* By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ11 can be used as a soft standby mode clearing source.

## 2. Clearing by RES pin

When the RES pin is driven low, clock oscillation is started. At the same time as cloc oscillation starts, clocks are supplied to the entire LSI. Note that the RES pin must be until clock oscillation settles. When the RES pin goes high, the CPU begins reset exce

3. Clearing by STBY pin

When the STBY pin is driven low, a transition is made to hardware standby mode.





handling.

**Table 22.2 Oscillation Settling Time Settings** 

|      |      |      |      |      | Standby  |       | Pφ* [MHz] |       |
|------|------|------|------|------|----------|-------|-----------|-------|
| STS4 | STS3 | STS2 | STS1 | STS0 | Time     | 35    | 25        | 20    |
| 0    | 0    | 0    | 0    | 0    | Reserved | _     | _         | _     |
|      |      |      |      | 1    | Reserved | _     | _         | _     |
|      |      |      | 1    | 0    | Reserved | _     | _         | _     |
|      |      |      |      | 1    | Reserved | _     | _         | _     |
|      |      | 1    | 0    | 0    | Reserved | _     | _         | _     |
|      |      |      |      | 1    | 64       | 1.8   | 2.6       | 3.2   |
|      |      |      | 1    | 0    | 512      | 14.6  | 20.5      | 25.6  |
|      |      |      |      | 1    | 1024     | 29.3  | 41.0      | 51.2  |
|      | 1    | 0    | 0    | 0    | 2048     | 58.5  | 81.9      | 102.4 |
|      |      |      |      | 1    | 4096     | 0.12  | 0.16      | 0.20  |
|      |      |      | 1    | 0    | 16384    | 0.47  | 0.66      | 0.82  |
|      |      |      |      | 1    | 32768    | 0.94  | 1.31      | 1.64  |
|      |      | 1    | 0    | 0    | 65536    | 1.87  | 2.62      | 3.28  |
|      |      |      |      | 1    | 131072   | 3.74  | 5.24      | 6.55  |
|      |      |      | 1    | 0    | 262144   | 7.49  | 10.49     | 13.11 |
|      |      |      |      | 1    | 524288   | 14.98 | 20.97     | 26.21 |
| 1    | 0    | 0    | 0    | 0    | Reserved | _     | _         | _     |

: Recommended time setting when using an external clock.

: Recommended time setting when using a crystal resonator.

\*  $P_{\phi}$  is the output from the peripheral module frequency divider. Note:



Rev.1.00 Sep. 08, 2005 Pag

|   |   |   |   | 1 | 1024     | 78.8  | 102.4 | 128.0 |  |
|---|---|---|---|---|----------|-------|-------|-------|--|
|   | 1 | 0 | 0 | 0 | 2048     | 157.5 | 204.8 | 256.0 |  |
|   |   |   |   | 1 | 4096     | 0.32  | 0.41  | 0.51  |  |
|   |   |   | 1 | 0 | 16384    | 1.26  | 1.64  | 2.05  |  |
|   |   |   |   | 1 | 32768    | 2.52  | 3.28  | 4.10  |  |
|   |   | 1 | 0 | 0 | 65536    | 5.04  | 6.55  | 8.19  |  |
|   |   |   |   | 1 | 131072   | 10.08 | 13.11 | 16.38 |  |
|   |   |   | 1 | 0 | 262144   | 20.16 | 26.21 | 32.77 |  |
|   |   |   |   | 1 | 524288   | 40.33 | 52.43 | 65.54 |  |
| 1 | 0 | 0 | 0 | 0 | Reserved | _     | _     | _     |  |

: Recommended time setting when using an external clock.

: Recommended time setting when using a crystal resonator.

Note: \* \$\phi\$ is the output from the peripheral module frequency divider.

Rev.1.00 Sep. 08, 2005 Page 866 of 966






Figure 22.2 Software Standby Mode Application Example

driving the  $\overline{STBY}$  pin low. Do not change the state of the mode pins (MD2 to MD0) whill LSI is in hardware standby mode.

### 22.6.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the  $\overline{STBY}$  pin and the  $\overline{RES}$  pin. When the pin is driven high while the  $\overline{RES}$  pin is low, the reset state is entered and clock oscillation started. Ensure that the  $\overline{RES}$  pin is held low until clock oscillation settles (for details on the oscillation settling time, refer to Table 22.2). When the  $\overline{RES}$  pin is subsequently driven he transition is made to the program execution state via the reset exception handling state.

## 22.6.3 Hardware Standby Mode Timing

Figure 22.3 shows an example of hardware standby mode timing.

When the  $\overline{STBY}$  pin is driven low after the  $\overline{RES}$  pin has been driven low, a transition is n hardware standby mode. Hardware standby mode is cleared by driving the  $\overline{STBY}$  pin hig waiting for the oscillation settling time, then changing the  $\overline{RES}$  pin from low to high.




Figure 22.3 Hardware Standby Mode Timing

Rev.1.00 Sep. 08, 2005 Page 868 of 966 REJ09B0219-0100

RENESAS

Timing.




Figure 22.4 Timing Sequence at Power-On

# 22.7 Module Stop Mode

## 22.7.1 Module Stop Mode

Module stop mode can be set for individual on-chip peripheral modules.

When the corresponding MSTP bit in MSTPCRA, MSTPCRB, or MSTPCRC is set to 1 operation stops at the end of the bus cycle and a transition is made to module stop mode continues operating independently.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the starts operating at the end of the bus cycle. In module stop mode, the internal states of n other than the SCI are retained.



Rev.1.00 Sep. 08, 2005 Pag REJ09 SSBY bit in SBYCR cleared to 0 will cause all modules (except for the 8-bit timer\* and timer), the bus controller, and the I/O ports to stop operating, and to make a transition to module-clock-stop mode at the end of the bus cycle.

modules controlled by MSTPCRC (MSTPCRC[15:8] = H'FFFF).

All module clock stop mode is cleared by an external interrupt (NIMI or IRO) to IRO1.

When power consumption should be reduced ever more in all-module-clock-stop mode,

All-module-clock-stop mode is cleared by an external interrupt (NMI or IRQ1 to IRQ11 RES pin input, or an internal interrupt (8-bit timer\* or watchdog timer), and the CPU retunormal program execution state via the exception handling state. All-module-clock-stop not cleared if interrupts are disabled, if interrupts other than NMI are masked on the CPU if the relevant interrupt is designated as a DTC activation source.

When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

Note: \* Operation or halting of the 8-bit timer can be selected by bits MSTPA9 and M MSTPCRA.

Rev.1.00 Sep. 08, 2005 Page 870 of 966

CPU immediately starts the exception handling.

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. The power-down state is canceled by a canceling factor interrupt 22.5).

When a canceling factor interrupt is generated immediately before a SLEEP instruction executed, the exception handling starts. After returning from the interrupt handling, the instruction is executed to transition to the power-down state. In this case, the power-dow not canceled until the next canceling factor interrupt is generated (see figure 22.6).

canceling factor interrupt, the operation of the system is as shown in figure 22.7. Even i canceling factor interrupt is generated immediately before a SLEEP instruction is execu SLEEP instruction is executed and a sleep interrupt is generated. Therefore, a shift is may CPU execution state after the exception handling, without shifting to the power-down st

When the SLPIE bit is set to 1 to enable the sleep interrupt function in the handling rout

When the SLPIE bit is set to 1 to enable the sleep interrupt function, clear the SSBY bit SBYCR to 0.




Figure 22.5 When Canceling Factor Interrupt is Generated after SLEEP Instruction Execution




Figure 22.6 When Canceling Factor Interrupt is Generated before SLEEP Instr Execution (Sleep Interrupt Disabled)

Rev.1.00 Sep. 08, 2005 Page 872 of 966 REJ09B0219-0100






Figure 22.7 When Canceling Factor Interrupt is Generated before SLEEP Inst Execution (Sleep Interrupt Enabled)



Table 22.3 B\( \phi \) Pin (PA7) State in Each Processing State

|     | Register Setting | Normal |                    | All-<br>Module-    | Software Standby<br>Mode |                    |                    |
|-----|------------------|--------|--------------------|--------------------|--------------------------|--------------------|--------------------|
| DDR | PSTOP1           | POSEL1 | Operating<br>State | Sleep<br>Mode      | Clock-<br>Stop Mode      | OPE = 0            | OPE = 1            |
| 0   | X                | Х      | Hi-Z               | Hi-Z               | Hi-Z                     | Hi-Z               | Hi-Z               |
| 1   | 0                | 0      | B∳ output          | B∳ output          | B∳ output                | High               | High               |
| 1   | 0                | 1      | Setting prohibited | Setting prohibited | Setting prohibited       | Setting prohibited | Setting prohibited |
| 1   | 1                | Χ      | High               | High               | High                     | High               | High               |

Rev.1.00 Sep. 08, 2005 Page 874 of 966

REJ09B0219-0100



#### 22.10.3 Module Stop Mode of DMAC or DTC

Depending on the operating state of the DMAC and DTC, bits MSTPA13 and MSTPA1 be set to 1, respectively. The module stop mode setting for the DMAC or DTC should be out only when the DMAC or DTC is not activated.

For details, refer to section 7, DMA Controller (DMAC), and section 8, Data Transfer C (DTC).

### **22.10.4** On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in module stop mode. Consequently, stop mode is entered when an interrupt has been requested, it will not be possible to clear interrupt source or the DMAC or DTC activation source. Interrupts should therefore be before entering module stop mode.

## 22.10.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.



Rev.1.00 Sep. 08, 2005 Pag

Rev.1.00 Sep. 08, 2005 Page 876 of 966

REJ09B0219-0100



- clock. For details, refer to section 6.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not these addresses; otherwise, the operation when accessing these bits and subsequent cannot be guaranteed.
- 2. Register bits
  - Bit configurations of the registers are listed in the same order as the register addresse • Reserved bits are indicated by — in the bit name column.
  - - Space in the bit name field indicates that the entire register is allocated to either the data.
  - For the registers of 16 or 32 bits, the MSB is listed first.
  - Byte configuration description order is subject to big endian.
- 3. Register states in each operating mode
- Register states are listed in the same order as the register addresses.
- For the initialized state of each bit, refer to the register description in the correspond
- section.
- The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

| Timer counter control register_4 | TCCR_4  | 8  | H'FEA4A |
|----------------------------------|---------|----|---------|
| Timer counter control register_5 | TCCR_5  | 8  | H'FEA4B |
| CRC control register             | CRCCR   | 8  | H'FEA4C |
| CRC data input register          | CRCDIR  | 8  | H'FEA4D |
| CRC data output register         | CRCDOR  | 16 | H'FEA4E |
| Timer control register_6         | TCR_6   | 8  | H'FEA50 |
| Timer control register_7         | TCR_7   | 8  | H'FEA51 |
| Timer control/status register_6  | TCSR_6  | 8  | H'FEA52 |
| Timer control/status register_7  | TCSR_7  | 8  | H'FEA53 |
| Time constant registerA_6        | TCORA_6 | 8  | H'FEA54 |
| Time constant registerA_7        | TCORA_7 | 8  | H'FEA55 |
| Time constant registerB_6        | TCORB_6 | 8  | H'FEA56 |
| Time constant registerB_7        | TCORB_7 | 8  | H'FEA57 |
| Timer counter_6                  | TCNT_6  | 8  | H'FEA58 |
| Timer counter_7                  | TCNT_7  | 8  | H'FEA59 |
| Timer counter control register_6 | TCCR_6  | 8  | H'FEA5A |
| Timer counter control register_7 | TCCR_7  | 8  | H'FEA5B |
| Interrupt flag register 0        | IFR0    | 8  | H'FEE00 |
| Interrupt flag register 1        | IFR1    | 8  | H'FEE01 |
| Interrupt flag register 2        | IFR2    | 8  | H'FEE02 |
| Interrupt enable register 0      | IER0    | 8  | H'FEE04 |
| Interrupt enable register 1      | IER1    | 8  | H'FEE05 |
| Interrupt enable register 2      | IER2    | 8  | H'FEE06 |
| •                                |         | _  | _       |

Rev.1.00 Sep. 08, 2005 Page 878 of 966

REJ09B0219-0100

TCORB\_4

TCORB\_5

TCNT\_4

TCNT\_5

8

8

8

8

H'FEA46

H'FEA47

H'FEA48

H'FEA49

TMR\_4

TMR\_5

TMR\_4

TMR\_5

TMR\_4

TMR\_5

CRC

CRC

CRC

TMR\_6

TMR\_7

TMR\_6

TMR\_7

TMR\_6

TMR\_7

TMR\_6

TMR\_7

TMR\_6

TMR\_7

TMR\_6

TMR\_7

USB

USB

USB

USB

USB

USB

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

8

8

8

8

8

8

Time constant registerB\_4

Time constant registerB\_5

Timer counter\_4

Timer counter\_5



3P





| Data status register                 | DASTS     | 8 |
|--------------------------------------|-----------|---|
| FIFO clear register                  | FCLR      | 8 |
| Endpoint stall register              | EPSTL     | 8 |
| Trigger register                     | TRG       | 8 |
| DMA transfer setting register        | DMA       | 8 |
| Configuration value register         | CVR       | 8 |
| Control register                     | CTLR      | 8 |
| Endpoint information register        | EPIR      | 8 |
| Transceiver testregister0            | TRNTREG00 | 8 |
| Transceiver testregister1            | TRNTREG1  | 8 |
| Port M data direction register       | PMDDR     | 8 |
| Port M data register                 | PMDR      | 8 |
| Port M register                      | PORTM     | 8 |
| Port M input buffer control register | PMICR     | 8 |
| Serial mode register_5               | SMR_5     | 8 |
| Bit rate register_5                  | BRR_5     | 8 |
| Serial control register_5            | SCR_5     | 8 |
| Transmit data register_5             | TDR_5     | 8 |
| Serial status register_5             | SSR_5     | 8 |
| Receive data register_5              | RDR_5     | 8 |
| Smart card mode register_5           | SCMR_5    | 8 |
| Serial extended mode register_5      | SEMR_5    | 8 |
| IrDA control register                | IrCR      | 8 |
| Serial mode register_6               | SMR_6     | 8 |

EPDR3

EPSZ0o

EPSZ1

8

8

EP3 data register

EP0o receive data size register

EP1 receive data size register



USB

I/O port

I/O port

I/O port

I/O port

SCI\_5

SCI\_5

SCI\_5

SCI\_5

SCI\_5

SCI\_5

SCI\_5

SCI\_6

H'FEE18

H'FEE24

H'FEE25

H'FEE27

H'FEE28

H'FEE2A

H'FEE2C

H'FEE2D

H'FEE2E

H'FEE2F

H'FEE32

H'FEE44

H'FEE45

H'FEE50

H'FEE51

H'FEE52

H'FEE53

H'FF600

H'FF601

H'FF602

H'FF603

H'FF604

H'FF605

H'FF60C

H'FF610

8

8

8

8

8

8 8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

Rev.1.00 Sep. 08, 2005 Pag

3

3 3

3

3 3

3

3

3

3

3

3

3

3

3

3

3

3 3

3

3 3

3

3

3

3

3

|                                      |       | - |         |
|--------------------------------------|-------|---|---------|
| Port B data direction register       | PBDDR | 8 | H'FFB8A |
| Port D data direction register       | PDDDR | 8 | H'FFB8C |
| Port E data direction register       | PEDDR | 8 | H'FFB8D |
| Port F data direction register       | PFDDR | 8 | H'FFB8E |
| Port 1 input buffer control register | P1ICR | 8 | H'FFB90 |
| Port 2 input buffer control register | P2ICR | 8 | H'FFB91 |
| Port 5 input buffer control register | P5ICR | 8 | H'FFB94 |
| Port 6 input buffer control register | P6ICR | 8 | H'FFB95 |
| Port A input buffer control register | PAICR | 8 | H'FFB99 |
| Port B input buffer control register | PBICR | 8 | H'FFB9A |
| Port D input buffer control register | PDICR | 8 | H'FFB9C |
| Port E input buffer control register | PEICR | 8 | H'FFB9D |
| Port F input buffer control register | PFICR | 8 | H'FFB9E |
| Port H register                      | PORTH | 8 | H'FFBA0 |
| Port I register                      | PORTI | 8 | H'FFBA1 |
| Port H data register                 | PHDR  | 8 | H'FFBA4 |
| Port I data register                 | PIDR  | 8 | H'FFBA5 |
| Port H data direction register       | PHDDR | 8 | H'FFBA8 |
| Port I data direction register       | PIDDR | 8 | H'FFBA9 |
| Port H input buffer control register | PHICR | 8 | H'FFBAC |
| Port I input buffer control register | PIICR | 8 | H'FFBAD |
| Port D pull-up MOS control register  | PDPCR | 8 | H'FFBB4 |
| Port E pull-up MOS control register  | PEPCR | 8 | H'FFBB5 |
| Port F pull-up MOS control register  | PFPCR | 8 | H'FFBB6 |
| Port H pull-up MOS control register  | PHPCR | 8 | H'FFBB8 |

P2DDR

P6DDR

**PADDR** 

8

8

8

H'FFB81

H'FFB85

H'FFB89

I/O port

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

2P



RENESAS

Port 2 data direction register

Port 6 data direction register

Port A data direction register

|                                    | RE     | NES | SAS   |
|------------------------------------|--------|-----|-------|
|                                    |        |     |       |
| DMA source address register_3      | DSAR_3 | 32  | H'FFC |
| DMA address control register_2     | DACR_2 | 32  | H'FFC |
| DMA mode control register_2        | DMDR_2 | 32  | H'FFC |
| DMA block size register_2          | DBSR_2 | 32  | H'FFC |
| DMA transfer count register_2      | DTCR_2 | 32  | H'FFC |
| DMA offset register_2              | DOFR_2 | 32  | H'FFC |
| DMA destination address register_2 | DDAR_2 | 32  | H'FFC |
| DMA source address register_2      | DSAR_2 | 32  | H'FFC |
| DMA address control register_1     | DACR_1 | 32  | H'FFC |
| DMA mode control register_1        | DMDR_1 | 32  | H'FFC |
| DMA block size register_1          | DBSR_1 | 32  | H'FFC |
| DMA transfer count register_1      | DTCR_1 | 32  | H'FFC |
| DMA offset register_1              | DOFR_1 | 32  | H'FFC |
| DMA destination address register_1 | DDAR_1 | 32  | H'FFC |
| DMA source address register_1      | DSAR_1 | 32  | H'FFC |
| DMA address control register_0     | DACR_0 | 32  | H'FFC |
| DMA mode control register_0        | DMDR_0 | 32  | H'FFC |
| DMA block size register_0          | DBSR_0 | 32  | H'FFC |
| DMA transfer count register_0      | DTCR_0 | 32  | H'FFC |

Port function control register 7

Port function control register 9

Port function control register B

Port function control register C

DMA source address register\_0

DMA offset register\_0

DMA destination address register\_0

register

Software standby release IRQ enable

8

8

8

8

16

32

32

32

PFCR7

PFCR9

**PFCRB** 

**PFCRC** 

SSIER

DSAR\_0

DDAR\_0

DOFR\_0

I/O port

I/O port

I/O port

I/O port

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_2

DMAC\_2

DMAC\_2

DMAC\_2

DMAC\_2

DMAC\_2

DMAC\_2

DMAC\_3

Rev.1.00 Sep. 08, 2005 Pag

INTC

H'FFBC7

H'FFBC9

H'FFBCB

H'FFBCC

H'FFBCE

H'FFC00

H'FFC04

H'FFC08

8

8

8

8

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16 16

16

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

| Interrupt priority register F                            | IPRF     | 16 |
|--|----------|----|
| Interrupt priority register G                            | IPRG     | 16 |
| Interrupt priority register H                            | IPRH     | 16 |
| Interrupt priority register I                            | IPRI     | 16 |
| Interrupt priority register K                            | IPRK     | 16 |
| Interrupt priority register L                            | IPRL     | 16 |
| Interrupt priority register Q                            | IPRQ     | 16 |
| Interrupt priority register R                            | IPRR     | 16 |
| IRQ sense control register H                             | ISCRH    | 16 |
| IRQ sense control register L                             | ISCRL    | 16 |
| DTC vector base register                                 | DTCVBR   | 32 |
| Bus width control register                               | ABWCR    | 16 |
| Access state control register                            | ASTCR    | 16 |
| Wait control register A                                  | WTCRA    | 16 |
| Wait control register B                                  | WTCRB    | 16 |
| Read strobe timing control register                      | RDNCR    | 16 |
| $\overline{\text{CS}}$ assertion period control register | CSACR    | 16 |
| Idle control register                                    | IDLCR    | 16 |
| Bus control register1                                    | BCR1     | 16 |
| Bus control register2                                    | BCR2     | 8  |
| Endian control register                                  | ENDIANCR | 8  |
|  |          |    |

DMA module request select register\_2

DMA module request select register\_3

Interrupt priority register A

Interrupt priority register B

Interrupt priority register C

Interrupt priority register E

REJ09B0219-0100



8

8

16

16

16

16

DMRSR\_2

DMRSR\_3

**IPRA** 

**IPRB** 

**IPRC** 

**IPRE** 

H'FFD22

H'FFD23

H'FFD40

H'FFD42

H'FFD44

H'FFD48

H'FFD4A

H'FFD4C

H'FFD4E

H'FFD50

H'FFD54

H'FFD56

H'FFD60

H'FFD62

H'FFD68

H'FFD6A

H'FFD80

H'FFD84

H'FFD86

H'FFD88

H'FFD8A

H'FFD8C

H'FFD8E

H'FFD90

H'FFD92

H'FFD94

H'FFD95

DMAC\_2

DMAC\_3

INTC

**BSC** 

BSC

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

2Ιφ

2Ιφ 2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ 2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

2Ιφ

| Serial mode register_4                           | SMR_4   | 8 | H'FFE90 | SCI_4  |
|--|---------|---|---------|--------|
| Bit rate register_4                              | BRR_4   | 8 | H'FFE91 | SCI_4  |
| Serial control register_4                        | SCR_4   | 8 | H'FFE92 | SCI_4  |
| Transmit data register_4                         | TDR_4   | 8 | H'FFE93 | SCI_4  |
| Serial status register_4                         | SSR_4   | 8 | H'FFE94 | SCI_4  |
| Receive data register_4                          | RDR_4   | 8 | H'FFE95 | SCI_4  |
| Smart card mode register_4                       | SCMR_4  | 8 | H'FFE96 | SCI_4  |
| Flash code control/status register               | FCCS    | 8 | H'FFDE8 | FLASH  |
| Flash program code select register               | FPCS    | 8 | H'FFDE9 | FLASH  |
| Flash erase code select register                 | FECS    | 8 | H'FFDEA | FLASH  |
| Flash key code register                          | FKEY    | 8 | H'FFDEC | FLASH  |
| Flash transfer destination address register      | FTDAR   | 8 | H'FFDEE | FLASH  |
| I <sup>2</sup> C bus control register A_0        | ICCRA_0 | 8 | H'FFEB0 | IIC2_0 |
| I <sup>2</sup> C bus control register B_0        | ICCRB_0 | 8 | H'FFEB1 | IIC2_0 |
| I <sup>2</sup> C bus mode register_0             | ICMR_0  | 8 | H'FFEB2 | IIC2_0 |
| I <sup>2</sup> C bus interrupt enable register_0 | ICIER_0 | 8 | H'FFEB3 | IIC2_0 |
| I <sup>2</sup> C bus status register_0           | ICSR_0  | 8 | H'FFEB4 | IIC2_0 |
| Slave address register_0                         | SAR_0   | 8 | H'FFEB5 | IIC2_0 |

ICDRT\_0

ICDRR\_0

ICCRA\_1

SBYCH

**MSTPCRA** 

**MSTPCRB** 

**MSTPCRC** 

SEMR\_2

HIFFDC6

H'FFDC8

H'FFDCA

**H'FFDCC** 

H'FFE84

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SCI\_2

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Standby control register

Module stop control register A

Module stop control register B

Module stop control register C

Serial extended mode register\_2

I<sup>2</sup>C bus transmit data register\_0

I<sup>2</sup>C bus receive data register\_0

I<sup>2</sup>C bus control register A\_1



IIC2\_0

IIC2\_0

IIC2\_1

H'FFEB6

H'FFEB7

H'FFEB8

| Time constant register A_2        | TCORA_2 | 8  | H'FFEC4 |
|-----------------------------------|---------|----|---------|
| Time constant register A_3        | TCORA_3 | 8  | H'FFEC5 |
| Time constant register B_2        | TCORB_2 | 8  | H'FFEC6 |
| Time constant register B_3        | TCORB_3 | 8  | H'FFEC7 |
| Timer counter_2                   | TCNT_2  | 8  | H'FFEC8 |
| Timer counter_3                   | TCNT_3  | 8  | H'FFEC9 |
| Timer counter control register_2  | TCCR_2  | 8  | H'FFECA |
| Timer counter control register_3  | TCCR_3  | 8  | H'FFECB |
| Timer control register_4          | TCR_4   | 8  | H'FFEE0 |
| Timer mode register_4             | TMDR_4  | 8  | H'FFEE1 |
| Timer I/O control register_4      | TIOR_4  | 8  | H'FFEE2 |
| Timer interrupt enable register_4 | TIER_4  | 8  | H'FFEE4 |
| Timer status register_4           | TSR_4   | 8  | H'FFEE5 |
| Timer counter_4                   | TCNT_4  | 16 | H'FFEE6 |
| Timer general register A_4        | TGRA_4  | 16 | H'FFEE8 |
| Timer general register B_4        | TGRB_4  | 16 | H'FFEEA |
| Timer control register_5          | TCR_5   | 8  | H'FFEF0 |
| Timer mode register_5             | TMDR_5  | 8  | H'FFEF1 |
| Timer I/O control register_5      | TIOR_5  | 8  | H'FFEF2 |
| Timer interrupt enable register_5 | TIER_5  | 8  | H'FFEF4 |
| Timer status register_5           | TSR_5   | 8  | H'FFEF5 |
| Timer counter_5                   | TCNT_5  | 16 | H'FFEF6 |
| Timer general register A_5        | TGRA_5  | 16 | H'FFEF8 |
| Timer general register B_5        | TGRB_5  | 16 | H'FFEFA |

TCR\_3

TCSR\_2

TCSR\_3

8

8

H'FFEC1

H'FFEC2

H'FFEC3

TMR\_3

TMR\_2

TMR\_3

TMR 2

TMR\_3

TMR\_2

TMR\_3

TMR 2

TMR\_3

TMR\_2

TMR 3

TPU 4

TPU 4

TPU 4

TPU 4

TPU\_4

TPU\_4

TPU\_4

TPU\_4

TPU\_5

TPU\_5

TPU\_5

TPU\_5

TPU\_5

TPU\_5

TPU\_5

TPU\_5

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

2P



Timer control register\_3
Timer control/status register\_2

Timer control/status register\_3

| Port B register            | PORTB  | 8 | H'FFF4A |
|----------------------------|--------|---|---------|
| Port D register            | PORTD  | 8 | H'FFF4C |
| Port E register            | PORTE  | 8 | H'FFF4D |
| Port F register            | PORTF  | 8 | H'FFF4E |
| Port 1 data register       | P1DR   | 8 | H'FFF50 |
| Port 2 data register       | P2DR   | 8 | H'FFF51 |
| Port 6 data register       | P6DR   | 8 | H'FFF55 |
| Port A data register       | PADR   | 8 | H'FFF59 |
| Port B data register       | PBDR   | 8 | H'FFF5A |
| Port D data register       | PDDR   | 8 | H'FFF5C |
| Port E data register       | PEDR   | 8 | H'FFF5D |
| Port F data register       | PFDR   | 8 | H'FFF5E |
| Serial mode register_2     | SMR_2  | 8 | H'FFF60 |
| Bit rate register_2        | BRR_2  | 8 | H'FFF61 |
| Serial control register_2  | SCR_2  | 8 | H'FFF62 |
| Transmit data register_2   | TDR_2  | 8 | H'FFF63 |
| Serial status register_2   | SSR_2  | 8 | H'FFF64 |
| Receive data register_2    | RDR_2  | 8 | H'FFF65 |
| Smart card mode register_2 | SCMR_2 | 8 | H'FFF66 |
|                            |        |   |         |

INTCR

**IER** 

**ISR** 

PORT1

PORT2

PORT5

PORT6

**PORTA** 

**CPUPCR** 

8

8

16

16

8

8

8

8

8

H'FFF32

H'FFF33

H'FFF34

H'FFF36

H'FFF40

H'FFF41

H'FFF44

H'FFF45

H'FFF49

INTC

INTC

INTC

INTC

I/O port

SCI\_2

SCI\_2

SCI\_2

SCI\_2

SCI\_2

16

16

16

16

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

REJ09

Interrupt control register

IRQ enable register

IRQ status register

Port 1 register

Port 2 register

Port 5 register

Port 6 register

Port A register

CPU priority control register



Rev.1.00 Sep. 08, 2005 Pag

| Serial control register_0  | SCR_0  | 8  | H'FFF82 |
|----------------------------|--------|----|---------|
| Transmit data register_0   | TDR_0  | 8  | H'FFF83 |
| Serial status register_0   | SSR_0  | 8  | H'FFF84 |
| Receive data register_0    | RDR_0  | 8  | H'FFF85 |
| Smart card mode register_0 | SCMR_0 | 8  | H'FFF86 |
| Serial mode register_1     | SMR_1  | 8  | H'FFF88 |
| Bit rate register_1        | BRR_1  | 8  | H'FFF89 |
| Serial control register_1  | SCR_1  | 8  | H'FFF8A |
| Transmit data register_1   | TDR_1  | 8  | H'FFF8B |
| Serial status register_1   | SSR_1  | 8  | H'FFF8C |
| Receive data register_1    | RDR_1  | 8  | H'FFF8D |
| Smart card mode register_1 | SCMR_1 | 8  | H'FFF8E |
| A/D data register A        | ADDRA  | 16 | H'FFF90 |
| A/D data register B        | ADDRB  | 16 | H'FFF92 |
| A/D data register C        | ADDRC  | 16 | H'FFF94 |
| A/D data register D        | ADDRD  | 16 | H'FFF96 |
| A/D data register E        | ADDRE  | 16 | H'FFF98 |
| A/D data register F        | ADDRF  | 16 | H'FFF9A |
| A/D data register G        | ADDRG  | 16 | H'FFF9C |
| A/D data register H        | ADDRH  | 16 | H'FFF9E |

Output data register L

Next data register H\*

Next data register L\*

Next data register H\*

Next data register L\*

Bit rate register\_0

Serial mode register\_0

**PODRL** 

**NDRH** 

**NDRL** 

**NDRH** 

**NDRL** 

SMR 0

BRR 0

8

8

8

8

8

8

8

H'FFF7B

H'FFF7C

H'FFF7D

H'FFF7E

H'FFF7F

H'FFF80

H'FFF81

PPG

**PPG** 

PPG

PPG

**PPG** 

SCI 0

SCI 0

SCI 0 SCI\_0

SCI\_0

SCI 0

SCI 0

SCI 1

SCI 1

SCI 1

SCI\_1

SCI\_1

SCI\_1

SCI\_1

A/D

A/D

A/D

A/D

A/D

A/D

A/D

A/D

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

16

16

16

16

16

16

16

16

2P

2P 2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P



| Time constant register B_1        | TCORB_1 | 8  | H'FFFB7 | TMR_1 |
|-----------------------------------|---------|----|---------|-------|
| Timer counter_0                   | TCNT_0  | 8  | H'FFFB8 | TMR_0 |
| Timer counter_1                   | TCNT_1  | 8  | H'FFFB9 | TMR_1 |
| Timer counter control register_0  | TCCR_0  | 8  | H'FFFBA | TMR_0 |
| Timer counter control register_1  | TCCR_1  | 8  | H'FFFBB | TMR_1 |
| Timer start register              | TSTR    | 8  | H'FFFBC | TPU   |
| Timer synchronous register        | TSYR    | 8  | H'FFFBD | TPU   |
| Timer control register_0          | TCR_0   | 8  | H'FFFC0 | TPU_0 |
| Timer mode register_0             | TMDR_0  | 8  | H'FFFC1 | TPU_0 |
| Timer I/O control register H_0    | TIORH_0 | 8  | H'FFFC2 | TPU_0 |
| Timer I/O control register L_0    | TIORL_0 | 8  | H'FFFC3 | TPU_0 |
| Timer interrupt enable register_0 | TIER_0  | 8  | H'FFFC4 | TPU_0 |
| Timer status register_0           | TSR_0   | 8  | H'FFFC5 | TPU_0 |
| Timer counter_0                   | TCNT_0  | 16 | H'FFFC6 | TPU_0 |
| Timer general register A_0        | TGRA_0  | 16 | H'FFFC8 | TPU_0 |
| Timer general register B_0        | TGRB_0  | 16 | H'FFFCA | TPU_0 |
| Timer general register C_0        | TGRC_0  | 16 | H'FFFCC | TPU_0 |
| Timer general register D_0        | TGRD_0  | 16 | H'FFFCE | TPU_0 |
|                                   |         |    |         |       |

TCSR\_1

TCORA\_0

TCORA\_1

TCORB\_0

H'FFFB3

H'FFFB4

H'FFFB5

H'FFFB6

TMR\_1

TMR\_0

TMR\_1

TMR\_0

Timer control/status register\_1

Time constant register A\_0

Time constant register A\_1

Time constant register B\_0



REJ09

| <u> </u>                          |                  |          |                 |           |         |        |
|-----------------------------------|------------------|----------|-----------------|-----------|---------|--------|
| Timer mode register_2             | TMDR_2           | 8        | H'FFFE1         | TPU_2     | 16      | 2P     |
| Timer I/O control register_2      | TIOR_2           | 8        | H'FFFE2         | TPU_2     | 16      | 2P     |
| Timer interrupt enable register_2 | TIER_2           | 8        | H'FFFE4         | TPU_2     | 16      | 2P     |
| Timer status register_2           | TSR_2            | 8        | H'FFFE5         | TPU_2     | 16      | 2P     |
| Timer counter_2                   | TCNT_2           | 16       | H'FFFE6         | TPU_2     | 16      | 2P     |
| Timer general register A_2        | TGRA_2           | 16       | H'FFFE8         | TPU_2     | 16      | 2P     |
| Timer general register B_2        | TGRB_2           | 16       | H'FFFEA         | TPU_2     | 16      | 2P     |
| Timer control register_3          | TCR_3            | 8        | H'FFFF0         | TPU_3     | 16      | 2P     |
| Timer mode register_3             | TMDR_3           | 8        | H'FFFF1         | TPU_3     | 16      | 2P     |
| Timer I/O control register H_3    | TIORH_3          | 8        | H'FFFF2         | TPU_3     | 16      | 2P     |
| Timer I/O control register L_3    | TIORL_3          | 8        | H'FFFF3         | TPU_3     | 16      | 2P     |
| Timer interrupt enable register_3 | TIER_3           | 8        | H'FFFF4         | TPU_3     | 16      | 2P     |
| Timer status register_3           | TSR_3            | 8        | H'FFFF5         | TPU_3     | 16      | 2P     |
| Timer counter_3                   | TCNT_3           | 16       | H'FFFF6         | TPU_3     | 16      | 2P     |
| Timer general register A_3        | TGRA_3           | 16       | H'FFFF8         | TPU_3     | 16      | 2P     |
| Timer general register B_3        | TGRB_3           | 16       | H'FFFFA         | TPU_3     | 16      | 2P     |
| Timer general register C_3        | TGRC_3           | 16       | H'FFFFC         | TPU_3     | 16      | 2P     |
| Timer general register D_3        | TGRD_3           | 16       | H'FFFFE         | TPU_3     | 16      | 2P     |
| Note: * When the same out         | out trigger is s | pecified | I for pulse out | put group | s 2 and | 3 by t |
|                                   |                  |          |                 |           |         |        |

TCR\_2

H'FFFE0

TPU\_2

16

2P

Rev.1.00 Sep. 08, 2005 Page 888 of 966

H'FFF7F and H'FFF7D, respectively.



setting, the NDRH address is H'FFF7C. When different output triggers are spe NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, When the same output trigger is specified for pulse out groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When diffe output triggers are specified, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting, the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse output groups 0 and 1 by the PCR setting the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the PCR setting the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for pulse 0 and 1 by the NDRL addresses for

Timer control register\_2

| TCORB_5 |        |          |        |           |          |          |             |         |
|---------|--------|----------|--------|-----------|----------|----------|-------------|---------|
| TCNT_4  |        |          |        |           |          |          |             |         |
| TCNT_5  |        |          |        |           |          |          |             |         |
| TCCR_4  |        |          |        |           | TMRIS    |          | ICKS1       | ICKS0   |
| TCCR_5  |        |          |        |           | TMRIS    |          | ICKS1       | ICKS0   |
| CRCCR   | DORCLR |          |        |           |          | LMS      | G1          | G0      |
| CRCDIR  |        |          |        |           |          |          |             |         |
| CRCDOR  |        |          |        |           |          |          |             |         |
| TCR_6   | CMIEB  | CMIEA    | OVIE   | CCLR1     | CCLR0    | CKS2     | CKS1        | CKS0    |
| TCR_7   | CMIEB  | CMIEA    | OVIE   | CCLR1     | CCLR0    | CKS2     | CKS1        | CKS0    |
| TCSR_6  | CMFB   | CMFA     | OVF    | ADTE      | OS3      | OS2      | OS1         | OS0     |
| TCSR_7  | CMFB   | CMFA     | OVF    | _         | OS3      | OS2      | OS1         | OS0     |
| TCORA_6 |        |          |        |           |          |          |             |         |
| TCORA_7 |        |          |        |           |          |          |             |         |
| TCORB_6 |        |          |        |           |          |          |             |         |
| TCORB_7 |        |          |        |           |          |          |             |         |
| TCNT_6  |        |          |        |           |          |          |             |         |
| TCNT_7  |        |          |        |           |          |          |             |         |
| TCCR_6  |        |          | _      | _         | TMRIS    |          | ICKS1       | ICKS0   |
| TCCR_7  | _      |          | _      | _         | TMRIS    |          | ICKS1       | ICKS0   |
| IFR0    | BRST   | EP1 FULL | EP2 TR | EP2 EMPTY | SETUP TS | EP0o TS  | EP0i TR     | EP0i T  |
| IFR1    |        |          | _      | _         | VBUS MN  | EP3 TR   | EP3 TS      | VBUSF   |
| IFR2    | _      | _        | SURSS  | SURSF     | CFDN     | _        | SETC        | SETI    |
| IER0    | BRST   | EP1 FULL | EP2 TR | EP2 EMPTY | SETUP TS | EP0o TS  | EP0i TR     | EP0i T  |
|         |        |          |        |           |          |          |             |         |
|         |        |          |        |           |          | Rev.1.00 | Sep. 08, 20 | 005 Pag |
|         |        |          |        | RENE      | SΛS      |          |             | REJ0    |
|         |        |          |        |           |          |          |             |         |

TCSR\_5

TCORA\_4 TCORA\_5 TCORB\_4

CMFB

CMFA

OVF

OS3

OS2

OS1

OS0

| EPSZ0o   | _      | _        | _        | _        | _       | _   |
|----------|--------|----------|----------|----------|---------|-----|
| EPSZ1    | _      | _        | _        | _        | _       | _   |
| DASTS    | _      | _        | EP3 DE   | EP2 DE   | _       | _   |
| FCLR     | _      | EP3 CLR  | EP1 CLR  | EP2 CLR  | _       | _   |
| EPSTL    | _      | _        | _        | _        | EP3STL  | EP  |
| TRG      | _      | EP3 PKTE | EP1 RDFN | EP2 PKTE | _       | EP  |
| DMA      | _      | _        | _        | _        | _       | PU  |
| CVR      | CNFV1  | CNFV0    | INTV1    | INTV0    | _       | AL  |
| CTLR     | _      | _        | _        | RWUPS    | RSME    | RV  |
| EPIR     | D7     | D6       | D5       | D4       | D3      | D2  |
| TRNTREG0 | PTSTE  | _        | _        | _        | SUSPEND | txe |
| TRNTREG1 | _      | _        | _        | _        | _       | χV  |
| PMDDR    | PM7DDR | PM6DDR   | PM5DDR   | PM4DDR   | PM3DDR  | РΝ  |
| PMDR     | PM7DR  | PM6DR    | PM5DR    | PM4DR    | PM3DR   | РΝ  |
| PORTM    | PM7    | PM6      | PM5      | PM4      | PM3     | PΝ  |
| PMICR    | PM7ICR | PM6ICR   | PM5ICR   | PM4ICR   | PM3ICR  | PΝ  |
| SMR_5*   | C/Ā    | CHR      | PE       | O/Ē      | STOP    | MF  |
|          | (GM)   | (BLK)    | (PE)     | (O/E)    | (BCP1)  | (B  |
| BRR_5    |        |          |          |          |         |     |
| SCR_5*   | TIE    | RIE      | TE       | RE       | MPIE    | TE  |
| TDR_5    |        |          |          |          |         |     |
| SSR_5*   | TDRE   | RDRF     | ORER     | FER      | PER     | TE  |
|          |        |          |          | (ERS)    |         |     |

EPDR2

EPDR3

REJ09B0219-0100

D7

D7

D6

D6

D5

D5

D4

D4

D3

D3

D2

D2

EP2STL

EP0s RDFN

PULLUP\_E ALTV2

RWMD

xver\_data

PM2DDR

PM2DR

PM2ICR

(BCP0)

D1

D1

EP0o CLR

EP0o RDFN

EP2DMAE

ALTV1

**ASCE** 

Txse0

dpls

PM1DDR

PM1DR

PM1ICR

CKS1

CKE1

MPB

PM1

D1

EP1STL

D0

D0

EP0i DE

EP0i CLI

**EPOSTL** 

EP0i PKT EP1DMA

ALTV0

Txdata

dmns

**PM0DDF** 

PM0DR

PM0ICR

CKS0

CKE0

**MPBT** 

PM0

D0



| TIDIT_0 |        |        |        |        |        |
|---------|--------|--------|--------|--------|--------|
| SCMR_6  | _      | _      | _      | _      | SDIR   |
| SEMR_6  | _      | _      | _      | _      | ABCS   |
| P1DDR   | P17DDR | P16DDR | P15DDR | P14DDR | P13DDR |
| P2DDR   | P27DDR | P26DDR | P25DDR | P24DDR | P23DDR |
| P6DDR   | _      | _      | P65DDR | P64DDR | P63DDR |
| PADDR   | PA7DDR | PA6DDR | PA5DDR | PA4DDR | PA3DDR |
| PBDDR   | _      | _      | _      | _      | PB3DDR |
| PDDDR   | PD7DDR | PD6DDR | PD5DDR | PD4DDR | PD3DDR |
| PEDDR   | PE7DDR | PE6DDR | PE5DDR | PE4DDR | PE3DDR |
| PFDDR   | _      | _      | _      | PF4DDR | PF3DDR |
| P1ICR   | P17ICR | P16ICR | P15ICR | P14ICR | P13ICR |
| P2ICR   | P27ICR | P26ICR | P25ICR | P24ICR | P23ICR |
| P5ICR   | P57ICR | P56ICR | P55ICR | P54ICR | P53ICR |
| P6ICR   | _      | _      | P65ICR | P64ICR | P63ICR |
| PAICR   | PA7ICR | PA6ICR | PA5ICR | PA4ICR | PA3ICR |
| PBICR   | _      | _      | _      | _      | PB3ICR |
| PDICR   | PD7ICR | PD6ICR | PD5ICR | PD4ICR | PD3ICR |
| PEICR   | PE7ICR | PE6ICR | PE5ICR | PE4ICR | PE3ICR |
| PFICR   | _      | _      | _      | PF4ICR | PF3ICR |
| PORTH   | PH7    | PH6    | PH5    | PH4    | PH3    |
| PORTI   | PI7    | PI6    | PI5    | PI4    | PI3    |
| PHDR    | PH7DR  | PH6DR  | PH5DR  | PH4DR  | PH3DR  |
|         |        |        |        |        |        |
|         |        |        |        |        |        |

SSR\_6\*

RDR\_6

**TDRE** 

**RDRF** 



**FER** 

(ERS)

**ORER** 

PER

PF1ICR PH1 PI1

MPB

ACS1

P11DDR

P21DDR

P61DDR

PA1DDR

PB1DDR

PD1DDR

PE1DDR

PF1DDR

P11ICR

P21ICR

P51ICR

P61ICR

PA1ICR

PB1ICR

PD1ICR

PE1ICR

PH1DR

Rev.1.00 Sep. 08, 2005 Pag

**TEND** 

SINV

ACS2

P12DDR

P22DDR

P62DDR

PA2DDR

PB2DDR

PD2DDR

PE2DDR

PF2DDR

P12ICR

P22ICR

P52ICR

P62ICR

PA2ICR

PB2ICR

PD2ICR

PE2ICR

PF2ICR

PH2

PI2

PH2DR

**MPBT** 

SMIF

ACS0

P10DD

P20DD

P60DD

PA0DD

PB0DD

PD0DE

PE0DD

PF0DD

P10ICF

P20ICF

PB0ICI

PD0IC

PE0ICI

**PFOICE** 

PH0

PI0

PH0DF

REJ09

| PFCR7  | DMAS3A | DMAS3B | DMAS2A  | DMAS2B  | DMAS1A |
|--------|--------|--------|---------|---------|--------|
| PFCR9  | TPUMS5 | TPUMS4 | TPUMS3A | TPUMS3B | _      |
| PFCRB  | _      | _      | _       | _       | ITS11  |
| PFCRC  | ITS7   | ITS6   | ITS5    | ITS4    | ITS3   |
| SSIER  | _      | _      | _       | _       | SSI11  |
|        | SSI7   | SSI6   | SSI5    | SSI4    | SSI3   |
| DSAR_0 |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
| DDAR_0 |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
| DOFR_0 |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |
|        |        |        |         |         |        |

PI4PCR

P24ODR

PF4ODR

CS4E

CS6SB

BSE

A20E

PI3PCR

P23ODR

PF3ODR

CS3E

CS5SA

A19E

**TCLKS** 

PI2PCR

P22ODR

PF2ODR

CS2E

CS5SB

**RDWRE** 

DMAS1B

ITS10

ITS2

SSI10

SSI2

A18E

PI5PCR

P25ODR

CS5E

CS6SA

BSS

A21E

PI1PCR

P210DR

PF10DR

CS1E

ASOE

A17E

ITS9

ITS1

SSI9

SSI1

DMAS0A

PI0PCR

P20ODF

PF0ODF

CS0E

A16E

DMAS0E

ITS8

ITS0

SSI8

SSI0

**PIPCR** 

P2ODR

**PFODR** 

PFCR0

PFCR1

PFCR2

PFCR4

PFCR6

PI7PCR

P27ODR

CS7E

CS7SA

A23E

PI6PCR

P26ODR

CS6E

CS7SB

CS2S

A22E

LHWROE



| DACR_0 | AMS     | DIRS    | _       | _       | _       | RPTIE   | ARS1    | ARS0  |
|--------|---------|---------|---------|---------|---------|---------|---------|-------|
|        | _       | _       | SAT1    | SAT0    | _       | _       | DAT1    | DAT0  |
|        | SARIE   | _       | _       | SARA4   | SARA3   | SARA2   | SARA1   | SARA  |
|        | DARIE   | _       | _       | DARA4   | DARA3   | DARA2   | DARA1   | DARA  |
| DSAR_1 |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
| DDAR_1 |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
| DOFR_1 |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
| DTCR_1 |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
|        |         |         |         |         |         |         |         |       |
| DBSR_1 | BKSZH31 | BKSZH30 | BKSZH29 | BKSZH28 | BKSZH27 | BKSZH26 | BKSZH25 | BKSZF |

ACT

DTSZ1

DTF1

BKSZH23

BKSZ15

BKSZ7

BKSZH22

BKSZ14

BKSZ6

BKSZH21

BKSZ13

BKSZ5

DTSZ0

DTF0

MDS1

DTA

MDS0



**ERRF** 

**TSEIE** 

**ESIF** 

**ESIE** 

DMAP1

DMAP2

DTIF

DTIE

DMAP

BKSZH

BKSZ8

BKSZ0

REJ09

Rev.1.00 Sep. 08, 2005 Pag

 BKSZH19
 BKSZH18
 BKSZH17

 BKSZ11
 BKSZ10
 BKSZ9

 BKSZ3
 BKSZ2
 BKSZ1

RENESAS

BKSZH20

BKSZ12

BKSZ4

| DDAR_2 |         |         |         |         |         |         |         |        |
|--------|---------|---------|---------|---------|---------|---------|---------|--------|
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
| DOFR_2 |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
| DTCR_2 |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
|        |         |         |         |         |         |         |         |        |
| DBSR_2 | BKSZH31 | BKSZH30 | BKSZH29 | BKSZH28 | BKSZH27 | BKSZH26 | BKSZH25 | BKSZH2 |
|        | BKSZH23 | BKSZH22 | BKSZH21 | BKSZH20 | BKSZH19 | BKSZH18 | BKSZH17 | BKSZH1 |
|        | BKSZ15  | BKSZ14  | BKSZ13  | BKSZ12  | BKSZ11  | BKSZ10  | BKSZ9   | BKSZ8  |
|        | BKSZ7   | BKSZ6   | BKSZ5   | BKSZ4   | BKSZ3   | BKSZ2   | BKSZ1   | BKSZ0  |
| DMDR_2 | DTE     | DACKE   | TENDE   | _       | DREQS   | NRD     | _       | _      |
|        | ACT     | _       | _       | _       | _       | _       | ESIF    | DTIF   |
|        | DTSZ1   | DTSZ0   | MDS1    | MDS0    | TSEIE   | _       | ESIE    | DTIE   |
|        | DTF1    | DTF0    | DTA     | _       | _       | DMAP2   | DMAP1   | DMAP0  |
| DACR_2 | AMS     | DIRS    | _       | _       | _       | RPTIE   | ARS1    | ARS0   |
|        |         |         | SAT1    | SAT0    | _       | _       | DAT1    | DAT0   |
|        | SARIE   | _       | _       | SARA4   | SARA3   | SARA2   | SARA1   | SARA0  |
|        | DARIE   | _       | _       | DARA4   | DARA3   | DARA2   | DARA1   | DARA0  |
|        |         |         |         |         |         |         |         |        |

Rev.1.00 Sep. 08, 2005 Page 894 of 966 REJ09B0219-0100



|           | BKSZH23 | BKSZH22 | BKSZH21 | BKSZH20 | BKSZH1 |
|-----------|---------|---------|---------|---------|--------|
|           | BKSZ15  | BKSZ14  | BKSZ13  | BKSZ12  | BKSZ11 |
|           | BKSZ7   | BKSZ6   | BKSZ5   | BKSZ4   | BKSZ3  |
| DMDR_3    | DTE     | DACKE   | TENDE   | _       | DREQS  |
|           | ACT     | _       | _       | _       | _      |
|           | DTSZ1   | DTSZ0   | MDS1    | MDS0    | TSEIE  |
|           | DTF1    | DTF0    | DTA     | _       | _      |
| DACR_3    | AMS     | DIRS    | _       | _       | _      |
|           | _       | _       | SAT1    | SAT0    | _      |
|           | SARIE   | _       | _       | SARA4   | SARA3  |
|           | DARIE   | _       | _       | DARA4   | DARA3  |
| DMRSR_0_0 |         |         |         |         |        |
| DMRSR_1   |         |         |         |         |        |
| DMRSR_2   |         |         |         |         |        |
| DMRSR_3   |         |         |         |         |        |
| IPRA      | _       | IPRA14  | IPRA13  | IPRA12  | _      |
|           | _       | IPRA6   | IPRA5   | IPRA4   | _      |
| IPRB      | _       | IPRB14  | IPRB13  | IPRB12  | _      |

IPRB6

IPRB5

DTCR\_3

DBSR\_3

BKSZH31

BKSZH30

BKSZH29

BKSZH28

BKSZH27

BKSZH26

BKSZH18

BKSZ10

BKSZ2

DMAP2

**RPTIE** 

SARA2

DARA2

IPRA<sub>10</sub>

IPRA2

IPRB10

IPRB2

NRD

BKSZH25

BKSZH17

BKSZ9

BKSZ1

**ESIF** 

**ESIE** 

DMAP1

ARS1

DAT1

SARA1

DARA1

IPRA9

IPRA1

IPRB9

IPRB1

BKSZF

BKSZH

BKSZ8

BKSZ0

DTIF

DTIE

DMAP

ARS0

DAT0

SARAC

DARAG

IPRA8

IPRA0

IPRB8

IPRB0

REJ09



IPRB4

|        | _       | IPRQ6   | IPRQ5   | IPRQ4   | _      |
|--------|---------|---------|---------|---------|--------|
| IPRR   | _       | IPRR14  | IPRR13  | IPRR12  | _      |
|        | _       | IPRR6   | IPRR5   | IPRR4   | _      |
| ISCRH  | _       | _       | _       | _       | _      |
|        | IRQ11SR | IRQ11SF | IRQ10SR | IRQ10SF | IRQ9SR |
| ISCRL  | IRQ7SR  | IRQ7SF  | IRQ6SR  | IRQ6SF  | IRQ5SR |
|        | IRQ3SR  | IRQ3SF  | IRQ2SR  | IRQ2SF  | IRQ1SR |
| DTCVBR |         |         |         |         |        |
|        |         |         |         |         |        |
|        |         |         |         |         |        |
|        |         |         |         |         |        |
| ABWCR  | ABWH7   | ABWH6   | ABWH5   | ABWH4   | ABWH3  |
|        | ABWL7   | ABWL6   | ABWL5   | ABWL4   | ABWL3  |
| ASTCR  | AST7    | AST6    | AST5    | AST4    | AST3   |
|        | _       | _       | _       | _       | _      |
| WTCRA  | _       | W72     | W71     | W70     | _      |
|        | _       | W52     | W51     | W50     | _      |
| WTCRB  | _       | W32     | W31     | W30     | _      |
|        | _       | W12     | W11     | W10     | _      |

IPRH6

IPRI14

IPRI6

IPRK14

IPRK6

IPRL14

IPRL6

IPRQ14

IPRI

**IPRK** 

**IPRL** 

**IPRQ** 

IPRH5

IPRI13

IPRI5

IPRK13

IPRK5

IPRL13

IPRL5

IPRQ13

IPRH4

IPRI12

IPRI4

IPRK12

IPRK4

IPRL12

IPRL4

IPRQ12

IPRH2

IPRI10

IPRI2

IPRK2

IPRQ2

IPRR10

IPRR2

IRQ9SF IRQ5SF

IRQ1SF

ABWH2

ABWL2

AST2

W62

W42

W22

W02

IPRH1

IPRI9

IPRI1

IPRK1

IPRQ1

**IPRR9** 

IPRR1

IRQ8SR

IRQ4SR

IRQ0SR

ABWH1

ABWL1

AST1

W61

W41

W21

W01

IPRH0

IPRI8

IPRI0

IPRK0

IPRQ0

**IPRR8** 

IPRR0

IRQ8SF

IRQ4SF

**IRQ0SF** 

ABWH0

ABWL0

AST0

W60

W40

W20

W00



REJ09B0219-0100

| SRAMCR  | BCSEL7      | BCSEL6       | BCSEL5     | BCSEL4       | BCSEL3         | BCSEL2       | BCSEL1 | BCSE |
|---------|-------------|--------------|------------|--------------|----------------|--------------|--------|------|
|         |             | _            | _          | _            | _              | _            | _      | _    |
| BROMCR  | BSRM0       | BSTS02       | BSTS01     | BSTS00       | _              | _            | BSWD01 | BSWI |
|         | BSRM1       | BSTS12       | BSTS11     | BSTS10       | _              | _            | BSWD11 | BSW  |
| MPXCR   | MPXE7       | MPXE6        | MPXE5      | MPXE4        | MPXE3          | _            | _      | _    |
|         | _           | _            | _          | _            | _              | _            | _      | ADDE |
| RAMER   | _           | _            | _          | _            | RAMS           | RAM2         | RAM1   | RAM0 |
| MDCR    | _           | _            | _          | _            | MDS3           | MDS2         | MDS1   | MDS0 |
|         | _           | _            | _          | _            | _              | _            | _      | _    |
| SYSCR   | _           | _            | MACS       | _            | FETCHMD        | _            | EXPE   | RAME |
|         | _           | _            | _          | _            | _              | _            | DTCMD  | _    |
| SCKCR   | PSTOP1      | _            | POSEL1     | _            | _              | ICK2         | ICK1   | ICK0 |
|         | _           | PCK2         | PCK1       | PCK0         | _              | BCK2         | BCK1   | BCK0 |
| SBYCR   | SSBY        | OPE          | _          | STS4         | STS3           | STS2         | STS1   | STS0 |
|         | SLPIE       | _            | _          | _            | _              | _            | _      | _    |
| MSTPCRA | ACSE        | MSTPA14      | MSTPA13    | MSTPA12      | MSTPA11        | MSTPA10      | MSTPA9 | MSTP |
|         | MSTPA7      | MSTPA6       | MSTPA5     | MSTPA4       | MSTPA3         | MSTPA2       | MSTPA1 | MSTP |
| MSTPCRB | MSTPB15     | MSTPB14      | MSTPB13    | MSTPB12      | MSTPB11        | MSTPB10      | MSTPB9 | MSTP |
|         | MSTPB7      | MSTPB6       | MSTPB5     | MSTPB4       | MSTPB3         | MSTPB2       | MSTPB1 | MSTP |
| MSTPCRC | MSTPC15     | MSTPC14      | MSTPC13    | MSTPC12      | MSTPC11        | MSTPC10      | MSTPC9 | MSTP |
|         | MSTPC7      | MSTPC6       | MSTPC5     | MSTPC4       | MSTPC3         | MSTPC2       | MSTPC1 | MSTP |
| SEMR_2  | _           | _            | _          | _            | ABCS           | ACS2         | ACS1   | ACS0 |
| SMR_4*  | C/Ā<br>(GM) | CHR<br>(BLK) | PE<br>(PE) | O/Ē<br>(O/Ē) | STOP<br>(BCP1) | MP<br>(BCP0) | CKS1   | CKS0 |
| BRR_4   |             |              |            |              |                |              |        |      |
| SCR_4*  | TIE         | RIE          | TE         | RE           | MPIE           | TEIE         | CKE1   | CKE0 |
| TDR_4   |             |              |            |              |                |              |        |      |

**ENDIANCR** 

LE7

LE6

LE5

LE4

LE3

LE2



REJ09

| Rev.1.00 S<br>REJ09B021 | •     | 8 of 966 | RENE | ΞSΔS  |       |
|-------------------------|-------|----------|------|-------|-------|
|                         |       |          |      |       |       |
| TCCR_3                  |       |          |      |       | TMRIS |
| TCCR_2                  |       |          |      |       | TMRIS |
| TCNT_3                  |       |          |      |       |       |
| TCNT_2                  |       |          |      |       |       |
| TCORB_3                 |       |          |      |       |       |
| TCORB_2                 | ·     |          |      | ·     |       |
| TCORA_3                 |       |          |      | -     |       |
| TCORA_2                 |       |          |      |       |       |
| TCSR_3                  | CMFB  | CMFA     | OVF  | _     | OS3   |
| TCSR_2                  | CMFB  | CMFA     | OVF  | ADTE  | OS3   |
| TCR_3                   | CMIEB | CMIEA    | OVIE | CCLR1 | CCLR0 |
| TCR_2                   | CMIEB | CMIEA    | OVIE | CCLR1 | CCLR0 |
| ICDRR_1                 |       |          |      |       |       |
| ICDRT_1                 |       |          |      |       |       |
| SAR_1                   | SVA6  | SVA5     | SVA4 | SVA3  | SVA2  |
| ICSR_1                  | TDRIE | TEND     | RDRF | NACKF | STOP  |
| ICIER_1                 | TIE   | TEIE     | RIE  | NAKIE | STIE  |
| ICMR_1                  | _     | WAIT     | _    | _     | BCWP  |
| ICCRB_1                 | BBSY  | SCP      | SDAO | _     | SCLO  |
| ICCRA_1                 | ICE   | RCVD     | MST  | TRS   | CKS3  |
| ICDRR_0                 |       |          |      |       |       |
| ICDRT_0                 |       |          |      |       |       |

ICCRA\_0

ICCRB\_0

ICMR\_0

ICIER\_0

ICSR\_0

SAR\_0

ICE

**BBSY** 

TIE

**TDRIE** 

SVA6

**RCVD** 

SCP

WAIT

TEIE

**TEND** 

SVA5

MST

**SDAO** 

RIE

**RDRF** 

SVA4

**TRS** 

NAKIE

**NACKF** 

SVA3

CKS3

**SCLO** 

**BCWP** 

STIE

**STOP** 

SVA2

CKS2

BC2

ACKE

SVA1

CKS2

BC2

ΑL

ACKE

SVA1

CKS2

CKS2

OS2

OS2

AL

CKS1

**IICRST** 

**ACKBR** 

BC1

AAS

SVA0

CKS1

BC1

AAS

CKS1

CKS1

OS1

OS1

ICKS1 ICKS1

SVA0

**IICRST ACKBR** 

BC0 **ACKBT** 

CKS0

CKS0

BC0

ADZ

**ACKBT** 

ADZ \_

CKS0

CKS0

OS0

OS0

ICKS0

ICKS0

| TGRB_4 |         |         |         |         |         |         |        |       |
|--------|---------|---------|---------|---------|---------|---------|--------|-------|
|        |         |         |         |         |         |         |        |       |
| TCR_5  |         | CCLR1   | CCLR0   | CKEG1   | CKEG0   | TPSC2   | TPSC1  | TPSC0 |
| TMDR_5 | _       | _       | _       | _       | MD3     | MD2     | MD1    | MD0   |
| TIOR_5 | IOB3    | IOB2    | IOB1    | IOB0    | IOA3    | IOA2    | IOA1   | IOA0  |
| TIER_5 | TTGE    | _       | TCIEU   | TCIEV   | _       | _       | TGIEB  | TGIEA |
| TSR_5  | TCFD    | _       | TCFU    | TCFV    | _       | _       | TGFB   | TGFA  |
| TCNT_5 |         |         |         |         |         |         |        |       |
|        |         |         |         |         |         |         |        |       |
| TGRA_5 |         |         |         |         |         |         |        |       |
|        |         |         |         |         |         |         |        |       |
| TGRB_5 |         |         |         |         |         |         |        |       |
|        |         |         |         |         |         |         |        |       |
| DTCERA | DTCEA15 | DTCEA14 | DTCEA13 | DTCEA12 | DTCEA11 | DTCEA10 | DTCEA9 | DTCEA |
|        | DTCEA7  | DTCEA6  | DTCEA5  | DTCEA4  | _       |         |        |       |
| DTCERB | DTCEB15 | _       | DTCEB13 | DTCEB12 | DTCEB11 | DTCEB10 | DTCEB9 | DTCEB |
|        | DTCEB7  | DTCEB6  | DTCEB5  | DTCEB4  | DTCEB3  | DTCEB2  | DTCEB1 | DTCEB |
| DTCERC | DTCEC15 | DTCEC14 | DTCEC13 | DTCEC12 | DTCEC11 | DTCEC10 | DTCEC9 | DTCEC |
|        | DTCEC7  | DTCEC6  | DTCEC5  | DTCEC4  | DTCEC3  | DTCEC2  | _      | _     |
| DTCERD |         |         | DTCED13 | DTCED12 | DTCED11 | DTCED10 |        |       |
|        | _       | _       | DTCED5  | DTCED4  | DTCED3  | DTCED2  | DTCED1 | DTCED |
| DTCERE |         |         | DTCEE13 | DTCEE12 | _       |         | _      | _     |
|        | _       |         | _       | _       |         |         | _      |       |
| DTCERG | _       |         |         | _       | DTCEG11 | DTCEG10 | _      | _     |
|        | DTCEG7  | DTCEG6  | _       |         |         |         |        |       |
| DTCERH | DTCEH15 | DTCEH14 | _       |         |         |         |        |       |
|        | _       | _       |         | _       | _       | _       | _      | _     |
|        |         |         |         |         |         |         |        |       |
|        |         |         |         |         |         |         |        |       |



Rev.1.00 Sep. 08, 2005 Pag

REJ09

| 1 011171   | . , ,, | 1710  | . 7.0 |              | 1710   |  |  |  |  |
|--|--------|-------|-------|--------------|--------|--|--|--|--|
| PORTB  | _      | _     | _     | _            | PB3    |  |  |  |  |
| PORTD  | PD7    | PD6   | PD5   | PD4          | PD3    |  |  |  |  |
| PORTE  | PE7    | PE6   | PE5   | PE4          | PE3    |  |  |  |  |
| PORTF  | _      | _     | _     | PF4          | PF3    |  |  |  |  |
| P1DR   | P17DR  | P16DR | P15DR | P14DR        | P13DR  |  |  |  |  |
| P2DR   | P27DR  | P26DR | P25DR | P24DR        | P23DR  |  |  |  |  |
| P6DR   | _      | _     | P65DR | P64DR        | P63DR  |  |  |  |  |
| PADR   | PA7DR  | PA6DR | PA5DR | PA4DR        | PA3DR  |  |  |  |  |
| PBDR   | _      | _     | _     | _            | PB3DR  |  |  |  |  |
| PDDR   | PD7DR  | PD6DR | PD5DR | PD4DR        | PD3DR  |  |  |  |  |
| PEDR   | PE7DR  | PE6DR | PE5DR | PE4DR        | PE3DR  |  |  |  |  |
| PFDR   | _      | _     | _     | PF4DR        | PF3DR  |  |  |  |  |
| SMR_2*1  | C/Ā    | CHR   | PE    | O/Ē          | STOP   |  |  |  |  |
| -  | (GM)   | (BLK) | (PE)  | (O/E)        | (BCP1) |  |  |  |  |
| BRR_2  |        |       |       |              |        |  |  |  |  |
| SCR_2*1  | TIE    | RIE   | TE    | RE           | MPIE   |  |  |  |  |
| TDR_2  |        |       |       |              |        |  |  |  |  |
| SSR_2*1  | TDRE   | RDRF  | ORER  | FER<br>(ERS) | PER    |  |  |  |  |
| RDR_2  |        |       |       |              |        |  |  |  |  |
| SCMR_2   | _      | _     | _     | _            | SDIR   |  |  |  |  |
| DADR0  |        |       |       |              |        |  |  |  |  |
| DADR1  |        |       |       |              |        |  |  |  |  |
| DACR01   | DAOE1  | DAOE0 | DAE   | _            | _      |  |  |  |  |
|  |        |       |       |              |        |  |  |  |  |
| Rev.1.00 Sep. 08, 2005 Page 900 of 966 REJ09B0219-0100 |        |       |       |              |        |  |  |  |  |
|  |        |       |       |              |        |  |  |  |  |
|  |        |       |       |              |        |  |  |  |  |

PORT5

PORT6

**PORTA** 

P57

PA7

P56

PA6

P55

P65

PA5

P54

P64

PA4

P53

P63

PA3

P52

P62

PA2

PB2

PD2

PE2

PF2

P12DR

P22DR

P62DR

PA2DR

PB2DR

PD2DR

PE2DR

PF2DR

(BCP0)

MP

TEIE

**TEND** 

SINV

P51

P61

PA1

PB1

PD1

PE1

PF1

P11DR

P21DR

P61DR

PA1DR

PB1DR

PD1DR

PE1DR

PF1DR

CKS1

CKE1

MPB

P50

P60

PA0

PB0

PD0

PE0

PF0

P10DR

P20DR

P60DR

PA0DR

PB0DR

PD0DR

PE0DR

PF0DR

CKS0

CKE0

**MPBT** 

SMIF

| BRR_0   |             |              |            |               |                |              |          |   |
|---------|-------------|--------------|------------|---------------|----------------|--------------|----------|---|
| SCR_0*1 | TIE         | RIE          | TE         | RE            | MPIE           | TEIE         | CKE1     |   |
| TDR_0   |             |              |            |               |                |              |          |   |
| SSR_0*1 | TDRE        | RDRF         | ORER       | FER<br>(ERS)  | PER            | TEND         | MPB      |   |
| RDR_0   |             |              |            |               |                |              |          |   |
| SCMR_0  | _           | _            | _          | _             | SDIR           | SINV         | _        |   |
| SMR_1*1 | C/Ā<br>(GM) | CHR<br>(BLK) | PE<br>(PE) | O/Ē<br>(O/Ē)  | STOP<br>(BCP1) | MP<br>(BCP0) | CKS1     |   |
| BRR_1   |             |              |            |               |                |              |          |   |
| SCR_1*1 | TIE         | RIE          | TE         | RE            | MPIE           | TEIE         | CKE1     |   |
| TDR_1   |             |              |            |               |                |              |          |   |
| SSR_1*1 | TDRE        | RDRF         | ORER       | FER<br>(ERS)  | PER            | TEND         | MPB      |   |
| RDR_1   |             |              |            |               |                |              |          |   |
| SCMR_1  | _           | _            | _          | _             | SDIR           | SINV         | _        |   |
| ADDRA   |             |              |            |               |                |              |          |   |
| ADDRB   |             |              |            |               |                |              |          |   |
| ADDRC   |             |              |            |               |                |              |          |   |
| ADDRD   |             |              |            |               |                |              |          |   |
|         |             |              |            |               |                |              |          |   |
|         |             |              |            |               |                |              |          |   |
|         |             |              |            |               |                |              |          | _ |
|         |             |              |            | <b>2</b> CN16 |                | Rev.1.00     | Sep. 08, | 2 |

NDRL\*2

SMR\_0\*1

C/Ā

(GM)

CHR

(BLK)

PΕ

(PE)

O/E

 $(O/\overline{E})$ 

NDR3

STOP

(BCP1)

NDR2

(BCP0)

MP

NDR1

CKS1

NDR0

CKS0

REJ09

| TCNT    |       |       |       |       |       |       |
|---------|-------|-------|-------|-------|-------|-------|
| RSTCSR  | WOVF  | RSTE  | _     | _     | _     | _     |
| TCR_0   | CMIEB | CMIEA | OVIE  | CCLR1 | CCLR0 | CKS2  |
| TCR_1   | CMIEB | CMIEA | OVIE  | CCLR1 | CCLR0 | CKS2  |
| TCSR_0  | CMFB  | CMFA  | OVF   | ADTE  | OS3   | OS2   |
| TCSR_1  | CMFB  | CMFA  | OVF   | _     | OS3   | OS2   |
| TCORA_0 |       |       |       |       |       |       |
| TCORA_1 |       |       |       |       |       |       |
| TCORB_0 |       |       |       |       |       |       |
| TCORB_1 |       |       |       |       |       |       |
| TCNT_0  |       |       |       |       |       |       |
| TCNT_1  |       |       |       |       |       |       |
| TCCR_0  | _     | _     | _     | _     | TMRIS | _     |
| TCCR_1  | _     | _     | _     | _     | TMRIS | _     |
| TSTR    | _     | _     | CST5  | CST4  | CST3  | CST2  |
| TSYR    | _     | _     | SYNC5 | SYNC4 | SYNC3 | SYNC2 |
| TCR_0   | CCLR2 | CCLR1 | CCLR0 | CKEG1 | CKEG0 | TPSC2 |
| TMDR_0  | _     | _     | BFB   | BFA   | MD3   | MD2   |
| TIORH_0 | IOB3  | IOB2  | IOB1  | IOB0  | IOA3  | IOA2  |
| TIORL_0 | IOD3  | IOD2  | IOD1  | IOD0  | IOC3  | IOC2  |
| TIER_0  | TTGE  | _     | _     | TCIEV | TGIED | TGIEC |
| TSR_0   | _     | _     | _     | TCFV  | TGFD  | TGFC  |
| TCNT_0  |       |       |       |       |       |       |
|         |       |       |       |       |       |       |
|         |       |       |       |       |       |       |

**ADCR** 

**TCSR** 

TRGS1

OVF

TRGS0

WT/ĪT

**SCANE** 

TME

**SCANS** 

CKS1

CKS0

CKS2

CKS1

CKS1

CKS1

OS1

OS1

ICKS1

ICKS1

CST1

SYNC1

TPSC1

MD1

IOA1

IOC1

**TGIEB** 

**TGFB** 

CKS0

CKS0

CKS0

OS0

OS0

ICKS0

ICKS0

CST0

SYNC0

TPSC0

MD0

IOA0

IOC0

**TGIEA** 

**TGFA** 

| TSR_1  | TCFD | _     | TCFU  | TCFV  | TGFD  | _     | TGFB  | TGFA  |
|--------|------|-------|-------|-------|-------|-------|-------|-------|
| TCNT_1 |      |       |       |       |       |       |       |       |
|        |      |       |       |       |       |       |       |       |
| TGRA_1 |      |       |       |       |       |       |       |       |
|        |      |       |       |       |       |       |       |       |
| TGRB_1 |      |       |       |       |       |       |       |       |
|        |      |       |       |       |       |       |       |       |
| TCR_2  | _    | CCLR1 | CCLR0 | CKEG1 | CKEG0 | TPSC2 | TPSC1 | TPSC  |
| TMDR_2 | _    | _     | _     | _     | MD3   | MD2   | MD1   | MD0   |
| TIOR_2 | IOB3 | IOB2  | IOB1  | IOB0  | IOA3  | IOA2  | IOA1  | IOA0  |
| TIER_2 | TTGE | _     | TCIEU | TCIEV | _     | _     | TGIEB | TGIEA |
| TSR_2  | TCFD | _     | TCFU  | TCFV  | _     | _     | TGFB  | TGFA  |
| TCNT_2 |      |       |       |       |       |       |       |       |
|        |      |       |       |       |       |       |       |       |

IOB0

**TCIEV** 

MD3

IOA3

MD2

IOA2

MD1

IOA1

**TGIEB** 

MD0

IOA0

**TGIEA** 

TMDR\_1

TIOR\_1

TIER\_1

TGRA\_2

TGRB\_2

IOB3

TTGE

IOB2

IOB1

**TCIEU** 

RENESAS

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| TGRB_3 | ;  |   |
|--------|----|---|
|        |    |   |
| TGRC_3 | 3  |   |
|        |    |   |
| TGRD_3 | 3  |   |
|        |    |   |
| Notes: | 1. | Parts of the bit functions differ in normal mode and the smart card interface.  |
|        | 2. | When the same output trigger is specified for pulse output groups 2 and 3 by t setting, the NDRH address is H'FFF7C. When different output triggers are spe NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, |

NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, When the same output trigger is specified for pulse out groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different triggers are specified, the NDRL addresses for pulse output groups 0 and H'FFF7E and H'FFF7D, respectively.



| TCNT_4  | Initialized | _ | _ | _ | _ | Initialized |
|---------|-------------|---|---|---|---|-------------|
| TCNT_5  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_4  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_5  | Initialized | _ | _ | _ | _ | Initialized |
| CRCCR   | Initialized | _ | _ | _ | _ | Initialized |
| CRCDIR  | Initialized | _ | _ | _ | _ | Initialized |
| CRCDOR  | Initialized | _ | _ | _ | _ | Initialized |
| TCR_6   | Initialized | _ | _ | _ | _ | Initialized |
| TCR_7   | Initialized | _ | _ | _ | _ | Initialized |
| TCSR_6  | Initialized | _ | _ | _ | _ | Initialized |
| TCSR_7  | Initialized | _ | _ | _ | _ | Initialized |
| TCORA_6 | Initialized | _ | _ | _ | _ | Initialized |
| TCORA_7 | Initialized | _ | _ | _ | _ | Initialized |
| TCORB_6 | Initialized | _ | _ | _ | _ | Initialized |
| TCORB_7 | Initialized | _ | _ | _ | _ | Initialized |
| TCNT_6  | Initialized | _ | _ | _ | _ | Initialized |
| TCNT_7  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_6  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_7  | Initialized | _ | _ | _ | _ | Initialized |
| IFR0    | Initialized | _ | _ | _ | _ | Initialized |
| IFR1    | Initialized | _ | _ | _ | _ | Initialized |
|         |             |   |   |   |   |             |

TCORB\_5

IFR2

IER0

IER1

Initialized

Initialized

Initialized

Initialized



REJ09

Rev.1.00 Sep. 08, 2005 Pag

Initialized

Initialized

Initialized

| EPDR3     | Initialized | _ | _           | _           | _           | Initialized |   |
|-----------|-------------|---|-------------|-------------|-------------|-------------|---|
| EPSZ0o    | Initialized | _ | _           | _           | _           | Initialized |   |
| EPSZ1     | Initialized | _ | _           | _           | _           | Initialized |   |
| DASTS     | Initialized | _ | _           | _           | _           | Initialized |   |
| FCLR      | Initialized | _ | _           | _           | _           | Initialized |   |
| EPSTL     | Initialized | _ | _           | _           | _           | Initialized |   |
| TRG       | Initialized | _ | _           | _           | _           | Initialized |   |
| DMA       | Initialized | _ | _           | _           | _           | Initialized |   |
| CVR       | Initialized | _ | _           | _           | _           | Initialized |   |
| CTLR      | Initialized | _ | _           | _           | _           | Initialized |   |
| EPIR      | Initialized | _ | _           | _           | _           | Initialized |   |
| TRNTREG00 | Initialized | _ | _           | _           | _           | Initialized |   |
| TRNTREG1  | Initialized | _ | _           | _           | _           | Initialized |   |
| PMDDR     | Initialized | _ | _           | _           | _           | Initialized | ı |
| PMDR      | Initialized | _ | _           | _           | _           | Initialized | _ |
| PORTM     | _           | _ | _           | _           | _           | _           | _ |
| PMICR     | Initialized | _ | _           | _           | _           | Initialized |   |
| SMR_5     | Initialized | _ | _           | _           | _           | Initialized | ; |
| BRR_5     | Initialized | _ | _           | _           | _           | Initialized |   |
| SCR_5     | Initialized | _ | _           | _           | _           | Initialized |   |
| TDR_5     | Initialized | _ | Initialized | Initialized | Initialized | Initialized |   |
| SSR_5     | Initialized | _ | Initialized | Initialized | Initialized | Initialized | _ |

Initialized

Initialized

Initialized

Initialized

Initialized

RENESAS

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

REJ09B0219-0100

RDR\_5

SCMR\_5

SEMR\_5

IrCR

| P6DDR | Initialized | _ | _ | _ | _ |
|-------|-------------|---|---|---|---|
| PADDR | Initialized | _ | _ | _ | _ |
| PBDDR | Initialized | _ | _ | _ | _ |
| PDDDR | Initialized | _ | _ | _ | _ |
| PEDDR | Initialized | _ | _ | _ | _ |
| PFDDR | Initialized | _ | _ | _ | _ |
| P1ICR | Initialized | _ | _ | _ | _ |
| P2ICR | Initialized | _ | _ | _ | _ |
| P5ICR | Initialized | _ | _ | _ | _ |
| P6ICR | Initialized | _ | _ | _ | _ |
| PAICR | Initialized | _ | _ | _ | _ |
| PBICR | Initialized | _ | _ | _ | _ |
| PDICR | Initialized | _ | _ | _ | _ |
| PEICR | Initialized | _ | _ | _ | _ |
| PFICR | Initialized | _ | _ | _ | _ |
| PORTH | _           | _ | _ | _ | _ |
| PORTI | _           | _ | _ | _ | _ |
| PHDR  | Initialized | _ | _ | _ | _ |
| PIDR  | Initialized | _ | _ | _ | _ |
| PHDDR | Initialized | _ | _ | _ | _ |
| PIDDR | Initialized |   | _ | _ | _ |
| PHICR | Initialized |   | _ | _ |   |
| PIICR | Initialized | _ | _ | _ | _ |

P2DDR

**PDPCR** 

**PEPCR** 

**PFPCR** 

Initialized

Initialized

Initialized

Initialized



Initialized Initialized

Initialized
Initialized
Initialized
Initialized
Initialized

Initialized

Initialized

Initialized

Rev.1.00 Sep. 08, 2005 Pag

| PFCRB  | Initialized | _ | _ | _ |
|--------|-------------|---|---|---|
| PFCRC  | Initialized | _ | _ | _ |
| SSIER  | Initialized | _ | _ | _ |
| DSAR_0 | Initialized | _ | _ | _ |
| DDAR_0 | Initialized | _ | _ | _ |
| DOFR_0 | Initialized | _ | _ | _ |
| DTCR_0 | Initialized | _ | _ | _ |
| DBSR_0 | Initialized | _ | _ | _ |
| DMDR_0 | Initialized | _ | _ | _ |
| DACR_0 | Initialized | _ | _ | _ |
| DSAR_1 | Initialized | _ | _ | _ |
| DDAR_1 | Initialized | _ | _ | _ |
| DOFR_1 | Initialized | _ | _ | _ |
| DTCR_1 | Initialized | _ | _ | _ |
| DBSR_1 | Initialized | _ | _ | _ |
| DMDR_1 | Initialized | _ | _ | _ |
| DACR_1 | Initialized | _ | _ | _ |
| DSAR_2 | Initialized | _ | _ | _ |
| DDAR_2 | Initialized | _ | _ | _ |
| DOFR_2 | Initialized | _ | _ | _ |
| DTCR_2 | Initialized | _ | _ | _ |
| DBSR_2 | Initialized | _ | _ |   |
| DMDR_2 | Initialized | _ | _ |   |
| DACR_2 | Initialized | _ | _ |   |
|        |             |   |   |   |

PFCR7

PFCR9

Initialized

Initialized



Initialized

Initialized

Initialized Initialized

| DMRSR_2 | Initialized | _ | _ | _ | _ | Initialized |
|---------|-------------|---|---|---|---|-------------|
| DMRSR_3 | Initialized | _ | _ | _ | _ | Initialized |
| IPRA    | Initialized | _ | _ | _ | _ | Initialized |
| IPRB    | Initialized | _ | _ | _ | _ | Initialized |
| IPRC    | Initialized | _ | _ | _ | _ | Initialized |
| IPRE    | Initialized | _ | _ | _ | _ | Initialized |
| IPRF    | Initialized | _ | _ | _ | _ | Initialized |
| IPRG    | Initialized | _ | _ | _ | _ | Initialized |
| IPRH    | Initialized | _ | _ | _ | _ | Initialized |
| IPRI    | Initialized | _ | _ | _ | _ | Initialized |
| IPRK    | Initialized | _ | _ | _ | _ | Initialized |
| IPRL    | Initialized | _ | _ | _ | _ | Initialized |
| IPRQ    | Initialized | _ | _ | _ | _ | Initialized |
| IPRR    | Initialized | _ | _ | _ | _ | Initialized |
| ISCRH   | Initialized | _ | _ | _ | _ | Initialized |
| ISCRL   | Initialized | _ | _ | _ | _ | Initialized |
| DTCVBR  | Initialized | _ | _ | _ | _ | Initialized |
| ABWCR   | Initialized | _ | _ | _ | _ | Initialized |
| ASTCR   | Initialized | _ | _ | _ | _ | Initialized |
| WTCRA   | Initialized |   | _ |   |   | Initialized |
| WTCRB   | Initialized | _ | _ | _ | _ | Initialized |

**RDNCR** 

**CSACR** 

**IDLCR** 

BCR1

BCR2

Initialized

Initialized

Initialized

Initialized

Initialized



Initialized

Initialized

Initialized

Initialized

Initialized

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| SEMR_2  | Initialized | _ | _           | _           | _           | Initialized |
|---------|-------------|---|-------------|-------------|-------------|-------------|
| SMR_4   | Initialized | _ | _           | _           | _           | Initialized |
| BRR_4   | Initialized | _ | _           | _           | _           | Initialized |
| SCR_4   | Initialized | _ | _           | _           | _           | Initialized |
| TDR_4   | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SSR_4   | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| RDR_4   | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SCMR_4  | Initialized | _ | _           | _           | _           | Initialized |
| FCCS    | Initialized | _ | _           | _           | _           | Initialized |
| FPCS    | Initialized | _ | _           | _           | _           | Initialized |
| FECS    | Initialized | _ | _           | _           | _           | Initialized |
| FKEY    | Initialized | _ | _           | _           | _           | Initialized |
| FTDAR   | Initialized | _ | _           | _           | _           | Initialized |
| ICCRA_0 | Initialized | _ | _           | _           | _           | Initialized |
| ICCRB_0 | Initialized | _ | _           | _           | _           | Initialized |
| ICMR_0  | Initialized | _ | _           | _           | _           | Initialized |
| ICIER_0 | Initialized | _ | _           | _           | _           | Initialized |
| ICSR_0  | Initialized | _ | _           | _           | _           | Initialized |

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized



Initialized

Initialized

Initialized

**MSTPCRA** 

**MSTPCRB** 

**MSTPCRC** 

SAR\_0

ICDRT\_0

ICDRR\_0

Initialized

Initialized

Initialized

| TCR_3   | Initialized | _ | _ | _ | _ | Initialized |
|---------|-------------|---|---|---|---|-------------|
| TCSR_2  | Initialized | _ | _ | _ | _ | Initialized |
| TCSR_3  | Initialized | _ | _ | _ | _ | Initialized |
| TCORA_2 | Initialized | _ | _ | _ | _ | Initialized |
| TCORA_3 | Initialized | _ | _ | _ | _ | Initialized |
| TCORB_2 | Initialized | _ | _ | _ | _ | Initialized |
| TCORB_3 | Initialized | _ | _ | _ | _ | Initialized |
| TCNT_2  | Initialized | _ | _ | _ | _ | Initialized |
| TCNT_3  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_2  | Initialized | _ | _ | _ | _ | Initialized |
| TCCR_3  | Initialized | _ | _ | _ | _ | Initialized |
| TCR_4   | Initialized | _ | _ | _ | _ | Initialized |
| TMDR_4  | Initialized | _ | _ | _ | _ | Initialized |
| TIOR_4  | Initialized | _ | _ | _ | _ | Initialized |
| TIER_4  | Initialized | _ | _ | _ | _ | Initialized |
| TSR_4   | Initialized | _ | _ | _ | _ | Initialized |
| TCNT_4  | Initialized | _ | _ | _ | _ | Initialized |
| TGRA_4  | Initialized | _ | _ | _ | _ | Initialized |
| TGRB_4  | Initialized | _ | _ | _ | _ | Initialized |
| TCR_5   | Initialized | _ | _ | _ | _ | Initialized |
| TMDR_5  | Initialized | _ | _ | _ | _ | Initialized |
| TIOR_5  | Initialized | _ | _ | _ | _ | Initialized |
| TIER_5  | Initialized | _ | _ | _ | _ | Initialized |
| TSR_5   | Initialized | _ | _ | _ | _ | Initialized |
|         |             |   |   |   |   |             |



TCNT\_5

TGRA\_5

TGRB\_5

Initialized

Initialized

Initialized

Initialized

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| ISR   | Initialized | _ | _ | _ |
|-------|-------------|---|---|---|
| PORT1 | _           | _ | _ | _ |
| PORT2 | _           | _ | _ | _ |
| PORT5 | _           | _ | _ | _ |
| PORT6 | _           | _ | _ | _ |
| PORTA | _           | _ | _ | _ |
| PORTB | _           | _ | _ | _ |
| PORTD | _           | _ | _ | _ |
| PORTE | _           | _ | _ | _ |
| PORTF | _           | _ | _ | _ |
| P1DR  | Initialized | _ | _ | _ |
| P2DR  | Initialized | _ | _ | _ |
| P6DR  | Initialized | _ | _ | _ |
| PADR  | Initialized | _ | _ | _ |
| PBDR  | Initialized | _ | _ | _ |
| PDDR  | Initialized | _ | _ | _ |
| PEDR  | Initialized | _ | _ | _ |
| PFDR  | Initialized | _ | _ | _ |
| SMR_2 | Initialized | _ | _ | _ |
| BRR_2 | Initialized |   | _ | _ |
| SCR_2 | Initialized | _ | _ | _ |
|       |             |   |   |   |

Initialized

Initialized

Initialized



Initialized

**CPUPCR** 

**IER** 

TDR\_2

SSR\_2

RDR\_2

SCMR\_2

Initialized

Initialized

| NDRH   | Initialized | _ | _           | _           | _           | Initialized |
|--------|-------------|---|-------------|-------------|-------------|-------------|
| NDRL   | Initialized | _ | _           | _           | _           | Initialized |
| SMR_0  | Initialized | _ | _           | _           | _           | Initialized |
| BRR_0  | Initialized | _ | _           | _           | _           | Initialized |
| SCR_0  | Initialized | _ | _           | _           | _           | Initialized |
| TDR_0  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SSR_0  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| RDR_0  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SCMR_0 | Initialized | _ | _           | _           | _           | Initialized |
| SMR_1  | Initialized | _ | _           | _           | _           | Initialized |
| BRR_1  | Initialized | _ | _           | _           | _           | Initialized |
| SCR_1  | Initialized | _ | _           | _           | _           | Initialized |
| TDR_1  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SSR_1  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| RDR_1  | Initialized | _ | Initialized | Initialized | Initialized | Initialized |
| SCMR_1 | Initialized | _ | _           | _           | _           | Initialized |
| ADDRA  | Initialized | _ | _           | _           | _           | Initialized |
| ADDRB  | Initialized | _ | _           | _           | _           | Initialized |
| ADDRC  | Initialized | _ | _           | _           | _           | Initialized |
| ADDRD  | Initialized | _ | _           | _           | _           | Initialized |
| ADDRE  | Initialized | _ | _           | _           | _           | Initialized |
| ADDRF  | Initialized |   |             |             |             | Initialized |
| ADDRG  | Initialized | _ | _           | _           | _           | Initialized |
| -      |             |   |             |             |             |             |

**ADDRH** 

**ADCSR** 

**ADCR** 

Initialized

Initialized

Initialized



Rev.1.00 Sep. 08, 2005 Pag

Initialized

Initialized

REJ09

| .00115_1 | milianzoa   |   |   |   |   |
|----------|-------------|---|---|---|---|
| TCNT_0   | Initialized | _ | _ | _ | _ |
| TCNT_1   | Initialized | _ | _ | _ | _ |
| TCCR_0   | Initialized | _ | _ | _ | _ |
| TCCR_1   | Initialized | _ | _ | _ | _ |
| TSTR     | Initialized | _ | _ | _ | _ |
| TSYR     | Initialized | _ | _ | _ | _ |
| TCR_0    | Initialized | _ | _ | _ | _ |
| TMDR_0   | Initialized | _ | _ | _ | _ |
| TIORH_0  | Initialized | _ | _ | _ | _ |
| TIORL_0  | Initialized | _ | _ | _ | _ |
| TIER_0   | Initialized | _ | _ | _ | _ |
| TSR_0    | Initialized | _ | _ | _ | _ |
| TCNT_0   | Initialized | _ | _ | _ | _ |
| TGRA_0   | Initialized | _ | _ | _ | _ |
| TGRB_0   | Initialized | _ | _ | _ | _ |
| TGRC_0   | Initialized | _ | _ | _ | _ |
| TGRD_0   | Initialized | _ | _ | _ | _ |
| TCR_1    | Initialized | _ | _ | _ | _ |
| TMDR_1   | Initialized | _ | _ | _ | _ |
| TIOR_1   | Initialized | _ | _ | _ | _ |

RENESAS

Initialized

TCORB\_0

TCORB\_1

TIER\_1

TSR\_1

TCNT\_1

TGRA\_1

TGRB\_1

REJ09B0219-0100

Initialized

Initialized

| TIOF | RH_3 Initia | lized — | _ | _ | _ | Initialized |
|------|-------------|---------|---|---|---|-------------|
| TIOF | RL_3 Initia | lized — | _ | _ | _ | Initialized |
| TIER | _3 Initia   | lized — | _ | _ | _ | Initialized |
| TSR  | _3 Initia   | lized — | _ | _ | _ | Initialized |
| TCN  | T_3 Initia  | lized — | _ | _ | _ | Initialized |
| TGR  | A_3 Initia  | lized — | _ | _ | _ | Initialized |
| TGR  | B_3 Initia  | lized — | _ | _ | _ | Initialized |
| TGR  | C_3 Initia  | lized — | _ | _ | _ | Initialized |

 $TMDR_3$ 

TGRD\_3

Initialized

Initialized

REJ09

Initialized

Initialized

Rev.1.00 Sep. 08, 2005 Page 916 of 966 REJ09B0219-0100

RENESAS

| Analog power supply voltage  | AV <sub>cc</sub>   | -0.3 to +4.6                           |
|--|--------------------|--|
| Analog input voltage   | V <sub>AN</sub>    | -0.3 to AV <sub>cc</sub> +0.3          |
| Operating temperature  | $T_{opr}$          | Regular specifications:<br>-20 to +75* |
|  |                    | Wide-range specifications: –40 to +85* |
| Storage temperature  | $T_{stg}$          | -55 to +125                            |
| Caution: Permanent damage to the LS  | SI may result if a | bsolute maximum ratings are exc        |
| All to the Till the t |                    | . /                                    |

 $V_{\text{in}}$ 

 $V_{ref}$ 

–0.3 to AV $_{\rm cc}$  +0.3

-0.3 to AV<sub>cc</sub> +0.3

Note: \* The operating temperature range during programming/erasing of the flash me 0°C to +75°C for regular specifications and 0°C to +85°C for wide-range specifications.

Input voltage (port 5)

Reference power supply voltage

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| voltage               | TMR input pin,              | VI                | _                          | _   | $V_{CC} \times 0.7$    | V  |
|-----------------------|-----------------------------|-------------------|----------------------------|-----|------------------------|----|
| voltage               | port 2                      | VT⁺ – VT⁻         | $V_{cc} \times 0.06$       | _   | _                      | V  |
|                       | Port 5*2                    | VT <sup>-</sup>   | $AV_{cc} \times 0.2$       | _   | _                      | ٧  |
|                       |                             | VT⁺               | _                          | _   | $AV_{cc} \times 0.7$   | V  |
|                       |                             | $VT^{+} - VT^{-}$ | $AV_{cc} \times 0.06$      | 6 — | _                      | V  |
| Input high voltage    | MD, RES, STBY,<br>EMLE, NMI | V <sub>IH</sub>   | $V_{\text{CC}} \times 0.9$ | _   | V <sub>cc</sub> + 0.3  | V  |
| (except<br>Schmitt    | EXTAL                       | -                 | $V_{cc} \times 0.7$        | _   | V <sub>cc</sub> + 0.3  | _  |
| trigger input         | Other input pins            |                   |                            |     |                        |    |
| pin)                  | Port 5                      | -                 | $AV_{cc} \times 0.7$       | _   | AV <sub>cc</sub> + 0.3 | _  |
| Input low voltage     | MD, RES, STBY,<br>EMLE      | V <sub>IL</sub>   | -0.3                       | _   | V <sub>cc</sub> × 0.1  | V  |
| (except<br>Schmitt    | EXTAL, NMI                  | _                 | -0.3                       | _   | $V_{cc} \times 0.2$    | _  |
| trigger input<br>pin) | Other input pins            | <del>-</del>      | -0.3                       | _   | V <sub>cc</sub> × 0.2  | _  |
|                       | All output pins             | V <sub>OH</sub>   | V <sub>cc</sub> – 0.5      | _   | _                      | V  |
| voltage               |                             |                   | V <sub>cc</sub> – 1.0      | _   | _                      |    |
| Output low voltage    | All output pins             | V <sub>OL</sub>   | _                          | _   | 0.4                    | V  |
| Input                 | RES                         | I <sub>in</sub>   | _                          | _   | 10.0                   | μА |
| leakage<br>current    | MD, STBY,<br>EMLE, NMI      |                   | _                          | _   | 1.0                    | _  |
|                       | Port 5                      | -                 | _                          |     | 1.0                    | _  |

 $V_{in} = AV_{CC}$ 

Rev.1.00 Sep. 08, 2005 Page 918 of 966

| Current                     | Normal operation                             | I_cc*5           | _ | 75             |
|-----------------------------|--|------------------|---|----------------|
| consumption*3               | Sleep mode                                   | _                | _ | 70             |
|                             | Standby mode*4                               | _                | _ | 50             |
|                             |  | _                | _ | _              |
|                             | All-module-clock-<br>stop mode* <sup>6</sup> |                  | _ | 33             |
| Analog power supply current | During A/D and D/A conversion                | Al <sub>cc</sub> | _ | 1.0<br>(3.0 V) |
|                             | Standby for A/D and D/A conversion           | -                | _ | 1.0            |
| Reference                   | During A/D and                               | Al <sub>cc</sub> | _ | 1.5            |

D/A conversion

Standby for A/D

and D/A conversion

All input pins

 $C_{in}$ 

 $\boldsymbol{V}_{\text{RAM}}$ 

 $V_{\text{CCSTART}}$ 

Notes: 1. When the A/D and D/A converters are not used, the  $AV_{cc}$ ,  $V_{ref}$ , and  $AV_{ss}$  pins be open. Connect the  ${\rm AV_{cc}}$  and  ${\rm V_{ref}}$  pins to  ${\rm V_{cc}},$  and the  ${\rm AV_{ss}}$  pin to  ${\rm V_{ss}}.$ 

 $\overline{\mathsf{S}}\mathsf{V}_{\mathsf{cc}}$ 

MOS current

capacitance

current

power supply

RAM standby voltage

Vcc start voltage\*7

Vcc rising gradient\*7

Input

2. The case where port 5 is used as  $\overline{IRQ0}$  to  $\overline{IRQ7}$ . 3. Current consumption values are for  $V_{\rm IH} min = V_{\rm CC} - 0.5 \ V$  and  $V_{\rm IL} max = 0.5 \ V$  v output pins unloaded and all input pull-up MOSs in the off state.

3.6 V<sub>in</sub> =

V<sub>in</sub> =

 $f = \frac{1}{2}$ T<sub>a</sub> =

f =

 $T_a \le$ 

50°

pF

mA

μΑ

mΑ

mΑ

μА

mΑ

μΑ

V

٧

ms/V

REJ09

15

125

90

100

300

45

2.0

20

3.0

5.0

8.0

20

1.5

(3.0 V)



2.5

 $T_a = -40$ °C to +85°C (wide-range specifications)

| Iten                                      | n                        | Symbol                       | Min. | Тур. | Max. |
|---|--------------------------|------------------------------|------|------|------|
| Permissible output low current (per pin)  | Output pins              | I <sub>OL</sub>              | _    | _    | 2.0  |
| Permissible output low current (total)    | Total of output pins     | $\Sigma I_{OL}$              | _    | _    | 80   |
| Permissible output high current (per pin) | All output pins          | <b>-I</b> <sub>OH</sub>      | _    | _    | 2.0  |
| Permissible output high current (total)   | Total of all output pins | $\Sigma$ — $\mathbf{I}_{OH}$ | _    | _    | 40   |

To protect the LSI's reliability, do not exceed the output current values in table Caution: When the A/D and D/A converters are not used, the  ${\rm AV}_{\rm cc}$ ,  ${\rm V}_{\rm ref}$ , and  ${\rm AV}_{\rm SS}$  pins s Note: \* be open. Connect the  $AV_{cc}$  and  $V_{ref}$  pins to  $V_{cc}$ , and the  $AV_{ss}$  pin to  $V_{ss}$ .

Rev.1.00 Sep. 08, 2005 Page 920 of 966

REJ09B0219-0100



 $m = 1.5 \text{ V } (V_{CC} = 3.0 \text{ V to } 3.6 \text{ V})$ 

## Figure 24.1 Output Load Circuit

## 24.3.1 Clock Timing

## **Table 24.4 Clock Timing**

Conditions:  $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$ 

 $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$  V,  $I\varphi = 8$  MHz to 50 MHz,

 $B\phi = 8$  MHz to 50 MHz,  $P\phi = 8$  MHz to 35 MHz,

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

| Item  | Symbol            | Min. | мах. | Unit. | Test C |
|---|-------------------|------|------|-------|--------|
| Clock cycle time  | t <sub>cyc</sub>  | 20   | 125  | ns    | Figure |
| Clock high pulse width  | t <sub>ch</sub>   | 5    | _    | ns    | _      |
| Clock low pulse width   | t <sub>cL</sub>   | 5    | _    | ns    | _      |
| Clock rising time   | t <sub>cr</sub>   |      | 5    | ns    |        |
| Clock falling time  | t <sub>Cf</sub>   |      | 5    | ns    |        |
| Oscillation settling time after reset (crystal)                         | t <sub>osc1</sub> | 10   | _    | ms    | Figure |
| Oscillation settling time after leaving software standby mode (crystal) | t <sub>osc2</sub> | 10   | _    | ms    | Figure |



Rev.1.00 Sep. 08, 2005 Pag REJ09




Figure 24.2 External Bus Clock Timing




Figure 24.3 Oscillation Settling Timing after Software Standby Mode



Figure 24.4 Oscillation Settling Timing




Figure 24.5 External Input Clock Timing

| RES pulse width                                       | t <sub>resw</sub> | 20  | _ | t <sub>cyc</sub> | _         |
|---|-------------------|-----|---|------------------|-----------|
| NMI setup time  | t <sub>NMIS</sub> | 150 | _ | ns               | Figure 24 |
| NMI hold time   | t <sub>nmih</sub> | 10  | _ | ns               | _         |
| NMI pulse width (after leaving software standby mode) | t <sub>nmiw</sub> | 200 | _ | ns               | _         |
| IRQ setup time  | t <sub>IRQS</sub> | 150 | _ | ns               | _         |
| IRQ hold time   | t <sub>IRQH</sub> | 10  | _ | ns               | _         |
| IRQ pulse width (after leaving software standby mode) | t <sub>IRQW</sub> | 200 | _ | ns               | _         |




Figure 24.6 Reset Input Timing

Rev.1.00 Sep. 08, 2005 Page 924 of 966

(level input)

Note: \* SSIER must be set to cancel software standby mode.

Figure 24.7 Interrupt Input Timing

## 24.3.3 Bus Timing

### Table 24.6 Bus Timing (1)

Conditions:  $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$ 

 $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, B\phi = 8 \text{ MHz to } 50 \text{ MHz},$ 

 $T_a = -20$ °C to +75°C (regular specifications),  $T_a = -40$ °C to +85°C (wide-range specifications)

| Item                 | Symbol           | Min.                            | Max. | Unit | Test<br>Cond       |
|----------------------|------------------|---------------------------------|------|------|--------------------|
| Address delay time   | t <sub>AD</sub>  | _                               | 18   | ns   | Figure             |
| Address setup time 1 | t <sub>AS1</sub> | $0.5 \times t_{\text{CYC}} - 8$ | _    | ns   | <sup>-</sup> 24.20 |
| Address setup time 2 | t <sub>AS2</sub> | $1.0 \times t_{\text{CYC}} - 8$ | _    | ns   | _                  |
| Address setup time 3 | t <sub>AS3</sub> | $1.5 \times t_{\text{CYC}} - 8$ | _    | ns   | _                  |
| Address setup time 4 | t <sub>AS4</sub> | $2.0 \times t_{\text{CYC}} - 8$ | _    | ns   |                    |
| Address hold time 1  | t <sub>AH1</sub> | $0.5 \times t_{\text{CYC}} - 8$ | _    | ns   | _                  |
| Address hold time 2  | t <sub>AH2</sub> | $1.0 \times t_{\text{CYC}} - 8$ | _    | ns   | _                  |
| Address hold time 3  | t <sub>AH3</sub> | $1.5 \times t_{\text{CYC}} - 8$ | _    | ns   | _                  |



Rev.1.00 Sep. 08, 2005 Pag

| Head data noid time 2                  | L <sub>RDH2</sub> | U | — ns  |
|--|-------------------|---|---|
| Read data access time 2                | t <sub>AC2</sub>  | _ | $1.5 \times t_{\text{cyc}} - 30 \text{ ns}$ |
| Read data access time 4                | t <sub>AC4</sub>  | _ | $2.5 \times t_{\text{cyc}} - 30 \text{ ns}$ |
| Read data access time 5                | t <sub>AC5</sub>  | _ | $1.0 \times t_{CYC} - 30$ ns                |
| Read data access time 6                | t <sub>AC6</sub>  | _ | $2.0 \times t_{\text{CYC}} - 30 \text{ ns}$ |
| Read data access time (from address) 1 | t <sub>AA1</sub>  | _ | $1.0 \times t_{\text{cyc}} - 30 \text{ ns}$ |
| Read data access time (from address) 2 | t <sub>AA2</sub>  | _ | $1.5 \times t_{\text{cyc}} - 30 \text{ ns}$ |
| Read data access time (from address) 3 | t <sub>AA3</sub>  | _ | $2.0 \times t_{\text{CYC}} - 30 \text{ ns}$ |
| Read data access time (from address) 4 | t <sub>AA4</sub>  |   | $2.5 \times t_{\text{cyc}} - 30 \text{ ns}$ |
| Read data access time (from address) 5 | t <sub>AA5</sub>  | _ | $3.0 \times t_{\text{cyc}} - 30 \text{ ns}$ |

| Write data hold time 1           | t <sub>wdh1</sub>  | $0.5 \times t_{\text{cyc}} - 8$  | _                              |
|----------------------------------|--------------------|----------------------------------|--------------------------------|
| Write data hold time 3           | t <sub>wDH3</sub>  | $1.5 \times t_{\text{cyc}} - 8$  | _                              |
| Byte control delay time          | t <sub>UBD</sub>   | _                                | 15                             |
|                                  |                    |                                  |                                |
| Byte control pulse width 1       | t <sub>ubw1</sub>  | _                                | $1.0 \times t_{\text{CYC}}$    |
| Byte control pulse width 2       | $t_{_{UBW2}}$      | _                                | $2.0 \times t_{_{\text{CYC}}}$ |
| Multiplexed address delay time 1 | t <sub>mad1</sub>  | _                                | 18                             |
| Multiplexed address hold time    | t <sub>mah</sub>   | $1.0 \times t_{\text{cyc}} - 15$ | _                              |
| Multiplexed address setup time 1 | t <sub>mas1</sub>  | $0.5 \times t_{\text{cyc}} - 15$ | _                              |
| Multiplexed address setup time 2 | t <sub>MAS2</sub>  | $1.5 \times t_{\text{cyc}} - 15$ | _                              |
| Address hold delay time          | t <sub>AHD</sub>   | _                                | 15                             |
| Address hold pulse width 1       | t <sub>AHW1</sub>  | $1.0 \times t_{\text{CYC}} - 15$ |                                |
| Address hold pulse width 2       | t <sub>AHW2</sub>  | $2.0 \times t_{\text{cyc}} - 15$ | _                              |
| WAIT setup time                  | t <sub>wrs</sub>   | 15                               | _                              |
| WAIT hold time                   | t <sub>wth</sub>   | 5.0                              | _                              |
| BREQ setup time                  | t <sub>BREQS</sub> | 20                               | _                              |
| BACK delay time                  | t <sub>BACD</sub>  | _                                | 15                             |
| Bus floating time                | t <sub>BZD</sub>   | _                                | 30                             |
| BREQO delay time                 | t <sub>BRQOD</sub> | _                                | 15                             |
| BS delay time                    | $T_{\mathtt{BSD}}$ | 1.0                              | 15                             |
| RD/WR delay time                 | $T_{RWD}$          | _                                | 15                             |
|                                  |                    |                                  |                                |

 $t_{_{W\underline{S}\underline{W2}}}$ 

 $t_{_{WD\underline{D}}}$ 

 $t_{_{WD\underline{S1}}}$ 

 $\mathbf{t}_{_{\text{WDS2}}}$ 

 $\mathbf{t}_{\text{WDS3}}$ 

WR pulse width 2

Write data delay time

Write data setup time 1

Write data setup time 2

Write data setup time 3



 $1.5 \times t_{\text{CYC}} - \overline{13}$ 

 $0.5 \times t_{\mbox{\tiny CYC}} - 13$  —

1.0 × t<sub>cyc</sub> – 13 —

 $1.5 \times t_{CYC} - 13$  —

20

ns

ns

ns

ns

ns ns ns

ns

ns

ns ns ns ns ns ns

ns

ns

ns

ns

ns

Rev.1.00 Sep. 08, 2005 Pag

– 15 ns

– 15 ns

Figur

24.14

Figur

Figur Figur

24.18





Figur

Figur

24.9,

24.14




Figure 24.8 Basic Bus Timing: Two-State Access

Rev.1.00 Sep. 08, 2005 Page 928 of 966 REJ09B0219-0100

RENESAS




Figure 24.9 Basic Bus Timing: Three-State Access






Figure 24.10 Basic Bus Timing: Three-State Access, One Wait

Rev.1.00 Sep. 08, 2005 Page 930 of 966 REJ09B0219-0100

RENESAS




Figure 24.11 Basic Bus Timing: Two-State Access (CS Assertion Period Exte




Figure 24.12 Basic Bus Timing: Three-State Access (CS Assertion Period External Exte

Rev.1.00 Sep. 08, 2005 Page 932 of 966 REJ09B0219-0100

RENESAS




Figure 24.13 Byte Control SRAM: Two-State Read/Write Access




Figure 24.14 Byte Control SRAM: Three-State Read/Write Access

REJ09B0219-0100






Figure 24.15 Burst ROM Access Timing: One-State Burst Access




Figure 24.16 Burst ROM Access Timing: Two-State Burst Access




Figure 24.17 Address/Data Multiplexed Access Timing (No Wait) (Basic, Four-State Access)




Figure 24.18 Address/Data Multiplexed Access Timing (Wait Control) (Address Cycle Program Wait  $\times$  1 + Data Cycle Program Wait  $\times$  1 + Data Cycle Pin Wait  $\times$  1)






Figure 24.19 External Bus Release Timing




Figure 24.20 External Bus Request Output Timing

| DREQ hold time    | t <sub>DRQH</sub>  | 5 | _  | ns | _          |
|-------------------|--------------------|---|----|----|------------|
| TEND delay time   | t <sub>TED</sub>   | _ | 15 | ns | Figure 24  |
| DACK delay time 1 | t <sub>DACD1</sub> | _ | 15 | ns | Figures 24 |
| DACK delay time 2 | t <sub>DACD2</sub> | _ | 15 | ns | 24.24      |
|                   |                    |   |    |    |            |




Figure 24.21 DMAC (DREQ) Input Timing




Figure 24.22 DMAC (TEND) Output Timing




Figure 24.23 DMAC Single-Address Transfer Timing: Two-State Access




Figure 24.24 DMAC Single-Address Transfer Timing: Three-State Access

REJ09B0219-0100



|       | Input data ho           | old time                | t <sub>PRH</sub>   | 25  | _   | ns                | _      |
|-------|-------------------------|-------------------------|--------------------|-----|-----|-------------------|--------|
| TPU   | Timer output            | delay time              | t <sub>TOCD</sub>  |     | 40  | ns                | Figure |
|       | Timer input s           | etup time               | t <sub>rics</sub>  | 25  |     | ns                | _      |
|       | Timer clock i           | input setup time        | t <sub>TCKS</sub>  | 25  |     | ns                | Figure |
|       | Timer clock pulse width | Single-edge setting     | t <sub>тскwн</sub> | 1.5 |     | t <sub>cyc</sub>  | _      |
|       |                         | Both-edge setting       | t <sub>TCKWL</sub> | 2.5 | _   | t <sub>cyc</sub>  | _      |
| PPG   | Pulse output            | Pulse output delay time |                    |     | 40  | ns                | Figure |
| 8-bit | Timer output            | delay time              | t <sub>mod</sub>   |     | 40  | ns                | Figure |
| timer | Timer reset in          | nput setup time         | t <sub>mrs</sub>   | 25  |     | ns                | Figure |
|       | Timer clock i           | input setup time        | t <sub>mcs</sub>   | 25  |     | ns                | Figure |
|       | Timer clock pulse width | Single-edge setting     | t <sub>mcwh</sub>  | 1.5 | _   | t <sub>cyc</sub>  | _      |
|       |                         | Both-edge setting       | t <sub>TMCWL</sub> | 2.5 | _   | $t_{\rm cyc}$     | _      |
| WDT   | Overflow out            | put delay time          | t <sub>wovd</sub>  | _   | 40  | ns                | Figure |
| SCI   | Input clock             | Asynchronous            | t <sub>scyc</sub>  | 4   |     | t <sub>cyc</sub>  | Figure |
|       | cycle                   | Clocked synchronous     | _                  | 6   | _   | _                 |        |
|       | Input clock po          | ulse width              | t <sub>sckw</sub>  | 0.4 | 0.6 | t <sub>scyc</sub> | _      |
|       | In a set of a set of    |                         |                    |     | 4.5 |                   |        |

 $t_{_{\text{SCKr}}}$ 

t<sub>sckf</sub>

 $\mathbf{t}_{\text{\tiny PRS}}$ 

25

ns

Input data setup time

Input clock rise time

Input clock fall time



1.5

1.5

 $\mathbf{t}_{_{\mathrm{cyc}}}$ 

Rev.1.00 Sep. 08, 2005 Pag





| SCL input nigh pulse width                  | L <sub>SCLH</sub> | 3τ <sub>сус</sub> +<br>300 |                    | ns |
|---|-------------------|----------------------------|--------------------|----|
| SCL input low pulse width                   | t <sub>scll</sub> | 5 t <sub>cyc</sub> + 300   | _                  | ns |
| SCL, SDA input falling time                 | t <sub>sf</sub>   | _                          | 300                | ns |
| SCL, SDA input spike pulse removal time     | t <sub>SP</sub>   | _                          | 1 t <sub>cyc</sub> | ns |
| SDA input bus free time                     | t <sub>BUF</sub>  | 5 t <sub>cyc</sub>         | _                  | ns |
| Start condition input hold time             | t <sub>stah</sub> | 3 t <sub>cyc</sub>         | _                  | ns |
| Retransmit start condition input setup time | t <sub>stas</sub> | 3 t <sub>cyc</sub>         | _                  | ns |
| Stop condition input setup time             | t <sub>stos</sub> | 1 t <sub>cyc</sub> + 20    | _                  | ns |
| Data input setup time                       | t <sub>sdas</sub> | 0                          | _                  | ns |
| Data input hold time                        | t <sub>SDAH</sub> | 0                          | _                  | ns |
| SCL, SDA capacitive load                    | Cb                | _                          | 400                | pF |
| SCL, SDA falling time                       | t <sub>sf</sub>   | _                          | 300                | ns |






Figure 24.26 TPU Input/Output Timing




Figure 24.27 TPU Clock Input Timing




Figure 24.28 PPG Output Timing

## Figure 24.30 8-Bit Timer Reset Input Timing




Figure 24.31 8-Bit Timer Clock Input Timing




Figure 24.32 WDT Output Timing




Figure 24.33 SCK Clock Input Timing

RENESAS




Figure 24.35 A/D Converter External Trigger Input Timing




Figure 24.36 I<sup>2</sup>C Bus Interface2 Input/Output Timing (Option)

|        | Input low voltage                    | V <sub>IL</sub>  | _   | 0.8    | ٧  |                            | 24.38 |
|--------|--------------------------------------|------------------|-----|--------|----|----------------------------|-------|
|        | Differential input sensitivity       | V <sub>DI</sub>  | 0.2 | _      | V  | (D+) – (D–)                |       |
|        | Differential common mode range       | V <sub>CM</sub>  | 0.8 | 2.5    | V  |                            |       |
| Output | Output high voltage                  | V <sub>OH</sub>  | 2.8 | _      | V  | $I_{OH} = -200 \mu A$      |       |
|        | Output low voltage                   | V <sub>oL</sub>  | _   | 0.3    | V  | $I_{OL} = 2 \text{ mA}$    |       |
|        | Crossover voltage                    | $V_{\text{CRS}}$ | 1.3 | 2.0    | V  |                            |       |
|        | Rising time                          | t <sub>R</sub>   | 4   | 20     | ns |                            | _     |
|        | Falling time                         | t <sub>F</sub>   | 4   | 20     | ns |                            | _     |
|        | Ratio of rising time to falling time | t <sub>rem</sub> | 90  | 111.11 | %  | $(T_R/T_F)$                |       |
|        | Output resistance                    | $Z_{\text{DRV}}$ | 28  | 44     | Ω  | Including $R_s = 22\Omega$ |       |

Rev.1.00 Sep. 08, 2005 Page 948 of 966 REJ09B0219-0100






Figure 24.38 Load Condition

| Conversion time                     | 7.6 | _    | _    |
|-------------------------------------|-----|------|------|
| Analog input capacitance            | _   | _    | 20   |
| Permissible signal source impedance | _   | _    | 5    |
| Nonlinearity error                  | _   | _    | ±7.5 |
| Offset error                        | _   | _    | ±7.5 |
| Full-scale error                    | _   | _    | ±7.5 |
| Quantization error                  | _   | ±0.5 | _    |

μS pF kΩ LSI LSI

LSE

 $\pm 8.0$ 

# 24.6 D/A Conversion Characteristics

# Table 24.11 D/A Conversion Characteristics

Absolute accuracy

 $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, P\phi = 8 \text{ MHz to } 35 \text{ MHz},$  $T_a = -20^{\circ}\text{C}$  to +75°C (regular specifications),

 $T_a = -20^{\circ}$ C to +75°C (regular specifications),  $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

| Item              | Min. | Тур. | Max. | Unit | Test Conditi  |
|-------------------|------|------|------|------|---------------|
| Resolution        | 8    | 8    | 8    | Bit  |               |
| Conversion time   | _    | _    | 10   | μS   | 20-pF capaci  |
| Absolute accuracy | _    | ±2.0 | ±3.0 | LSB  | 2-MΩ resistiv |
|                   |      | _    | ±2.0 | LSB  | 4-MΩ resistiv |
|                   |      |      |      |      |               |

Conditions:  $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$ 

| - a | _ | _ | ••• | . 00 | _ | ( 200 | <br>P. | <br> |
|-----|---|---|-----|------|---|-------|--------|------|
|     |   |   |     |      |   |       |        |      |

| Item  | Symbol                  | Min.              | Тур. | Max.  | Unit                 | Tes<br>Cor       |
|---|-------------------------|-------------------|------|-------|----------------------|------------------|
| Programming time*1, *2, *4                  | t <sub>P</sub>          | _                 | 3    | 30    | ms/128 bytes         |                  |
| Erasure time*1, *2, *4                      | t <sub>E</sub>          | _                 | 160  | 800   | ms/4-kbyte<br>block  |                  |
|   |                         | _                 | 1000 | 5000  | ms/32-kbyte<br>block |                  |
|   |                         | _                 | 2000 | 10000 | ms/64-kbyte<br>block |                  |
| Programming time (total)*1, *2, *4          | $\Sigma_{\rm tP}$       | _                 | 8    | 23    | s/384 kbytes         | T <sub>a</sub> = |
| Erasure time (total)*1, *2, *4              | $\Sigma_{\rm tE}$       | _                 | 15   | 45    | s/384 kbytes         | T <sub>a</sub> = |
| Programming, Erasure time (total)*1, *2, *4 | $\Sigma_{\mathrm{tPE}}$ | _                 | 23   | 68    | s/384 kbytes         | T <sub>a</sub> = |
| Overwrite count                             | N <sub>wec</sub>        | 100* <sup>3</sup> | _    | _     | times                |                  |
| Data save time*5                            | T <sub>DRP</sub>        | 10                | _    | _     | years                |                  |

Notes: 1. Programming time and erase time depend on data in the flash memory.

- 2. Programming time and erase time do not include time for data transfer.
- 3. All the characteristics after programming are guaranteed within this value (gu
- value is from 1 to Min. value).
- 4. Characteristics when programming is performed within the Min. value

| (total)* <sup>1,</sup> * <sup>2,</sup> * <sup>4</sup> |      | ∠ <sub>tP</sub>  | _                 | 10         | 30        | 3/312 KDyte3 | for al             |        |
|---|------|--|-------------------|------------|-----------|--------------|--------------------|--------|
| Erasure time (total)*1, *2, *4                        |      | $\Sigma_{\rm tE}$  | _                 | 20         | 60        | s/512 kbytes | T <sub>a</sub> = 2 |        |
| Programming, Erasure time (total)*1. **2. **4         |      | $\Sigma_{\rm tPE}$   | _                 | 30         | 90        | s/512 kbytes | $T_a = 2$          |        |
| Overwrite count                                       |      | N <sub>wec</sub>   | 100* <sup>3</sup> | _          |           | times        |                    |        |
| Data save time*5                                      |      | $T_{DRP}$  | 10                | _          | _         | years        |                    |        |
| Notes:  | 1. P | rogramming tim   | ne and era        | se time de | epend on  | data in th   | e flash memory.    |        |
| 2   | 2. P | rogramming tim   | ne and era        | se time do | not inclu | ide time fo  | or data transfer.  |        |
| ;   |      | All the characteristics after programming are guaranteed within this value (guaranteed within this value (guaranteed within this value). |                   |            |           |              |                    | e (gua |
| 4   | 4. C | haracteristics w   | hen progr         | amming is  | s perform | ed within    | the Min. value     |        |
|   |      |  |                   |            |           |              |                    |        |

 $\Sigma_{\mathsf{tP}}$ 

Symbol

win.

ıyp.

160

1000

2000

10

3

ıvıax.

30

800

5000

10000

30

Unit

block

block

ms/128 bytes

ms/4-kbyte

ms/32-kbyte

ms/64-kbyte block

s/512 kbytes

Cond

 $T_a = 2$ 

REJ09B0219-0100

item

Programming time\* 1, \*2, \*4

Erasure time\*1, \*2, \*4

Programming time

Rev.1.00 Sep. 08, 2005 Page 952 of 966

| IRQ6-B         |     |      |      | [DAOE0 = 0]        |
|----------------|-----|------|------|--------------------|
|                |     |      |      | Hi-Z               |
| P57/           | All | Hi-Z | Hi-Z | [DAOE1 = 1         |
| AN7/<br>DA1/   |     |      |      | Keep               |
| IRQ7-B         |     |      |      | [DAOE1 = 0         |
|                |     |      |      | Hi-Z               |
| P65 to<br>P60  | All | Hi-Z | Hi-Z | Keep               |
| PAO/           | All | Hi-Z | Hi-Z | [BREQO             |
| BREQO/<br>BS-A |     |      |      | output]            |
| DO-A           |     |      |      | Hi-Z               |
|                |     |      |      | [BS output]        |
|                |     |      |      | Keep               |
|                |     |      |      | [Other than above] |
|                |     |      |      | Keep               |

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Hi-Z

Keep

[DAOE0 = 1]

Keep

Hi-Z

Keep

Hi-Z

Keep

Hi-Z

Keep

Hi-Z

Hi-Z

above]

Rev.1.00 Sep. 08, 2005 Pag

[BS output]

[DAOE0 = 1]

[DAOE0 = 0]

[DAOE1 = 1]

[DAOE1 = 0]

Kee

Kee

Kee

Kee

Kee

[BF

out

 $\overline{\mathsf{BR}}$ 

[BS

Kee

REJ09

Port 2

P55 to

P50 P56/

AN6/

DA0/

ΑII

ΑII

ΑII

| DDE0/         |                                   |            |      |                    |                    | -             |
|---------------|-----------------------------------|------------|------|--------------------|--------------------|---------------|
| BREQ/<br>WAIT |                                   |            |      | Hi-Z               | Hi-Z               | Hi-Z          |
| WALL          |                                   |            |      | [WAIT input]       | [WAIT input]       | [WAI          |
|               |                                   |            |      | Hi-Z               | Hi-Z               | Hi-Z          |
|               |                                   |            |      | [Other than above] | [Other than above] |               |
|               |                                   |            |      | Keep               | Keep               | l             |
| PA3/<br>LLWR/ | Single-chip mode<br>(EXPE = 0)    | Hi-Z       | Hi-Z | Keep               | Keep               | Keep          |
| LLB           | External extended mode (EXPE = 1) | Н          | Hi-Z | Н                  | Hi-Z               | Hi-Z          |
| PA4/<br>LHWR/ | Single-chip mode<br>(EXPE = 0)    | Hi-Z       | Hi-Z | Keep               | Keep               | Keep          |
| LUB           | External extended mode (EXPE = 1) | Н          | Hi-Z | [LHWR, LUB output] | [LHWR, LUB output] | [LHV<br>outpu |
|               |                                   |            |      | Н                  | Hi-Z               | Hi-Z          |
|               |                                   |            |      | [Other than above] | [Other than above] | [Othe         |
|               |                                   |            |      | Keep               | Keep               | Keep          |
| PA5/RD        | Single-chip mode<br>(EXPE = 0)    | Hi-Z       | Hi-Z | Keep               | Keep               | Keep          |
|               | External extended mode (EXPE = 1) | Н          | Hi-Z | Н                  | Hi-Z               | Hi-Z          |
|               |                                   |            |      |                    |                    |               |
| Rev.1.00      | Sep. 08, 2005 Page 9              | 954 of 966 |      |                    |                    |               |
|               |                                   |            |      |                    |                    |               |

Hi-Z

Hi-Z

PA2/

All

[BREQ input] [BREQ input]

[BRE

|                  | External extended mode (EXPE = 1) | Clock output | Hi-Z  | [Other than above] |
|------------------|-----------------------------------|--------------|-------|--------------------|
|                  |                                   |              |       | Keep               |
| PB0/             | Single-chip mode                  | Hi-Z         | Hi-Z  | [CS output]        |
| CS0/<br>CS4/     | (EXPE = 0)                        |              |       | _H                 |
| CS5-B            | External extended mode (EXPE = 1) | Н            |       | [Other than above] |
|                  |                                   |              |       | Keep               |
| PB1/             | All                               | Hi-Z         | Hi-Z  | [CS output]        |
| CS1/<br>CS2-B/   |                                   |              |       | Н                  |
| CS5-A/<br>CS6-B/ |                                   |              |       | [Other than above] |
| CS7-B            |                                   |              |       | Keep               |
| PB2/             | All                               | Hi-Z         | Hi-Z  | [CS output]        |
| CS2-A/<br>CS6-A  |                                   |              |       | Н                  |
| 030-A            |                                   |              |       | [Other than above] |
|                  |                                   |              |       | Keep               |
| PB3/             | All                               | Hi-Z         | Hi-Z  | [CS output]        |
| CS3/<br>CS7-A    |                                   |              |       | Н                  |
| 037-A            |                                   |              |       | [Other than above] |
|                  |                                   |              |       | Keep               |
|                  |                                   |              |       | _                  |
|                  |                                   |              | RENES | Rev.               |





abo

Kee

REJ09

PA7/Bφ

Single-chip mode

(EXPE = 0)

Hi-Z

Clock output Hi-Z

Hi-Z

[Clock output]

Н

[Clock output]

Other than

Other than

[CS output]

[Other than

Other than

above] Keep

Hi-Z

Keep

Rev.1.00 Sep. 08, 2005 Pag

above]

Keep

Hi-Z

above]

Keep [CS output]

Hi-Z

above] Keep

Hi-Z

Н

[Clo

Clo

[Ot

abo Kee

[CS

Hi-2

[Ot

abo

Kee

[CS

Hi-2

[Ot

abo

Hi-2

[Ot abo

|               | , ,                               |             |      |      |
|---------------|-----------------------------------|-------------|------|------|
| Port E        | External extended mode (EXPE = 1) | L           | Hi-Z | Keep |
|               | ROM enabled extended mode         | Hi-Z        | Hi-Z | Keep |
|               | Single-chip mode<br>(EXPE = 0)    | Hi-Z        | Hi-Z | Keep |
| PF7 to<br>PF4 | External extended mode (EXPE = 1) | L/<br>Hi-Z* | Hi-Z | Keep |
|               | Single-chip mode<br>(EXPE = 0)    | Hi-Z        | Hi-Z | Keep |
| Port H        | Single-chip mode<br>(EXPE = 0)    | Hi-Z        | Hi-Z | Keep |
|               | External extended mode (EXPE = 1) | Hi-Z        | Hi-Z | Hi-Z |
|               |                                   |             |      |      |
| Rev.1.00      | Sep. 08, 2005 Page 9              | 56 of 966   | 2505 | - ^- |

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

[Address

output]

above]

Keep

Keep

[Address

[Other than

output]

above]

Keep

Keep

Keep

Hi-Z

Hi-Z

Hi-Z Other than Keep

Hi-Z

[Add

outp Hi-Z

[Oth

abov

Keep

Keep

[Add

outp

Hi-Z

[Othe

abov

Keep

Keep

Keep

Hi-Z

Single-chip mode

(EXPE = 0)

REJ09B0219-0100







|       |     | 32-bit<br>bus<br>mode | Hi-Z | Hi-Z |
|-------|-----|-----------------------|------|------|
| ort M | All |                       | Hi-Z | Hi-Z |
|       |     |                       |      |      |

Hi-Z

Keep

Hi-Z

Keep

Rev.1.00 Sep. 08, 2005 Pag

REJ09

Hi-2

Kee

Rev.1.00 Sep. 08, 2005 Page 958 of 966

REJ09B0219-0100






Figure C.1 Package Dimensions (TFP-120)

Rev.1.00 Sep. 08, 2005 Pag REJ09

Rev.1.00 Sep. 08, 2005 Page 960 of 966

REJ09B0219-0100



| Absolute accuracy                    | Burst access mode                |
|--------------------------------------|----------------------------------|
| Acknowledge718                       | Burst ROM interface              |
| Address error 80                     | Bus access modes                 |
| Address map                          | Bus arbitration                  |
| Address modes 255                    | Bus configuration                |
| Address/data multiplexed I/O         | Bus controller (BSC)             |
| interface                            | Bus cycle division               |
| All-module-clock-stop mode 854, 870  | Bus width                        |
| Area 0                               | Byte control SRAM interface      |
| Area 1                               |                                  |
| Area 2                               |                                  |
| Area 3                               | $\mathbf{C}$                     |
| Area 4                               | Cascaded connection              |
| Area 5                               | Cascaded operation               |
| Area 6                               | Chain transfer                   |
| Area 7                               | Chip select signals              |
| Area division                        | Clock pulse generator            |
| Asynchronous mode 586                | Clock synchronization cycle (Tsy |
| AT-cut parallel-resonance type 848   | Clocked synchronous mode         |
| Available output signal and settings | Communications protocol          |
| in each port                         | Compare match A                  |
| Average transfer rate generator 544  | Compare match B                  |
|                                      | Compare match count mode         |
|                                      | Compare match signal             |

A/D conversion accuracy......747

A

Block transfer mode..... Boot mode.....

Bulk-in transfer

Bulk-out transfer .....

REJ09

Rev.1.00 Sep. 08, 2005 Pag

| Rev.1.00 Sep. 08, 2005 Page 962 of 9 | 66  |   |
|--------------------------------------|-----|---|
|                                      |     | Interrupt control mode 0 Interrupt control mode 2 |
| External interrupts                  | 103 | Interrupt   |
| External clock                       |     | Internal system bus                               |
| External bus interface               |     | Internal peripheral bus                           |
| External bus clock (B\$\phi)         |     | Internal interrupts                               |
| External bus                         |     | Input capture function                            |
| External access bus                  |     | Input buffer control register                     |
| period                               |     | Illegal instruction                               |
| Extension of chip select (CS) assert |     | Idle cycle  |
| Extended repeat area function        |     | ID code   |
| Extended repeat area                 |     | I <sup>2</sup> C bus interface2 (IIC2)            |
| Exception handling                   |     | I <sup>2</sup> C bus format                       |
| Error signal                         |     | I/O ports   |
| Error protection                     |     | I   |
| Endian format                        |     |   |
| Endian and data alignment            |     |   |
| E                                    |     | Hardware standby mode                             |
|                                      |     | Hardware protection                               |
|                                      |     | н   |
| Dual address mode                    |     |   |
| DTC vector address offset            |     | General megal monactions                          |
| DTC vector address                   |     | General illegal instructions                      |
| Download pass/fail result paramete   |     | G   |
| Double-buffered structure            |     |   |
| DMA controller (DMAC)                | 229 |   |

Data transfer controller (DTC) ...... 307

Frequency divider .....

Full address mode .....

Full-scale error

| Little endian                | 161          | Oscillator                         |
|------------------------------|--------------|------------------------------------|
|                              |              | Output buffer control              |
|                              |              | Output trigger                     |
| M                            |              | Overflow                           |
| Mark state 586,              |              |                                    |
| Master receive mode          |              |                                    |
| Master transmit mode         |              | P                                  |
| MCU operating modes          | 61           | Package                            |
| Mode 2                       | 66           | Package dimensions                 |
| Mode 4                       | 66           | Parity bit                         |
| Mode 5                       | 66           | Periodic count operation           |
| Mode 6                       | 67           | Peripheral module clock (P\$)      |
| Mode 7                       | 67           | Phase counting mode                |
| Mode pin                     | 61           | Pin assignments                    |
| Module stop mode             | 869          | Pin configuration in each operatin |
| Multi-clock mode             | 862          | mode                               |
| Multiprocessor bit           | 597          | Pin functions                      |
| Multiprocessor communication |              | PLL circuit                        |
| function                     | 597          | Port function controller           |
|                              |              | Port register                      |
|                              |              | Power-down modes                   |
| N                            |              | Product lineup                     |
| NMI interrupt                | 103          | Programmable pulse generator (P    |
| Noise canceler               |              | Programmer mode                    |
|                              |              | Dov 1 00 Con 00 0005 Do-           |
| :                            | RENES        | Rev.1.00 Sep. 08, 2005 Pag         |
| •                            | · (~ · • ~ ) | REJ09                              |



On-board programming mode.....

On-chip baud rate generator...... On-chip ROM disabled extended mode ... On-chip ROM enabled extended mode ....

#### DTCER ...... 314, 885 DTCR......237, 881 Register Bits ...... 889 DTCVBR ...... 317, 882 Register configuration in each port...... 347 ENDIANCR...... 145, 882 Registers EPDR ..... ABWCR .....129, 882, 896, 909 EPDR0i ...... 650, 879 ADCR......741, 887, 902, 913 EPDR0o ...... 651, 879 ADCSR......739, 887, 902, 913 EPDR0s.......651, 879 ADDR......738, 886, 901, 913 EPIR...... 664, 879 ASTCR ......130, 882, 896, 909 BCR1.....142, 882, 897, 909 EPSZ0o......653, 879 BCR2 ......144, 882, 897, 909 EPSZ1 ..... 654, 879 BROMCR.....147, 883, 897, 910 EXR ..... BRR ......569, 886, 901, 913 FCCS...... 771, 883 FCLR ...... 657, 879 CPUPCR......91, 885, 900, 912 FEBS..... FECS...... 774, 883 FKEY...... 775, 883 CRCCR......633, 878, 889, 905 FMPAR..... CRCDIR ......634, 878, 889, 905 FMPDR..... CRCDOR......634, 878, 889, 905 FPCS...... 774, 883 CSACR......137, 882, 897, 909 FPEFEQ..... CTLR......662, 879, 890, 906 FPFR..... CVR......662, 879, 890, 906 FTDAR ...... 776, 883 DACR.....248, 881, 893, 908 Rev.1.00 Sep. 08, 2005 Page 964 of 966 RENESAS REJ09B0219-0100

R

DSAR......234, 881

DTCCR ...... 315, 885

|                  | , , ,            |            |   |
|------------------|------------------|------------|---|
| SCRH 90          | 6, 882, 896, 909 | SBYCR      | 856, 883  |
| SCRL90           | 6, 882, 896, 909 | SCKCR      | 845, 883  |
| SR 10            | 1, 885, 900, 912 | SCMR       | 568, 886  |
| SR (USB) 64:     | 5, 879, 890, 906 | SCR        | 556, 88   |
| /AC              | 31               | SEMR       | 576, 883  |
| MDCR 62          | 2, 883, 897, 910 | SMR        | 552, 88   |
|                  |                  | SRAMCR     | 146, 88   |
| ЛRA              | 310              | SSIER      | 102, 88   |
| /IRB             | 311              | SSR        | 561, 886  |
| MSTPCRA 85       | 8, 883, 897, 910 | SYSCR      | 64, 88.   |
| MSTPCRB 85       | 8, 883, 897, 910 | TCCR       | 512, 88   |
| MSTPCRC 86       | 1, 883, 897, 910 | TCNT (TMR) | 509, 88   |
| NDERH 48         | 1, 886, 901, 913 | TCNT (TPU) | 432, 88   |
| JDERL 48         | 1, 886, 901, 913 | TCNT (WDT) | 533, 88   |
| JDRH484          | 4, 886, 901, 913 | TCORA      | 509, 88   |
| JDRL 484         | 4, 886, 901, 913 | TCORB      | 510, 88   |
| DDR352           | 2, 881, 892, 908 | TCR (TMR)  | 510, 88   |
| C                | 28               | TCR (TPU)  | 402, 88   |
| CR (I/O port) 35 | 1, 880, 892, 907 | TCSR (TMR) | 515, 88   |
| CR (PPG) 480     | 6, 886, 901, 913 | TCSR (WDT) | 533, 88   |
| FCR0 38          | 3, 881, 892, 908 | TDR        | 552, 88   |
| FCR1 384         | 4, 881, 892, 908 | TGR        | 432, 88   |
| FCR2 38          | 5, 881, 892, 908 | TIER       | 427, 88   |
|                  |                  |            |   |
|                  | 2cncc a          |            | 2005 Pag  |
|                  | • (ENES/         | 2          | REJ09   |
|                  | SCRL             | SCRH       | SCRL       96, 882, 896, 909       SCKCR         SR       101, 885, 900, 912       SCMR         SR (USB)       645, 879, 890, 906       SCR         MAC       31       SEMR         MDCR       62, 883, 897, 910       SMR         MPXCR       149, 883, 897, 910       SRAMCR         MRB       311       SSR         MSTPCRA       858, 883, 897, 910       SYSCR         MSTPCRB       858, 883, 897, 910       TCCR         MSTPCRC       861, 883, 897, 910       TCNT (TMR)         MDERH       481, 886, 901, 913       TCNT (TPU)         MDERL       481, 886, 901, 913       TCNT (WDT)         MDRL       484, 886, 901, 913       TCORA         MDR       352, 881, 892, 908       TCR (TMR)         CC       28       TCR (TMR)         CC       28       TCR (TMR)         CR (I/O port)       351, 880, 892, 907       TCSR (WDT)         CR (PPG)       486, 886, 901, 913       TCSR (WDT)         FCR0       383, 881, 892, 908       TDR         FCR1       384, 881, 892, 908       TGR |

IER...... 95, 885, 900, 912 IER (USB) ...... 648, 878, 889, 905

IFR (USB)...... 642, 878, 889, 905

INTCR ...... 90, 885, 900, 912 IPR.......92, 882, 895, 909

IrCR ...... 585, 879, 891, 906

RDNCR......136, 88

RDR ...... 551, 88

RSR..... RSTCSR...... 535, 88

SAR...... 312, 716, 88

SBR.....

| Reset                                    | function                                       |  |
|--|--|--|
| Resolution747                            | Transfer modes                                 |  |
|  | Transmit/receive data                          |  |
|  | Trap instruction exception handlin             |  |
| $\mathbf{S}$                             | -  |  |
| Sample-and-hold circuit                  |  |  |
| Scan mode                                | U  |  |
| Serial communication interface (SCI) 543 | USB function module                            |  |
| Setup stage                              | USB standard commands                          |  |
| Short address mode                       | User program mode                              |  |
| Single address mode                      | 1 8  |  |
| Single mode                              |  |  |
| Slave receive mode                       | $\mathbf{V}$                                   |  |
| Slave transmit mode                      | Vector table address                           |  |
| Sleep mode 854, 863                      | Vector table address offset                    |  |
| Slot illegal instructions                | vector table address offset                    |  |
| Smart card interface                     |  |  |
| Software protection                      | W  |  |
| Software standby mode 854, 864           | • •  |  |
| Space state 586                          | Wait control                                   |  |
| Stack status after exception handling 85 | Watchdog timer (WDT)                           |  |
| Stall operations 692                     | Watchdog timer mode Write data buffer function |  |
| Standard serial communication interface  |  |  |
| specifications for boot mode 816         | Write data buffer function for exte            |  |
| Start bit 586                            | data bus Write data buffer function for        |  |
| Status stage                             |  |  |
| Stop bit                                 | peripheral modules                             |  |

Repeat transfer mode ...... 260, 327

Transfer information writeback ski

Rev.1.00 Sep. 08, 2005 Page 966 of 966

### Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1653 Group

Publication Date: Rev.1.00, Sep. 08, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.



#### **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7H Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8852-2265-6888, Fax: -852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg, 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 > 2-799-6-3115, Fax: <82 > 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Ammocrp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tei: <603> 7955-9390, Fax: <603> 7955-9510

# H8SX/1653 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

 MB91F575BHSPMC-GSE1
 MB91F594BSPMC-GSE1
 PIC32MX120F032B-50I/ML
 MB91F464AAPMC-GSE2
 MB91F577BHSPMC-GSE1

 SPC5604EEF2MLH
 MB91F528USCPMC-GSE2
 MB91F248PFV-GE1
 MB91F594BPMC-GSE1
 MB91243PFV-GS-136E1

 MB91F577BHSPMC1-GSE1
 PIC32MM0032GPL020-E/ML
 PIC32MM0032GPL020-E/SS
 MEC1632X-AUE
 PIC32MM0016GPL020-E/ML

 PIC32MM0016GPL020-E/SS
 PIC32MM0016GPL028-E/SS
 PIC32MM0016GPL028-E/SO
 PIC32MM0032GPL028-E/ML
 PIC32MM0032GPL028-E/ML

 PIC32MM00032GPL028-E/SS
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME
 PIC32MM0032GPL028-E/ME
 MB91F526KSEPMC-GSE1

 PIC32MM0064GPL028-E/SP
 PIC32MM0032GPL036-E/M2
 TLE9872QTW40XUMA1
 FT902L-T
 R5F564MLCDFB#31

 R5F524TAADFF#31
 MCF51AC256ACPUE
 PIC32MM0064GPL028-I/ML
 PIC32MM2064GPL028-I/ML
 PIC32MM2064DAB28-I/ML

 PIC32MX2064DAB288-I/4J
 ATUC256L4U-AUT
 R5F56318CDBG#U0
 PIC32MX150F128C-I/TL
 PIC32MX170F256B-50IML

 PIC32MX130F064C-ITL
 PIC32MX230F064D-IML
 PIC32MM0032GPL028-I/ML