Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX/1655 Group, H8SX/1655M Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

H8SX/1655 R5F61655 H8SX/1652 R5F61652 H8SX/1655M R5F61655M H8SX/1652M R5F61652M

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

www.renesas.com

Rev.2.00 2009.10

Rev. 2.00 Oct. 20, 2009 Page ii of xxx

RENESAS

document, please confirm the latest product information with a Renesas sales office. Also, please pa and careful attention to additional and different information to be disclosed by Renesas such as that through our website. (http://www.renesas.com) 5. Renesas has used reasonable care in compiling the information included in this document, but Rene

assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the in-

6. When using or otherwise relying on the information in this document, you should evaluate the information in this document, you should evaluate the information in this document, you should evaluate the information in this document. light of the total system before deciding about the applicability of such information to the intended applicability of such information to the information to the intended applicability of such information to the inf Renesas makes no representations, warranties or quaranties regarding the suitability of its products particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications. Renesa

included in this document.

- products are not designed, manufactured or tested for applications or otherwise in systems the failure malfunction of which may cause a direct threat to human life or create a risk of human injury or which especially high quality and reliability such as safety systems, or equipment or systems for transportat traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea comi transmission. If you are considering the use of our products for such purposes, please contact a Ren sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes lis
- (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchas elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Technology Corp., its affiliated companies and their officers, directors, and employees against any ar damages arising out of such applications. You should use the products described herein within the range specified by Renesas, especially with to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation

damages arising out of the use of Renesas products beyond such specified ranges.

characteristics, installation and other product characteristics. Renesas shall have no liability for malfu

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have s characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final pro-

11. In case Renesas products listed in this document are detached from the products to which the Renes products are attached or affixed, the risk of accident such as swallowing by infants and small children high. You should implement safety measures so that Renesas products may not be easily detached

products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior w approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained document, Renesas semiconductor products, or if you have any other inquiries.

system manufactured by you.



Rev. 2.00 Oct. 20, 2009 P

vicinity of LSI, all associated shoot-through current flows internally, and manufici due to the false recognition of the pin state as an input signal become possible. U pins should be handled as described under Handling of Unused Pins in the manu 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied. — The states of internal circuits in the LSI are indeterminate and the states of regist

settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the of pins are not guaranteed from the moment when power is supplied until the res

process is completed. In a similar way, the states of pins in a product that is reset by an on-chip powerfunction are not guaranteed from the moment when power is supplied until the po reaches the level at which resetting has been specified. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for the possible future expansion of function not access these addresses; the correct operation of LSI is not guaranteed if the

accessed. 4. Clock Signals After applying a reset, only release the reset line after the operating clock signal has

signal has stabilized.

stable. When switching the clock signal during program execution, wait until the targ — When the clock signal is generated with an external resonator (or from an extern oscillator) during a reset, ensure that the reset line is only released after full stab the clock signal. Moreover, when switching to a clock signal produced with an ex

— The characteristics of MPU/MCU in the same group but having different type nur differ because of the differences in internal memory capacity and layout pattern. changing to products of different type numbers, implement a system-evaluation t

resonator (or by an external oscillator) while program execution is in progress, we the target clock signal is stable. 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type numbe that the change will not lead to problems.

Rev. 2.00 Oct. 20, 2009 Page iv of xxx

each of the products.



When designing an application system that includes this LSI, take all points to note account. Points to note are given in their contexts and at the final part of each sect in the section giving usage notes.


The list of revisions is a summary of major points of revision or addition for earlier It does not cover all revised items. For details on the revised points, see the actual in the manual.

The following documents have been prepared for the H8SX/1655 Group and the H8 Group. Before using any of the documents, please visit our web site to verify that yo most up-to-date available version of the document.

Document Type	Contents	Document Title	Docu
Data Sheet	Overview of hardware and electrical characteristics	_	_
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8SX/1655 Group, H8SX/1655M Group Hardware Manual	This r
Software Manual	Detailed descriptions of the CPU and instruction set	H8SX Family Software Manual	REJ0
Application Note	Examples of applications and sample programs	The latest versions are ava	ilable f
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	-	



Rev. 2.00 Oct. 20, 2009 F



Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary).

Rev. 2.00 Oct. 20, 2009 Page vi of xxx



	Bit	Bit Na	ame I	nitial Value I	R/W	Description	
(15		())	R (Reserved These bits are always read as	0.
	13 to 11	ASID2 ASID0		All O I	R/W	Address Identifier These bits enable or disable the	ne pin function.
	10	-	(0) (1	3	Reserved This bit is always read as 0.	
	9	-		1 1	3	Reserved This bit is always read as 1.	
=			(0			
		e bit nam anual.	es and	sentences in	the ab	pove figure are examples, and I	have nothing to do with the conte
	(1) Rit						

Indicates the bit number or numbers. In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case

of a 16-bit register, the bits are arranged in order from 15 to 0.

Indicates the name of the bit or bit field.

When the number of bits has to be clearly indicated in the field, appropriate notation is

included (e.g., ASID[3:0]). A reserved bit is indicated by "-".

Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such

cases, the entry under Bit Name is blank.

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value. 0: The initial value is 0

1: The initial value is 1 -: The initial value is undefined

(4) R/W

For each bit and bit field, this entry indicates whether the bit or field is readable or writable or both writing to and reading from the bit or field are impossible.

The notation is as follows: R/W: The bit or field is readable and writable.

R/(W): The bit or field is readable and writable.

However, writing is only performed to flag clearing.

The bit or field is readable.

"R" is indicated for all reserved bits. When writing to the register, write

the value under Initial Value in the bit chart to reserved bits or fields.

The bit or field is writable. (5) Description

W:

Describes the function of the bit or field and specifies the values for writing.



Rev. 2.00 Oct. 20, 2009 Pa

SCI	Serial communications interface
TMR	8-bit timer
TPU	16-bit timer pulse unit
WDT	Watchdog timer
Abbreviations Abbreviation	s other than those listed above Description
ACIA	Asynchronous communications interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	D:
	Direct memory access controller
GSM	Global System for Mobile Communications
GSM Hi-Z	•

SIM Subscriber Identity Module **UART** Universal asynchronous receiver/transmitter

I/O IrDA

LSB

MSB

NC

PLL

PWM

SFR

VCO

Input/output

Infrared Data Association

Least significant bit

Most significant bit

Phase-locked loop

Pulse width modulation

Special function register

No connection

All trademarks and registered trademarks are the property of their respective owners.

Rev. 2.00 Oct. 20, 2009 Page viii of xxx

Voltage-controlled oscillator





	1.4.2	Correspondence between Pin Configuration and Operating Modes
	1.4.3	Pin Functions
		CPU
2.1		28
2.2	CPU O	perating Modes
	2.2.1	Normal Mode
	2.2.2	Middle Mode
	2.2.3	Advanced Mode
	2.2.4	Maximum Mode
2.3	Instruct	tion Fetch
2.4	Addres	s Space
2.5	Registe	ers
	2.5.1	General Registers
	2.5.2	Program Counter (PC)
	2.5.3	Condition-Code Register (CCR)
	2.5.4	Extended Control Register (EXR)
	2.5.5	Vector Base Register (VBR)
	2.5.6	Short Address Base Register (SBR)
	2.5.7	Multiply-Accumulate Register (MAC)
	2.5.8	Initial Values of CPU Registers
2.6	Data Fo	ormats
	2.6.1	General Register Data Formats
	2.6.2	Memory Data Formats
2.7	Instruct	tion Set
	2.7.1	Instructions and Addressing Modes
	2.7.2	Table of Instructions Classified by Function
	2.7.3	Basic Instruction Formats

1.4.1



Rev. 2.00 Oct. 20, 2009 P

2.9	Processing States							
Section	Section 3 MCU Operating Modes							
3.1	Operating Mode Selection							
3.2	Register Descriptions							
	3.2.1	Mode Control Register (MDCR)						
	3.2.2	System Control Register (SYSCR)						
3.3	Operatin	g Mode Descriptions						
	3.3.1	Mode 1						
	3.3.2	Mode 2						
	3.3.3	Mode 3						
	3.3.4	Mode 4						
	3.3.5	Mode 5						
	3.3.6	Mode 6						
	3.3.7	Mode 7						
	3.3.8	Pin Functions						
3.4	Address Map							

2.8.7

2.8.8

2.8.9

2.8.10 2.8.11

2.8.12 2.8.13

3.4.1



Address Map.....

Immediate—#xx

Program-Counter Relative—@(d:8, PC) or @(d:16, PC) Program-Counter Relative with Index Register—@(RnL.B, PC),

@(Rn.W, PC), or @(ERn.L, PC)..... Memory Indirect—@@aa:8....

Extended Memory Indirect—@@vec:7.... Effective Address Calculation

MOVA Instruction.

4.8	Watchdog Timer Reset						
4.9	Determination of Reset Generation Source						
Sect	tion 5 \	Voltage Detection Circuit (LVD)					
5.1		S					
5.2		Register Descriptions					
	5.2.1	Voltage Detection Control Register (LVDCR)					
	5.2.2	Reset Status Register (RSTSR)					
5.3	Voltage	e Detection Circuit					
	5.3.1	Voltage Monitoring Reset					
	5.3.2	Voltage Monitoring Interrupt					
	5.3.3	Release from Deep Software Standby Mode by the Voltage-Detection					
		Circuit					
	5.3.4	Voltage Monitor					
Sect	tion 6 E	Exception Handling					
6.1		ion Handling Types and Priority					
6.2		ion Sources and Exception Handling Vector Table					
6.3	-						
	6.3.1	Reset Exception Handling					
	6.3.2						
	6.3.3	On-Chip Peripheral Functions after Reset Release					
6.4	Traces.						
6.5	Addres	s Error					
	6.5.1	Address Error Source					
	6.5.2	Address Error Exception Handling					

6.6

6.6.1

6.6.2



Interrupt Sources.....

Interrupt Exception Handling

Interrupts.....

	7.6.1	Interrupt Control Mode 0			
	7.6.2	Interrupt Control Mode 2			
	Interrupt Exception Handling Sequence				
7.6.4 Interrupt Response Times					
	7.6.5	DTC and DMAC Activation by Interrupt			
7.7	CPU Pri	iority Control Function Over DTC, DMAC, and EXDMAC			
7.8		otes			
	7.8.1	Conflict between Interrupt Generation and Disabling			
	7.8.2	Instructions that Disable Interrupts			
	7.8.3	Times when Interrupts are Disabled			
	7.8.4	Interrupts during Execution of EEPMOV Instruction			

Interrupts during Execution of MOVMD and MOVSD Instructions......

Interrupts of Peripheral Modules

Interrupt Control Register (INTCR)

CPU Priority Control Register (CPUPCR).....

(IPRA to IPRC, IPRE to IPRO, IPRO, and IPRR).....

IRQ Enable Register (IER) IRQ Sense Control Registers H and L (ISCRH, ISCRL).....

IRO Status Register (ISR).....

Software Standby Release IRQ Enable Register (SSIER).....

External Interrupts

Internal Interrupts

Interrupt Sources....

Interrupt Exception Handling Vector Table.....

Interrupt Control Modes and Interrupt Operation.....

Interrupt Priority Registers A to C, E to O, Q, and R

Rev. 2.00 Oct. 20, 2009 Page xii of xxx

7.3.1

7.3.2

7.3.3

7.3.4

7.3.5 7.3.6

7.3.7

7.4.1

7.4.2

7.8.5

7.8.6

7.4

7.5

7.6

	8.4.3	Condition Match Flag			
8.5	Usage N	Notes			
Cont	ion 9 B	us Controller (PSC)			
		sus Controller (BSC)			
9.1		s			
9.2	_	r Descriptions			
	9.2.1	Bus Width Control Register (ABWCR)			
	9.2.2	Access State Control Register (ASTCR)			
	9.2.3	Wait Control Registers A and B (WTCRA, WTCRB)			
	9.2.4	Read Strobe Timing Control Register (RDNCR)			
	9.2.5	CS Assertion Period Control Registers (CSACR)			
	9.2.6	Idle Control Register (IDLCR)			
	9.2.7	Bus Control Register 1 (BCR1)			
	9.2.8	Bus Control Register 2 (BCR2)			
	9.2.9	Endian Control Register (ENDIANCR)			
	9.2.10	SRAM Mode Control Register (SRAMCR)			
	9.2.11	Burst ROM Interface Control Register (BROMCR)			
	9.2.12	Address/Data Multiplexed I/O Control Register (MPXCR)			
9.3	Bus Cor	nfiguration			
9.4		Clock Function and Number of Access Cycles			
9.5	External Bus				
	9.5.1	Input/Output Pins			
	9.5.2	Area Division			
	9.5.3	Chip Select Signals			
	9.5.4	External Bus Interface.			

9.5.5 9.5.6

9.6.1

9.6



Area and External Bus Interface

Endian and Data Alignment....

Data Bus.....

Rev. 2.00 Oct. 20, 2009 Pa

Basic Bus Interface

	9.8.4	Basic Timing
	9.8.5	Wait Control
	9.8.6	Read Strobe (RD) Timing
	9.8.7	Extension of Chip Select (CS) Assertion Period
9.9	Address	s/Data Multiplexed I/O Interface
	9.9.1	Address/Data Multiplexed I/O Space Setting
	9.9.2	Address/Data Multiplex
	9.9.3	Data Bus
	9.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface
	9.9.5	Basic Timing
	9.9.6	Address Cycle Control
	9.9.7	Wait Control
	9.9.8	Read Strobe (RD) Timing
	9.9.9	Extension of Chip Select (CS) Assertion Period
	9.9.10	DACK and EDACK Signal Output Timings
9.10	Idle Cyc	cle
	9.10.1	Operation
	9.10.2	Pin States in Idle Cycle
9.11	Bus Rel	ease
	9.11.1	Operation
	9.11.2	Pin States in External Bus Released State
Rev. 2	.00 Oct. 20	0, 2009 Page xiv of xxx
		RENESAS

Wait Control

DACK and EDACK Signal Output Timings.....

Burst ROM Space Setting

Data Bus

I/O Pins Used for Burst ROM Interface.....

Burst ROM Interface

9.7.5

9.7.6

9.7.7 9.7.8

9.8.1

9.8.2

9.8.3

9.8

Secti	on 10	DMA Controller (DMAC)						
10.1	Features	Features						
10.2	Input/O	utput Pins						
10.3		Descriptions						
	10.3.1	DMA Source Address Register (DSAR)						
	10.3.2	DMA Destination Address Register (DDAR)						
	10.3.3	DMA Offset Register (DOFR)						
	10.3.4	DMA Transfer Count Register (DTCR)						
	10.3.5	DMA Block Size Register (DBSR)						
	10.3.6	DMA Mode Control Register (DMDR)						
	10.3.7	DMA Address Control Register (DACR)						
	10.3.8	DMA Module Request Select Register (DMRSR)						
10.4	Transfer	r Modes						
10.5	Operation	ons						
10.5	Operations							

Address Modes

Transfer Modes...

Activation Sources.....

Bus Access Modes.....

Extended Repeat Area Function

Address Update Function using Offset

Register during DMA Transfer

Priority of Channels....

DMA Basic Bus Cycle.....

10.5.1

10.5.2

10.5.3

10.5.4

10.5.5

10.5.6

10.5.7

10.5.8

10.5.9

RENESAS

Rev. 2.00 Oct. 20, 2009 Pa

Transfer	Modes
11.4.1	Ordinary Modes
11.4.2	Cluster Transfer Modes
Mode O ₁	peration
11.5.1	Address Modes
11.5.2	Transfer Modes
11.5.3	Activation Sources
11.5.4	Bus Mode
11.5.5	Extended Repeat Area Function
11.5.6	Address Update Function Using Offset
11.5.7	Registers during EXDMA Transfer Operation
11.5.8	Channel Priority Order
11.5.9	Basic Bus Cycles
11.5.10	Bus Cycles in Dual Address Mode
11.5.11	Bus Cycles in Single Address Mode
11.5.12	Operation Timing in Each Mode
Operatio	n in Cluster Transfer Mode
11.6.1	Address Mode
11.6.2	Setting of Address Update Mode
11.6.3	Caution for Combining with Extended Repeat Area Function
11.6.4	Bus Cycles in Cluster Transfer Dual Address Mode
11.6.5	Operation Timing in Cluster Transfer Mode
Ending I	EXDMA Transfer
Relation	ship among EXDMAC and Other Bus Masters
00 Oct 20	, 2009 Page xvi of xxx
.00 001. 20	RENESAS
	11.4.1 11.4.2 Mode Op 11.5.1 11.5.2 11.5.3 11.5.4 11.5.5 11.5.6 11.5.7 11.5.8 11.5.9 11.5.10 11.5.11 11.5.12 Operation 11.6.1 11.6.2 11.6.3 11.6.4 11.6.5 Ending I

EXDMA Transfer Count Register (EDTCR).....

EXDMA Address Control Register (EDACR).....

Cluster Buffer Registers 0 to 7 (CLSBR0 to CLSBR7).....

11.3.4

11.3.5

11.3.6 11.3.7

11.3.8

		12.2.7	DTC enable registers A to F (DTCERA to DTCERF)
		12.2.8	DTC Control Register (DTCCR)
		12.2.9	DTC Vector Base Register (DTCVBR)
1	12.3	Activatio	n Sources
1	12.4	Location	of Transfer Information and DTC Vector Table
1	12.5	Operation	1
		12.5.1	Bus Cycle Division
		12.5.2	Transfer Information Read Skip Function
		12.5.3	Transfer Information Writeback Skip Function
		12.5.4	Normal Transfer Mode
		12.5.5	Repeat Transfer Mode
		12.5.6	Block Transfer Mode
		12.5.7	Chain Transfer
		12.5.8	Operation Timing
		12.5.9	Number of DTC Execution Cycles
		12.5.10	DTC Bus Release Timing
		12.5.11	DTC Priority Level Control to the CPU
1	12.6	DTC Act	ivation by Interrupt
1	12.7	Examples	s of Use of the DTC
		12.7.1	Normal Transfer Mode
		12.7.2	Chain Transfer
		12.7.3	Chain Transfer when Counter = 0
1	12.8	Interrupt	Sources
1	12.9	Usage No	otes
		12.9.1	Module Stop State Setting
		12.9.2	On-Chip RAM
			Rev. 2.00 Oct. 20, 2009 Pag
			RENESAS

DTC Destination Address Register (DAR).....

DTC Transfer Count Register A (CRA)

DTC Transfer Count Register B (CRB).....

12.2.4

12.2.5

12.2.6

	13.1.2	Data Register (PnDR) (n = 1, 2, 6, A, B, D to F, H to K, and M)
	13.1.3	Port Register (PORTn) (n = 1, 2, 5, 6, A, B, D to F, H to K, and M)
	13.1.4	Input Buffer Control Register (PnICR)
		(n = 1, 2, 5, 6, A, B, D to F, H to K, and M)
	13.1.5	Pull-Up MOS Control Register (PnPCR) (n = D to F, and H to K)
	13.1.6	Open-Drain Control Register (PnODR) (n = 2 and F)
13.2	Output B	suffer Control
	13.2.1	Port 1
	13.2.2	Port 2
	13.2.3	Port 5
	13.2.4	Port 6
	13.2.5	Port A
	13.2.6	Port B
	13.2.7	Port D
	13.2.8	Port E
	13.2.9	Port F
	13.2.10	Port H.
	13.2.11	Port I
	13.2.12	Port J
	13.2.13	Port K
	13.2.14	Port M
13.3		ction Controller
10.0	13.3.1	Port Function Control Register 0 (PFCR0)
	13.3.2	Port Function Control Register 1 (PFCR1)
	13.3.2	1 of the diedon Control register 1 (11 CR1)

Data Direction Register (PnDDR)

(n = 1, 2, 6, A, B, D to F, H to K, and M).....

13.1.1

13.3.3

13.3.4

13.3.5

Rev. 2.00 Oct. 20, 2009 Page xviii of xxx





Port Function Control Register 2 (PFCR2).....

Port Function Control Register 4 (PFCR4).....

Port Function Control Register 6 (PFCR6).....

14.1	Features.	
14.2	Input/Ou	tput Pins
14.3		Descriptions
	14.3.1	Timer Control Register (TCR)
	14.3.2	Timer Mode Register (TMDR)
	14.3.3	Timer I/O Control Register (TIOR)
	14.3.4	Timer Interrupt Enable Register (TIER)
	14.3.5	Timer Status Register (TSR)
	14.3.6	Timer Counter (TCNT)
	14.3.7	Timer General Register (TGR)
	14.3.8	Timer Start Register (TSTR)
	14.3.9	Timer Synchronous Register (TSYR)
14.4	Operation	n
	14.4.1	Basic Functions
	14.4.2	Synchronous Operation
	14.4.3	Buffer Operation
	14.4.4	Cascaded Operation
	14.4.5	PWM Modes
	14.4.6	Phase Counting Mode
14.5	Interrupt	Sources
14.6	DTC Act	ivation
14.7	DMAC A	Activation
14.8	A/D Con	verter Activation
14.9	Operation	n Timing
	14.9.1	Input/Output Timing
	14.9.2	Interrupt Signal Timing
14.10	Usage No	otes
	14.10.1	Module Stop Function Setting

RENESAS

Rev. 2.00 Oct. 20, 2009 Pa

Section 14 16-Bit Timer Pulse Unit (TPU)

15.1		Programmable Pulse Generator (PPG)
15.1		
	_	utput Pins
15.3	_	Descriptions
	15.3.1	Next Data Enable Registers H, L (NDERH, NDERL)
	15.3.2	Output Data Registers H, L (PODRH, PODRL)
	15.3.3	Next Data Registers H, L (NDRH, NDRL)
	15.3.4	PPG Output Control Register (PCR)
	15.3.5	PPG Output Mode Register (PMR)
15.4	Operation	on
	15.4.1	Output Timing
	15.4.2	Sample Setup Procedure for Normal Pulse Output
	15.4.3	Example of Normal Pulse Output (Example of 5-Phase Pulse Output).
	15.4.4	Non-Overlapping Pulse Output
	15.4.5	Sample Setup Procedure for Non-Overlapping Pulse Output
	15.4.6	Example of Non-Overlapping Pulse Output
		(Example of 4-Phase Complementary Non-Overlapping Pulse Output)

14.10.13 Interrupts and Module Stop Mode.....

Rev. 2.00 Oct. 20, 2009 Page xx of xxx

15.4.7

15.4.8

15.5.1

15.5.2

15.5.3

15.5

16.1

16.2



Features.....

Input/Output Pins.....

Section 16 8-Bit Timers (TMR)

Inverted Pulse Output

Pulse Output Triggered by Input Capture.....

Module Stop State Setting

Operation of Pulse Output Pins.....

TPU Setting when PPG1 is in Use.....

Usage Notes.....

	16.5.3	Timing of Timer Output at Compare Match
	16.5.4	Timing of Counter Clear by Compare Match
	16.5.5	Timing of TCNT External Reset
	16.5.6	Timing of Overflow Flag (OVF) Setting
16.6	Operation	n with Cascaded Connection
	16.6.1	16-Bit Counter Mode
	16.6.2	Compare Match Count Mode
16.7	Interrupt	Sources
	16.7.1	Interrupt Sources and DTC Activation
	16.7.2	A/D Converter Activation
16.8	Usage No	otes
	16.8.1	Notes on Setting Cycle
	16.8.2	Conflict between TCNT Write and Counter Clear
	16.8.3	Conflict between TCNT Write and Increment
	16.8.4	Conflict between TCOR Write and Compare Match
	16.8.5	Conflict between Compare Matches A and B
	16.8.6	Switching of Internal Clocks and TCNT Operation
	16.8.7	Mode Setting with Cascaded Connection
	16.8.8	Module Stop State Setting
	16.8.9	Interrupts in Module Stop State
Section	on 17 V	Vatchdog Timer (WDT)
17.1	Features.	
17.2	Input/Ou	tput Pin
17.3	Register	Descriptions
	17.3.1	Timer Counter (TCNT)
	17.3.2	Timer Control/Status Register (TCSR)

TCNT Count Timing

Timing of CMFA and CMFB Setting at Compare Match.....

RENESAS

Rev. 2.00 Oct. 20, 2009 Pa

16.5.1

16.5.2

	17.6.6	System Reset by WDTOVF Signal
	17.6.7	Transition to Watchdog Timer Mode or Software Standby Mode
Secti	on 18 S	Serial Communication Interface (SCI, IrDA, CRC)
18.1	Features	
18.2	Input/Ou	ıtput Pins
18.3		Descriptions
	18.3.1	Receive Shift Register (RSR)
	18.3.2	Receive Data Register (RDR)
	18.3.3	Transmit Data Register (TDR)
	18.3.4	Transmit Shift Register (TSR)
	18.3.5	Serial Mode Register (SMR)
	18.3.6	Serial Control Register (SCR)
	18.3.7	Serial Status Register (SSR)
	18.3.8	Smart Card Mode Register (SCMR)
	18.3.9	Bit Rate Register (BRR)
	18.3.10	Serial Extended Mode Register (SEMR_2)
	18.3.11	Serial Extended Mode Register 5 and 6 (SEMR_5 and SEMR_6)
	18.3.12	IrDA Control Register (IrCR)
18.4	Operatio	on in Asynchronous Mode
	18.4.1	Data Transfer Format

of xxx
RENESAS

Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

Clock

Serial Data Reception (Asynchronous Mode)

Multiprocessor Serial Data Transmission.....

Multiprocessor Communication Function

18.4.2

18.4.3

18.4.4

18.4.5

18.4.6

18.5.1

18.5

	18.7.7	Serial Data Reception (Except in Block Transfer Mode)
	18.7.8	Clock Output Control (Only SCI_0, 1, 2, and 4)
18.8	IrDA Op	eration
18.9		Sources
	18.9.1	Interrupts in Normal Serial Communication Interface Mode
	18.9.2	Interrupts in Smart Card Interface Mode
18.10	Usage No	otes
	18.10.1	Module Stop Function Setting
	18.10.2	
	18.10.3	
	18.10.4	Receive Error Flags and Transmit Operations
		(Clocked Synchronous Mode Only)
	18.10.5	Relation between Writing to TDR and TDRE Flag
	18.10.6	Restrictions on Using DTC or DMAC
	18.10.7	SCI Operations during Power-Down State
18.11	CRC Ope	eration Circuit
	18.11.1	Features
	18.11.2	Register Descriptions
	18.11.3	CRC Operation Circuit Operation
	18.11.4	
		-

18.7.1

18.7.2

18.7.3 18.7.4

18.7.5

18.7.6



Sample Connection

Data Format (Except in Block Transfer Mode) Block Transfer Mode....

Receive Data Sampling Timing and Reception Margin..... Initialization.....

Data Transmission (Except in Block Transfer Mode)

	19.3.16	EP0o Receive Data Size Register (EPSZ0o)
	19.3.17	EP1 Receive Data Size Register (EPSZ1)
	19.3.18	Trigger Register (TRG)
	19.3.19	Data Status Register (DASTS)
	19.3.20	FIFO Clear Register (FCLR)
	19.3.21	DMA Transfer Setting Register (DMA)
	19.3.22	Endpoint Stall Register (EPSTL)
	19.3.23	Configuration Value Register (CVR)
	19.3.24	Control Register (CTLR)
	19.3.25	Endpoint Information Register (EPIR)
	19.3.26	Transceiver Test Register 0 (TRNTREG0)
	19.3.27	Transceiver Test Register 1 (TRNTREG1)
19.4	Interrupt	Sources
19.5	Operatio	n
	19.5.1	Cable Connection.
	19.5.2	Cable Disconnection
	19.5.3	Suspend and Resume Operations
	19.5.4	Control Transfer
	19.5.5	EP1 Bulk-Out Transfer (Dual FIFOs)
	19.5.6	EP2 Bulk-In Transfer (Dual FIFOs)
Boy 2	00 Oct 20	, 2009 Page xxiv of xxx
nev. Z.	.00 Oct. 20	RENESAS

19.3.7 19.3.8

19.3.9

19.3.10

19.3.11 19.3.12

19.3.13

19.3.14

19.3.15

Interrupt Enable Register 0 (IER0).....

EP0i Data Register (EPDR0i)

EP0o Data Register (EPDR0o)

EP0s Data Register (EPDR0s)

EP3 Data Register (EPDR3)....

	19.10.1	Receiving Setup Data
	19.10.2	Clearing the FIFO
	19.10.3	Overreading and Overwriting the Data Registers
	19.10.4	Assigning Interrupt Sources to EP0
	19.10.5	Clearing the FIFO When DMA Transfer is Enabled
	19.10.6	Notes on TR Interrupt
	19.10.7	Restrictions on Peripheral Module Clock (Pφ) Operating Frequency
	19.10.8	Notes on Deep Software Standby Mode when USB is Used
Secti	on 20	² C Bus Interface 2 (IIC2)
20.1		5
20.2	Input/O	utput Pins
20.3	Register	Descriptions
	20.3.1	I ² C Bus Control Register A (ICCRA)
	20.3.2	I ² C Bus Control Register B (ICCRB)
	20.3.3	I ² C Bus Mode Register (ICMR)
	20.3.4	I ² C Bus Interrupt Enable Register (ICIER)
	20.3.5	I ² C Bus Status Register (ICSR)
	20.3.6	Slave Address Register (SAR)
	20.3.7	I ² C Bus Transmit Data Register (ICDRT)
	20.3.8	I ² C Bus Receive Data Register (ICDRR)
	20.3.9	I ² C Bus Shift Register (ICDRS)
20.4	Operation	on
	20.4.1	I ² C Bus Format
	20.4.2	Master Transmit Operation
	20.4.3	Master Receive Operation
	20.4.4	Slave Transmit Operation
		Pay 2.00 Oct 20 2000 Pa
		Rev. 2.00 Oct. 20, 2009 Pa

Example of USB External Circuitry 19.10 Usage Notes

19.9

	21.3.7	A/D Mode Selection Register_1 (ADMOSEL_1) for Unit 1
	21.3.8	A/D Sampling State Register_0 (ADSSTR_0) for Unit 0
	21.3.9	A/D Sampling State Register_1 (ADSSTR_1) for Unit 1
21.4	Operation	on
	21.4.1	Single Mode
	21.4.2	Scan Mode
	21.4.3	Input Sampling and A/D Conversion Time
	21.4.4	Timing of External Trigger Input
	21.4.5	Setting the System Clock Mode
21.5	Interrup	t Source
21.6		nversion Accuracy Definitions
21.7	Usage N	Notes
	21.7.1	Module Stop Function Setting
	21.7.2	

21.3.1

21.3.2

21.3.3

21.3.4

21.3.5

21.3.6

21.7.3

21.7.4

21.7.5

21.7.6

21.7.7

21.7.8

21.7.9

Rev. 2.00 Oct. 20, 2009 Page xxvi of xxx

Notes on Stopping the A/D Converter.....

Notes in System Clock Mode

Permissible Signal Source Impedance.....

Influences on Absolute Accuracy

Setting Range of Analog Power Supply and Other Pins.....

Notes on Board Design

Notes on Noise Countermeasures

A/D Data Registers A to H (ADDRA to ADDRH)

A/D Control/Status Register 0 (ADCSR 0) for Unit 0.....

A/D Control/Status Register 1 (ADCSR_1) for Unit 1.....

A/D Control Register_0 (ADCR_0) for Unit 0.....

A/D Control Register 1 (ADCR 1) for Unit 1.....

A/D Mode Selection Register_0 (ADMOSEL_0) for Unit 0.....

22.5	Usage Notes				
	22.5.1	Module Stop State Setting			
	22.5.2	D/A Output Hold Function in Software Standby Mode			
	22.5.3	Notes on Deep Software Standby Mode			
	22.5.4	Limitations on Emulators			
Secti	on 23 I	RAM			
Socti	on 24 I	Elash Mamory			
24.1		Flash Memory			
24.1		ransition Diagram			
24.3	Memory MAT Configuration				
24.4	Block Structure				
	24.4.1	Block Diagram of H8SX/1652			
	24.4.2	Block Diagram of H8SX/1655			
24.5	Program	ming/Erasing Interface			
24.6	Input/Output Pins				
24.7	Register Descriptions				
	24.7.1	Programming/Erasing Interface Registers			
	24.7.2	Programming/Erasing Interface Parameters			
	24.7.3	RAM Emulation Register (RAMER)			
24.8	On-Boar	rd Programming Mode			
	24.8.1	SCI Boot Mode			
	24.8.2	USB Boot Mode			

Operation

22.4

24.8.3 24.8.4

24.8.5

24.9



Rev. 2.00 Oct. 20, 2009 Page

User Programming Mode.....

User Boot Mode.....

On-Chip Program and Storable Area for Program Data

Protection.....

25.3	Input/Output Pins			
25.4	Register Descriptions			
	25.4.1 Instruction Register (JTIR)			
	25.4.2 Bypass Register (JTBPR)			
	25.4.3 Boundary Scan Register (JTBSR)			
	25.4.4 IDCODE Register (JTID)			
25.5	Operations			
	25.5.1 TAP Controller			
	25.5.2 Commands			
25.6	Usage Notes			
Secti	on 26 Clock Pulse Generator			
26.1	Register Description			
	26.1.1 System Clock Control Register (SCKCR)			
26.2	Oscillator			
	26.2.1 Connecting Crystal Resonator			
	26.2.2 External Clock Input			
26.3	PLL Circuit			
26.4	Frequency Divider			
26.5	Usage Notes			
	26.5.1 Notes on Clock Pulse Generator			
	26.5.2 Notes on Resonator			
	26.5.3 Notes on Board Design			
Secti	on 27 Power-Down Modes			
27.1	Features			
27.2	Register Descriptions			
	27.2.1 Standby Control Register (SBYCR)			
	, , , , , , , , , , , , , , , , , , , ,			

RENESAS

Rev. 2.00 Oct. 20, 2009 Page xxviii of xxx

Block Diagram of Boundary Scan Function....

25.2

27.6	All-Mod	ule-Clock-Stop Mode
27.7	Software	Standby Mode
	27.7.1	Entry to Software Standby Mode
	27.7.2	Exit from Software Standby Mode
	27.7.3	Setting Oscillation Settling Time after Exit from Software Standby M
	27.7.4	Software Standby Mode Application Example
27.8	Deep So	ftware Standby Mode
	27.8.1	Entry to Deep Software Standby Mode
	27.8.2	Exit from Deep Software Standby Mode
	27.8.3	Pin State on Exit from Deep Software Standby Mode
	27.8.4	Bφ Operation after Exit from Deep Software Standby Mode
	27.8.5	Setting Oscillation Settling Time after Exit from Deep Software Stand
		Mode
	27.8.6	Deep Software Standby Mode Application Example
	27.8.7	Flowchart of Deep Software Standby Mode Operation
27.9	Hardwar	e Standby Mode
	27.9.1	Transition to Hardware Standby Mode
	27.9.2	Clearing Hardware Standby Mode
	27.9.3	Hardware Standby Mode Timing
	27.9.4	Timing Sequence at Power-On
27.10	Sleep Ins	struction Exception Handling
27.11	B	s Output Control
27.12	Usage N	otes
	27.12.1	I/O Port Status
	27.12.2	Current Consumption during Oscillation Settling Standby Period
	27.12.3	Module Stop State of EXDMAC, DMAC, or DTC
		•
		Rev. 2.00 Oct. 20, 2009 Pa
		RENESAS
		· ·

Sleep Mode

Entry to Sleep Mode

Exit from Sleep Mode.....

27.5

27.5.1

27.5.2

29.1	Absolut	e Maximum Ratings			
29.2		racteristics (H8SX/1655 Group)			
29.3	DC Characteristics (H8SX/1655M Group)				
29.4	AC Cha	racteristics			
	29.4.1	Clock Timing			
	29.4.2	Control Signal Timing			
	29.4.3	Bus Timing			
	29.4.4	DMAC/EXDMAC Timing			
	29.4.5	Timing of On-Chip Peripheral Modules			
29.5	USB Characteristics				
29.6	A/D Conversion Characteristics				
29.7	D/A Conversion Characteristics				
29.8	Flash Memory Characteristics				
29.9	Power-On Reset Circuit and Voltage-Detection Circuit Characteristics				
	(H8SX/	1655M Group)			
App	endix				
A.	Port States in Each Pin State				
B.	Product	Lineup			
C.		Dimensions			
D.	Treatme	ent of Unused Pins			
Maiı	n Revisio	ons and Additions in this Edition			

Section 29 Electrical Characteristics

Rev. 2.00 Oct. 20, 2009 Page xxx of xxx



Index

controller, which enable high-speed data transfer, and a bus-state controller, which enable connection to different kinds of memory. The LSI of the Group also includes serial communication interfaces, A/D and D/A converters, and a multi-function timer that make control easy. Together, the modules realize low-cost configurations for end systems. The consumption of these modules is kept down dynamically by an on-chip power-managen function. The on-chip ROM is a flash memory (F-ZTATTM*) with a capacity of 512 Kby (H8SX/1655 and H8SX/1655M) or 384 Kbytes (H8SX/1652 and H8SX/1652M).

Note: * F-ZTAT[™] is a trademark of Renesas Technology Corp.

1.1.1 Applications

Examples of the applications of this LSI include PC peripheral equipment, optical storage office automation equipment, and industrial equipment.

REJ09

	Upwardly compatible for H8/300, H8/300H, and H8S Clobject level
•	General-register architecture (sixteen 16-bit general reg
•	11 addressing modes
•	4-Gbyte address space
	Program: 4 Gbytes available
	Data: 4 Gbytes available
•	87 basic instructions, classifiable as bit arithmetic and leinstructions, multiply and divide instructions, bit manipulinstructions, multiply-and-accumulate instructions, and
•	Minimum instruction execution time: 20.0 ns (for an AD instruction while system clock $I\phi$ = 50 MHz and V_{cc} = 3.0 to 3.6 V)
	,
•	On-chip multiplier (16 \times 16 \rightarrow 32 bits)

 $(16 \times 16 + 42 \rightarrow 42 \text{ bits})$

Advanced mode

32-bit high-speed H8SX CPU (CISC type)

• Supports multiply-and-accumulate instructions

Normal, middle, or maximum mode is not supported.

CPU

Operating

mode

Rev. 2.00 Oct. 20, 2009 Page 2 of 1340

CPU

Mode 5: On-chip ROM disabled external extended mode, (selected by driving the MD1 pin low and driving t and MD0 pins high) Mode 6: On-chip ROM enabled external extended mode (selected by driving the MD0 pin low and driving t and MD1 pins high) Mode 7: Single-chip mode (can be externally extended) (selected by driving the MD2, MD1, and MD0 pins Low power consumption state (transition driven by the instruction)

Mode 4: On-chip ROM disabled external extended mode, bus (selected by driving the MD1 and MD0 pins le

driving the MD2 pin high)

Power on reset (POR)*			At power-on or low power supply voltage, an internal r signal is generated	
Voltage detection circuit (LVD)*		•	At low power supply voltage, an internal reset signal are interrupt are generated	
Interrupt	Interrupt controller	•	13 external interrupt pins (NMI, and IRQ11 to IRQ0)	
(source)		•	Internal interrupt sources	

• 2 interrupt control modes (specified by the interrupt co register) 8 priority orders specifiable (by setting the interrupt priregister) Independent vector addresses

(INTC)

H8SX/1655 Group: 119 pins H8SX/1655M Group: 120 pins

REJ09

	Data transfer controller (DTC)	 Dual or single address mode selectable Extended repeat-area function Allows DMA transfer over 78 channels (number of D7 activation sources)
	transfer controller	Allows DMA transfer over 78 channels (number of D7 activation sources)
	transfer controller	activation sources)
	(1) [(;)	 Activated by interrupt sources (chain transfer enabled
	(010)	 3 transfer modes (normal transfer, repeat transfer, bl transfer mode)
		Short-address mode or full-address mode selectable
	Bus	16-Mbyte external address space
extension	controller (BSC)	The external address space can be divided into 8 are of which is independently controllable
		— Chip-select signals ($\overline{CS0}$ to $\overline{CS7}$) can be output
		 Access in 2 or 3 states can be selected for each
		 Program wait cycles can be inserted
		— The period of $\overline{\text{CS}}$ assertion can be extended
		 Idle cycles can be inserted
		 Bus arbitration function (arbitrates bus mastership are internal CPU, DMAC, EXDMAC, and DTC, and exter masters)

DMA

controller

(DMAC)



Extended repeat-area function

external request)

transfer)

4-channel DMA transfer available

3 activation methods (auto-request, on-chip module inte

3 transfer modes (normal transfer, repeat transfer, block

Separate clock signals are provided for each of function (CPG) modules (detailed below) and each is independently sp (multi-clock function) System-intended data transfer modules, i.e. the CF in synchronization with the system clock (III): 8 to 5 — Internal peripheral functions run in synchronization peripheral module clock (Po): 8 to 35 MHz Modules in the external space are supplied with the

generator

- bus clock (B₀): 8 to 50 MHz Includes a PLL frequency multiplication circuit and fred
- divider, so the operating frequency is selectable 5 low-power-consumption modes: Sleep mode, all-modes clock-stop mode, software standby mode, deep software standby mode, and hardware standby mode

			33 7 1 1 1 1 3 3 1
			Unit 1: Software, TMR (units 2 and 3) trigger, and extern trigger
		•	Activation of DTC and DMAC by ADI interrupt:
			Unit 0: DTC and DMAC can be activated by an ADI inte
			Unit 1: DMAC can be activated by an ADI1 interrupt.
D/A converter	D/A	•	10-bit resolution × 2 output channels
	converter (DAC)	•	Output voltage: 0 V to Vref, maximum conversion time: (with 20-pF load) $ \label{eq:conversion} % \begin{subarray}{ll} \end{subarray} % su$
Timer	8-bit timer (TMR)	•	8 bits \times 8 channels (can be used as 16 bits \times four channels
		•	Select from among 7 clock sources (6 internal clocks are external clock)
		•	Allows the output of pulse trains with a desired duty cyc PWM signals
	16-bit timer	•	16 bits × 12 channels (unit 0, unit 1*)
	pulse unit	•	Select from among 8 counter-input clocks for each char
	(TPU)	•	Up to 24 pulse inputs and outputs
		•	Counter clear operation, simultaneous writing to multiple

operation

Unit 0: Software, timer (TPU (unit 0) /TMR (units 0 and

counters (TCNT), simultaneous clearing by compare mainput capture possible, simultaneous input/output for repossible by counter synchronous operation, and up to 1 PWM output possible by combination with synchronous

Buffered operation, cascaded operation (32 bits \times two channels), and phase counting mode (two-phase encoder)

trigger, and external trigger

Output compare function (by the output of compare mat waveform) supported

Note: * Pin function of unit 1 cannot be used in the extended mode.

extended mode.

Rev. 2.00 Oct. 20, 2009 Page 6 of 1340

REJ09B0499-0200

RENESAS

input) settable for each channel Input capture function supported

	(WDT)	 Switchable between watchdog timer mode and interval mode
Serial interface	Serial communi-	6 channels (select asynchronous or clock synchronou communications mode)
	cations	 Full-duplex communications capability
	interface	Select the desired bit rate and LSB-first or MSB-first tr
	(SCI)	 Average transfer rate clock input from TMR (SCI_5, S
		 IrDA transmission and reception conformant with the I Specifications version 1.0
		 On-chip cyclic redundancy check (CRC) calculator for improved reliability in data transfer
Smart card/SIM		The SCI module supports a smart card (SIM) interface
I ² C bus interface	I ² C bus interface 2 (IIC2)	2 channels
		 Bus can be directly driven (the SCL and SDA pins are open drains).
Universal serial	Universal	On-chip UDC (USB Device Controller) supporting USB
bus interface	serial bus	transceiver
	interface (USB)	Transfer speed: full-speed (12 Mbps)
	(005)	Bulk transfer by DMA
		Self-power mode and bus power mode selectable
I/O ports		9 CMOS input-only pins
•		 75 CMOS input/output pins
		8 large-current drive pins (port 3)
		40 pull-up resistors
		16 open drains

Watchdog timer Watchdog

Package

timer



LQFP-120 package

• LGA-145 package

REJ09

8 bits \times one channel (selectable from eight counter inp clocks)

- Flash programming/erasure voltage: 3.0 to 3.6 V

• Supply current: - 50 mA (typ.) ($V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}, AV_{cc} = 3.0 \text{ V}$

 $= P\phi = B\phi = 35 \text{ MHz}$) • -20 to +75°C (regular specifications) Operating peripheral temperature (°C) • -40 to +85°C (wide-range specifications)

Supported only by the H8SX/1655M Group. Note:

Table 1.2	Comparison of Support Functions in the H8SX/1655 and H8SX/1655M					
Function		H8SX/1655 Group	H8SX/1655M Group			
DMAC		0	0			
DTC		0	0			
PPG		0	0			
UBC		0	0			
SCI		0	0			
IIC2		0	0			
TMR		0	0			
WDT		0	0			
10-bit ADC		0	0			
10-bit DAC		0	0			
EXDMAC		0	0			
POR/LVD		_	0			
Package	LQFP-120	0	0			

0

RENESAS

0

LGA-145

R5F61652MD50	LGV 384 Kbytes	40 Kbytes
	'	·

HOLD I DOS INDOFRA

R5F61655D50FPV

R5F61652D50FPV

R5F61655D50LGV

R5F61652D50LGV

R5F61655MN50FPV

R5F61652MN50FPV

R5F61655MN50LGV

R5F61652MN50LGV

R5F61655MD50FPV

R5F61652MD50FPV

R5F61655MD50LGV 512 Kbytes

H8SX/1655M

304 Nuyles

512 Kbytes

384 Kbytes

40 Nuyles

40 Kbytes

LGA-145

LQFP-120

LQFP-120

LGA-145

LGA-145

LQFP-120

LQFP-120

LGA-145

LGA-145

LQFP-120

LQFP-120

LGA-145

LGA-145

Wi

sp

Re sp

Wi

sp

RENESAS

Rev. 2.00 Oct. 20, 2009 Pa

т.	4 4 TT	4 D	1.0 D	1 () 1	G 1	
			Ind	icates a Rei	nesas sem	iconducto
				duct classif crocontroller		

Figure 1.1 How to Read the Product Name Code

Rev. 2.00 Oct. 20, 2009 Page 10 of 1340

REJ09B0499-0200





Rev. 2.00 Oct. 20, 2009 Pag





Figure 1.2 Block Diagram

Rev. 2.00 Oct. 20, 2009 Page 12 of 1340

REJ09B0499-0200





2. This pin is an on-chip emulator enable pin. Drive this pin low for the connection in normal operating mode.

The on-chip emulator function is enabled by driving this pin high. When the on-chip emulator is in use, the P62, P63, P64, P65, and WDTOVF pins are dedicated pins for the on-chip emulator. For details on a connection example with the E10A, see E10A Emulator User's Manual.

Figure 1.3 Pin Assignments (LQFP-120: H8SX/1655 Group and H8SX/1655M

RENESAS

Rev. 2.00 Oct. 20, 2009 Pag


					_							
G	PF1	PE6 /PK6* ¹	PE7 /PK7* ¹	Vss		LGA-145 (Perspective top view) P14 P13 Vss					Vss	
Н	PE5 /PK5* ¹	PE4 /PK4* ¹	PE3 /PK3* ¹	PF0		V _{CL} P11 NC*3					NC*3	
J	Vcc	PE1 /PK1* ¹	PD7 /PJ7*1	PE2 /PK2* ¹						PI7	P10	P12
К	PE0 /PK0* ¹	PD5 /PJ5* ¹	PD4 /PJ4* ¹	PD6 /PJ6* ¹	Vcc	P21	P25	P26	NC*3	PH2	PI4	PI5
L	PD3 /PJ3* ¹	Vss	EMLE*2	VBUS	MD_CLK	P24	NC*3	NC*3	NMI	PH1	PI2	PI3
М	PD2 /PJ2* ¹	PD1 /PJ1* ¹	DrVcc	USD-	Vss	P20	P23	NC* ³	PH0	Vss	PH4	PH7
N	PD0 /PJ0* ¹	PM3	PM4	USD+	DrVss	P22	NC*3	P27	Vcc	PH3	PH5	PH6
	1	2	3	4	5	6	7	8	9	10	11	12
	Notes: 1. In single-chip mode ports D and E can be used (initial state). Pin functions are selectable by setting the PCJKE bit in PFCRD. Ports D and E are enabled when PCJKE = 0 (initial value) and ports J and K are enabled when PCJKE = 1.											

In external extended mode, only ports D and E can be used.

2. This pin is an on-chip emulator enable pin. Drive this pin low for the connection in normal operati

3. Leave NC pin open. Figure 1.4 Pin Assignments (LGA-145: H8SX/1655 Group and H8SX/1655M G

The on-chip emulator function is enabled by driving this pin high. When the on-chip emulator is in the P62, P63, P64, P65, and WDTOVF pins are dedicated pins for the on-chip emulator. For details on a connection example with the E10A, see E10A Emulator User's Manual.



6	D2	PM1/RxD6	PM1/RxD6
7	E1	PM2	PM2
8	F1	PF4/A20	PF4/A20
9	F4	PF3/A19	PF3/A19
10	F3	Vss	Vss
11	F2	PF2/A18	PF2/A18
12	G1	PF1/A17	PF1/A17
13	H4	PF0/A16	PF0/A16
14	G3	PE7/A15	• PE7/A15
			PK7/PO31/TIOCA11/TIOCB11* ¹
15	G2	PE6/A14	• PE6/A14
			 PK6/PO30/TIOCA11*¹
16	H1	PE5/A13	• PE5/A13
			PK5/PO29/TIOCA10/TIOCB10*1
17	G4	Vss	Vss
18	H2	PE4/A12	• PE4/A12
			 PK4/PO28/TIOCA10*¹
19	J1	Vcc	Vcc
20	НЗ	PE3/A11	• PE3/A11
			 PK3/PO27/TIOCC9/TIOCD9*¹
21	J4	PE2/A10	• PE2/A10
			 PK2/PO26/TIOCC9*¹
	_		





Vcc

A10

Rev. 2.00 Oct. 20, 2009 Pag





A14







REJ09



4

5





D1





MD2



MD2







PF4/A20 PF3/A19 Vss PF2/A18 PF1/A17 PF0/A16 A15

MD2



			 PJ6/PO22/TIOCA8*¹ 	
26	L2	Vss	Vss	Vss
27	K2	PD5/A5	• PD5/A5	A5
			PJ5/PO21/TIOCA7/TIOC	CB7/
			TCLKG* ¹	
28	К3	PD4/A4	• PD4/A4	A4
			 PJ4/PO20/TIOCA7*¹ 	
29	L1	PD3/A3	• PD3/A3	А3
			PJ3/PO19/TIOCC6/TIOC	D6/
			TCLKF*1	
30	M1	PD2/A2	• PD2/A2	A2
			PJ2/PO18/TIOCC6/TCLF	⟨ E*¹
31	M2	PD1/A1	• PD1/A1	A1
			PJ1/PO17/TIOCA6/TIOC	CB6*1
32	N1	PD0/A0	• PD0/A0	A0
			PJ0/PO16/TIOCA6*1	
33	L3	EMLE	EMLE	EMLE
34	N2	PM3	PM3	PM3
35	N3	PM4	PM4	PM4
36	МЗ	DrVcc	DrVcc	DrVcc
37	N4	USD+	USD+	USD+

USD-

DrVss

VBUS

Rev. 2.00 Oct. 20, 2009 Page 16 of 1340

USD-

DrVss

VBUS



USD-

DrVss

VBUS

REJ09B0499-0200

M4

N5

L4

38

39

40

52	L9	NMI	NMI
53	M9	PH0/D0	PH0/D0
54	L10	PH1/D1	PH1/D1
55	K10	PH2/D2	PH2/D2
56	N10	PH3/D3	PH3/D3
57	M10	Vss	Vss
58	M11	PH4/D4	PH4/D4
59	N11	PH5/D5	PH5/D5
60	N12	PH6/D6	PH6/D6
61	M12	PH7/D7	PH7/D7
62	N9	Vcc	Vcc
63	M13	PI0/D8	PI0/D8
64	L13	PI1/D9	PI1/D9
65	L11	PI2/D10	PI2/D10
66	L12	PI3/D11	PI3/D11

TxD0/IRQ10-A

ĪRQ11-A

RxD1

TxD1

TMRI1/SCK1

P23/PO3/TIOCC3/TIOCD3/

P24/PO4/TIOCA4/TIOCB4/

P25/PO5/TIOCA4/TMCI1/

P26/P06/TIOCA5/TMO1/

P27/PO7/TIOCA5/TIOCB5

47

48

49

50

51

М7

L6

K7

K8

N8

ĪRQ10-A

ĪRQ11-A

RxD1

TxD1

TMRI1/SCK1

P23/PO3/TIOCC3/TIOCD3/

P24/PO4/TIOCA4/TIOCB4/

P25/PO5/TIOCA4/TMCI1/

P26/P06/TIOCA5/TMO1/

P27/PO7/TIOCA5/TIOCB5



RENESAS

ĪRQ10-A

ĪRQ11-A

RxD1

TxD1

NMI D0 D1 D2 D3 Vss

D6 D7 Vcc PI0/D8 PI1/D9 PI2/D10 PI3/D11

Rev. 2.00 Oct. 20, 2009 Pag

TMRI1/SCK1

P23/PO3/TIOCC3/TI

P24/PO4/TIOCA4/TIO

P25/PO5/TIOCA4/TN

P26/P06/TIOCA5/TN

P27/P07/TIOCA5/TIO













		A/ETENDO-A	ETENDO-A	ETENDO-A
74	J12	P12/SCK2/DACK0/ IRQ2-A/EDACK0-A	P12/SCK2/DACK0/IRQ2-A/ EDACK0-A	P12/SCK2/DACK0/IRO EDACK0-A
75	G11	P13/ADTRG0/ IRQ3-A/EDRAK0	P13/ADTRG0/IRQ3-A/EDRAK0	P13/ADTRG0/IRQ3-A/
76	G12	Vss	Vss	Vss
77	G13	RES	RES	RES
78	H10	V _{CL}	V _{CL}	V _{CL}
79	G10	P14/TCLKA/TxD5/IrTxD/ SDA1/DREQ1/IRQ4-A/ EDREQ1-A	P14/TCLKA/TxD5/IrTxD/ SDA1/DREQ1/IRQ4-A/ EDREQ1-A	P14/TCLKA/TxD5/IrTx SDA1/DREQ1/IRQ4-A EDREQ1-A
80	F11	P15/TCLKB/RxD5/lrRxD/ SCL1/TEND1/IRQ5-A/ ETEND1-A	P15/TCLKB/RxD5/IrRxD/ SCL1/TEND1/IRQ5-A/ ETEND1-A	P15/TCLKB/RxD5/IrRx SCL1/TEND1/IRQ5-A/ ETEND1-A
81	F13	WDTOVF	WDTOVF/TDO*2	WDTOVF
82	F12	Vss	Vss	Vss
83	E12	XTAL	XTAL	XTAL
84	E13	EXTAL	EXTAL	EXTAL
85	F10	Vcc	Vcc	Vcc
86	E11	P16/TCLKC/SDA0/ DACK1/IRQ6-A/EDACK1-A	P16/TCLKC/SDA0/ DACK1/IRQ6-A/EDACK1-A	P16/TCLKC/SDA0/ DACK1/IRQ6-A/EDAC
87	E10	P17/TCLKD/SCL0/ ADTRG1/IRQ7-A/EDRAK1	P17/TCLKD/SCL0/ ADTRG1/IRQ7-A/EDRAK1	P17/TCLKD/SCL0/ ADTRG1/IRQ7-A/EDR
88	D13	STBY	STBY	STBY
89	B13	P60/TMRI2/TxD4/DREQ2/	P60/TMRI2/TxD4/DREQ2/	P60/TMRI2/TxD4/DRE

ĪRQ8-B/EDREQ0-B

Rev. 2.00 Oct. 20, 2009 Page 18 of 1340

REJ09B0499-0200



ĪRQ8-B/EDREQ0-B

RENESAS

ĪRQ8-B/EDREQ0-B

		Rev. 2.00 Oct. 20, 2009 I
	Vss	Vss
H/BS-B	PA6/AS/AH/BS-B	PA6/AS/AH/BS-E
	PA5/RD	RD
R/LUB	PA4/LHWR/LUB	PA4/LHWR/LUB
R/LLB	PA3/LLWR/LLB	LLWR/LLB
Q/WAIT	PA2/BREQ/WAIT	PA2/BREQ/WAIT
K/(RD/WR)	PA1/BACK/(RD/WR)	PA1/BACK/(RD/
QO/BS-A	PA0/BREQO/BS-A	PA0/BREQO/BS
	MD1	MD1
DA1/ IRQ7 -B	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/ĪR
DA0/ĪRQ6-B	P56/AN6/DA0/IRQ6-B	P56/AN6/DA0/ĪR
IRQ5-B	P55/AN5/IRQ5-B	P55/AN5/IRQ5-E
	Vref	Vref
ĪRQ4-B	P54/AN4/IRQ4-B	P54/AN4/IRQ4-E
	AVss	AVss
ĪRQ3-B	P53/AN3/IRQ3-B	P53/AN3/IRQ3-E
	AVcc	AVcc
IRQ2-B	P52/AN2/IRQ2-B	P52/AN2/IRQ2-E
IRQ1-B	P51/AN1/IRQ1-B	P51/AN1/IRQ1-E
IRQ0-B	P50/AN0/IRQ0-B	P50/AN0/IRQ0-E
	MD0	MD0
3/DACK3/ B	EDACK1-B	P65/TMO3/DAC
	/DACK3/	

95

B11

P64/TMCI3/TEND3/

ETEND1-B



P64/TMCI3/TEND3/TDI*2/

ETEND1-B

P64/TMCI3/TEND3/E



Vcc Vcc Vcc

- Notes: 1. These pins can be used when the PCJKE bit in PFCRD is set to 1 in single-ch
 - 2. Pins TDO, $\overline{\text{TRST}}$, TMS, TDI, and TCK are enabled in mode 3.

Rev. 2.00 Oct. 20, 2009 Page 20 of 1340

REJ09B0499-0200



control	<u> </u>		must not be changed during operation.		
	MD_CLK	Input	Pins for switching the multiplication ratio of the clock puls generator. The signal levels on these pins must not be cl during operation.		
System control	RES	Input	Reset signal input pin. This LSI enters the reset state wh signal goes low.		
	STBY	Input	This LSI enters hardware standby mode when this signal		
	EMLE	Input	Input pin for the on-chip emulator enable signal. If the on emulator is used, the signal level should be fixed high. If emulator is not used, the signal level should be fixed low		
On-chip	TRST	Input	On-chip emulator pins or boundary scan pins. When the		
emulator	TMS	Input	is driven high, these pins are dedicated for the on-chip er - When the EMLE pin is driven low and to mode 3, these p		
	TDI	Input	dedicated for the boundary scan.		
	TCK	Input	-		
	TDO	Output	-		
Address bus	A20 to A0	Output	Output pins for the address bits.		

 $\mathsf{PLLV}_{\mathsf{ss}}$

 DrV_{cc}

 $\mathrm{DrV}_{\mathrm{ss}}$

XTAL

EXTAL

Вφ

Operating mode MD2 to MD0 Input

Clock

Input

Input

Input

Input

Input

Output

Ground pin for the PLL circuit.

section 26, Clock Pulse Generator.

the system power supply.

Power supply pin for the transceiver with on-chip USB. C

Pins for a crystal resonator. An external clock signal can through the EXTAL pin. For an example of this connection

Pins for setting the operating mode. The signal levels on

REJ09

Ground pin for the transceiver with on-chip USB.

Outputs the system clock for external devices.



BS-A/BS-B	Output	Indicates the start of a bus cycle.
ĀS	Output	Strobe signal which indicates that the output address bus is valid in access to the basic but or byte control SRAM interface space.
ĀH	Output	This signal is used to hold the address when according address-data multiplexed I/O interface space.
RD	Output	Strobe signal which indicates that reading from the bus interface space is in progress.
RD/WR	Output	Indicates the direction (input or output) of the data
LHWR	Output	Strobe signal which indicates that the higher-orde (D15 to D8) is valid in access to the basic bus interpreted space.
LLWR	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the basic bus interface
LUB	Output	Strobe signal which indicates that the higher-orde (D15 to D8) is valid in access to the byte control interface space.
LLB	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the byte control SRAN space.
CS0 CS1 CS2-A/CS2-B CS3 CS4 CS5-A/CS5-B CS6-A/CS6-B CS7-A/CS7-B	Output	Select signals for areas 0 to 7.
WAIT	Input	Requests wait cycles in access to the external sp

Rev. 2.00 Oct. 20, 2009 Page 22 of 1340 RENESAS



(DMAC)	DREQ1-A/DREQ1-B DREQ2 DREQ3	•	nequests DIVIAC activation.
	DACKO-A/DACKO-B DACK1-A/DACK1-B DACK2 DACK3	Output	DMAC single address-transfer acknowledge sign
	TENDO-A/TENDO-B TEND1-A/TEND1-B TEND2 TEND3	Output	Indicates end of data transfer by the DMAC.
EXDMA controller (EXDMAC)	EDREQO- A/EDREQO-B EDREQ1- A/EDREQ1-B	Input	Requests EXDMAC activation.
	EDACKO- A/EDACKO-B EDACK1- A/EDACK1-B	Output	EXDMAC single address-transfer acknowledge s
	ETENDO- A/ETENDO-B ETEND1- A/ETEND1-B	Output	Indicates end of data transfer by the EXDMAC.
	EDRAK0 EDRAK1	Output	Notification to external device of EXDMAC request acceptance and start of execution

IRQ2-A/IRQ2-B IRQ1-A/IRQ1-B IRQ0-A/IRQ0-B

DMA controller

DREQ0-A/DREQ0-B Input



Requests DMAC activation.

Rev. 2.00 Oct. 20, 2009 Pag

	TCLKH		
	TIOCA6 TIOCB6 TIOCC6 TIOCD6	Input/ output	Signals for TGRA_6 to TGRD_6. These pins are input capture inputs, output compare outputs, or outputs.
	TIOCA7 TIOCB7	Input/ output	Signals for TGRA_7 and TGRB_7. These pins are input capture inputs, output compare outputs, or outputs.
	TIOCA8 TIOCB8	Input/ output	Signals for TGRA_8 and TGRB_8. These pins an input capture inputs, output compare outputs, or outputs.
	TIOCA9 TIOCB9 TIOCC9 TIOCD9	Input/ output	Signals for TGRA_9 to TGRD_9. These pins are input capture inputs, output compare outputs, or outputs.
	TIOCA10 TIOCB10	Input/ output	Signals for TGRA_10 and TGRB_10. These pins as input capture inputs, output compare outputs, outputs.
	TIOCA11 TIOCB11	Input/ output	Signals for TGRA_11 and TGRB_11. These pins as input capture inputs, output compare outputs, outputs.
Programmable pulse generator (PPG)	PO31 to PO16, PO7 to PO0	Output	Output pins for the pulse signals.

Input/

output

Input

outputs.

Signals for TGRA_5 and TGRB_5. These pins are input capture inputs, output compare outputs, or P

Input pins for external clock signals.

TIOCA5

TIOCB5

TCLKE

TCLKF TCLKG

	RxD2 RxD4 RxD5 RxD6		
	SCK0 SCK1 SCK2 SCK4	Input/ output	Input/output pins for clock signals.
SCI with IrDA	IrTxD	Output	Output pin that outputs encoded data for IrDA.
(SCI)	IrRxD	Input	Input pin that inputs encoded data for IrDA.
I ² C bus interface 2 (IIC2)	SCL0, SCL1	Input/ output	Input/output pin for IIC clock. Bus can be directly the NMOS open drain output.
	SDA0, SDA1	Input/ output	Input/output pin for IIC data. Bus can be directly of the NMOS open drain output.
Universal serial	USD+	Input/	Input/output pin for USB data.
bus interface (USB)	USD-	output	
(002)	VBUS	Input	Input/output pin to connect/disconnect USB cable
A/D converter	AN7 to AN0	Input	Input pins for the analog signals to be processed converter.
	ADTRG0, ADTRG1	Input	Input pins for the external trigger signal that starts conversion.

Input

Input pins for data reception.

TxD5 TxD6 RxD0

RxD1

DA1, DA0

D/A converter



Output

Output pins for the analog signals from the D/A c

Rev. 2.00 Oct. 20, 2009 Pag

P65 to P60	Input/ output	6-bit input/output pins.
PA7	Input	Input-only pin
PA6 to PA0	Input/ output	7-bit input/output pins.
PB3 to PB0	Input/ output	4-bit input/output pins.
PD7 to PD0	Input/ output	8-bit input/output pins.
PE7 to PE0	Input/ output	8-bit input/output pins.
PF4 to PF0	Input/ output	5-bit input/output pins.
PH7 to PH0	Input/ output	8-bit input/output pins.
PI7 to PI0	Input/ output	8-bit input/output pins.
PM4 to PM0	Input/ output	5-bit input/output pins.
PJ7 to PJ0*	Input/ output	8-bit input/output pins.
PK7 to PK0*	Input/ output	8-bit input/output pins.

P27 to P20

P57 to P50

Input/

output

Input

8-bit input/output pins.

8-bit input/output pins.

Rev. 2.00 Oct. 20, 2009 Page 26 of 1340



Note:

- Upward-companible with no/500, no/500n, and no5 CPUs — Can execute object programs of these CPUs
- Sixteen 16-bit general registers

• 87 basic instructions

- Also usable as sixteen 8-bit registers or eight 32-bit registers
- - 8/16/32-bit arithmetic and logic instructions

 - Multiply and divide instructions
 - Bit field transfer instructions
 - Powerful bit-manipulation instructions
- Bit condition branch instructions
- Multiply-and-accumulate instruction
- Eleven addressing modes

 - Register direct [Rn]

- Register indirect [@ERn]
- - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn

 - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B),
 - @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]

 - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-I @ERn+, or @ERn-]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)] — Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or
 - @(ERn.L,PC)]
 - Memory indirect [@@aa:8]

 - Extended memory indirect [@@vec:7]

— 16 ÷ 8-bit register-register divide: 10 states (when the divider is available. — 16×16 -bit register-register multiply: 1 state (when the multiplier is available — 32 ÷ 16-bit register-register divide: 18 states (when the divider is available. -32×32 -bit register-register multiply: 5 states (when the multiplier is available

18 states (when the divider is available.

- 32 ÷ 32-bit register-register divide:
- Four CPU operating modes
- Normal mode

- Middle mode
 - Advanced mode
 - Maximum mode
 - Power-down modes

supported.

Group.

- Transition is made by execution of SLEEP instruction
- Choice of CPU operating clocks
- Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/10



Group and H8SX/1655M Group. Normal, middle, and maximum modes are n

2. The multiplier and divider are supported by the H8SX/1655 Group and H8SX

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 28 of 1340




Figure 2.1 CPU Operating Modes

2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

- Address Space
 - The maximum address space of 64 Kbytes can be accessed.

the corresponding extended register En will be affected.)

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an adregister. (If the general register Rn is referenced in the register indirect addressing mpre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, to

- Instruction Set
 - All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.



Rev. 2.00 Oct. 20, 2009 Pag REJ09

Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit unit




Figure 2.3 Stack Structure (Normal Mode)

Rev. 2.00 Oct. 20, 2009 Page 30 of 1340

REJ09B0499-0200



The extended registers (E0 to E/) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regis referenced in the register indirect addressing mode with pre-/post-increment or pre-/ decrement and a carry or borrow occurs, however, the value in the corresponding ex

Instruction Set

addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception vecto One branch address is stored per 32 bits. The upper eight bits are ignored and the lov

are stored. The structure of the exception vector table is shown in figure 2.4. The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi are used in the JMP and JSR instructions. An 8-bit absolute address included in the i code specifies a memory location. Execution branches to the contents of the memory

In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit brand

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except

handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit un

The upper eight bits are reserved and assumed to be H'00.

register En will be affected.)

All instructions and addressing modes can be used. Only the lower 16 bits of effective

Rev. 2.00 Oct. 20, 2009 Pag

- Instruction Set
 All instructions and addressing modes can be used.
 - Exception Vector Table and Memory Indirect Branch Addresses
 - In advanced mode, the top area starting at H'00000000 is allocated to the exception vertable. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.




Figure 2.4 Exception Vector Table (Middle and Advanced Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit bran address. The upper eight bits are reserved and assumed to be H'00.




Figure 2.5 Stack Structure (Middle and Advanced Modes)

2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space
 The maximum address space of 4 Gbytes can be linearly accessed.
- Extended Registers (En)
 The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.
- Instruction Set
 All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses
 In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.



Rev. 2.00 Oct. 20, 2009 Pag

Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit unit EXR contents are saved or restored regardless of whether or not EXR is in use.




Figure 2.7 Stack Structure (Maximum Mode)

Rev. 2.00 Oct. 20, 2009 Page 34 of 1340

REJ09B0499-0200



CPU operating mode.




Figure 2.8 Memory Map



Rev. 2.00 Oct. 20, 2009 Pag




Figure 2.9 CPU Registers

Rev. 2.00 Oct. 20, 2009 Page 36 of 1340 REJ09B0499-0200



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These register functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-l registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also use registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers





Figure 2.11 Stack

2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will execute length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least sibit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

Rev. 2.00 Oct. 20, 2009 Page 38 of 1340

REJ09B0499-0200



-				•
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruct
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B or NEG.B instruction is executed, this flag is there is a carry or borrow at bit 3, and cleare otherwise. When the ADD.W, SUB.W, CMP. NEG.W instruction is executed, this flag is so there is a carry or borrow at bit 11, and clear otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, this flag is set to 1 if carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruct
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit (re sign bit) of data.

Bit

7

6

Bit Name

I

UI

Value

Undefined

1

R/W

R/W

R/W

Description

Interrupt Mask Bit

Masks interrupts when set to 1. This bit is se

the start of an exception handling.

User Bit/Interrupt Mask Bit

RENESAS

REJ09

Rev. 2.00 Oct. 20, 2009 Pag

- otherwise. A carry rias the following types. Carry from the result of addition
 - Borrow from the result of subtraction
 - - Carry from the result of shift or rotation

The carry flag is also used as a bit accumulate manipulation instructions.

2.5.4 **Extended Control Register (EXR)**

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR

instructions. For details, see the corresponding section.

Bit	Bit Name	Initial Value	R/W	Description
7	Т	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception is geach time an instruction is executed. When the cleared to 0, instructions are executed in sequences.
6 to 3	_	All 1	R/W	Reserved
				These bits are always read as 1.
2	12	1	R/W	Interrupt Mask Bits
1	l1	1	R/W	These bits designate the interrupt mask level
0	10	1	R/W	

Rev. 2.00 Oct. 20, 2009 Page 40 of 1340





initial value is H'FFFFF00. The SBR contents are changed with the LDC and STC inst

2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. I of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are val upper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.




Figure 2.12 shows the data formats in general registers.




Figure 2.12 General Register Data Formats

the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When SP (ER7) is used as an address register to access the stack, the operand size should size or longword size.




Figure 2.13 Memory Data Formats

Rev. 2.00 Oct. 20, 2009 Page 44 of 1340

REJ09B0499-0200



	MOVMD
	MOVSD
Arithmetic	ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC
operations	DAA, DAS
	ADDS, SUBS
	MULXU, DIVXU, MULXS, DIVXS
	MULU, DIVU, MULS, DIVS
	MULU/U* ⁶ , MULS/U* ⁶
	EXTU, EXTS
	TAS
	MAC* ⁶
	LDMAC* ⁶ , STMAC* ⁶
	CLRMAC*6
Logic operations	AND, OR, XOR, NOT
Shift	SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
	BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ
	BFLD, BFST

POP, PUSH*1

LDM, STM MOVA

EEPMOV

Block transfer



В

B B

REJ09

Rev. 2.00 Oct. 20, 2009 Pag

W/L

B/W^{*}

B/W/BB/W/BB/W/BB/W/LUB/W/LB

В

[Legend]

B: Byte size

W: Word size

L: Longword size

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W I

@-SP.

- POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L @-SP.
 - 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.
- 5. Size of general register to be restored
- 6. Only when the multiplier is available.

Rev. 2.00 Oct. 20, 2009 Page 46 of 1340

Data	IVIO V	D/ VV/L	0	OD	OD	OD	OD	OD		OD
transfer		В		S/D					S/D	
	MOVFPE, MOVTPE	В		S/D						S/E
	POP, PUSH	W/L		S/D				S/D*2		-
	LDM, STM	L		S/D				S/D*2		-
	MOVA* ⁴	B/W		S	S	S	S	S		S
Block	EEPMOV	В								
transfer	MOVMD	B/W/L								
	MOVSD	В								
Arithmetic	ADD, CMP	В	S	D	D	D	D	D	D	D
operations		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	SUB	В	S		D	D	D	D	D	D
		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	ADDX, SUBX	B/W/L	S	SD						
		B/W/L	S		SD					
		B/W/L	S					SD*⁵		

D

D

D

SD

SD

SD

SD

SD

SD

MOV

INC, DEC

DAA, DAS

ADDS, SUBS L

B/W/L

Data

B/W/L

S

Rev. 2.00 Oct. 20, 2009 Pag

		VV/L		D	D	U	U	U		D
	EXTU, EXTS	W/L		D	D	D	D	D		D
	TAS	В			D					
	MAC*12	_								
	CLRMAC*12	_								
	LDMAC*12	_		S						
	STMAC*12	_		D						
Logic	AND, OR, XOR	В		S	D	D	D	D	D	D
operations		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SE
		W/L	S	SD	SD	SD	SD	SD		SE
	NOT	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
Shift	SHLL, SHLR	В		D	D	D	D	D	D	D
		W/L*6		D	D	D	D	D		D
		B/W/L*	7	D						
	SHAL, SHAR	В		D	D	D	D	D	D	D
	ROTL, ROTR ROTXL, ROTXR	W/L		D	D	D	D	D		D
Bit manipu- lation	BSET, BCLR, BNOT, BTST, BSET/cc, BCLR/cc	В		D	D				D	D
	BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST, BSTZ, BISTZ	В		D	D				D	D

Rev. 2.00 Oct. 20, 2009 Page 48 of 1340

RENESAS

	, ,					
	ANDC, ORC, XORC	В	S			
	SLEEP	_				
	NOP	_				
[Legen	d]					
d:	d:16 or d:32					
S:	Can be specifie	d as a s	ource oper	and.		
D:	Can be specifie	d as a d	estination o	operand.		
SD:	Can be specifie	d as eith	ner a source	e or destination	on operand or both	١.
S/D:	Can be specifie	d as eith	ner a source	e or destination	on operand.	
S:4:	4-bit immediate	data ca	n be specif	ied as a sourc	ce operand.	
Notes:	1. Only @aa:10	3 is avai	ilable.			
	2. @ERn+ as a	source	operand a	nd @-ERn as	s a destination ope	erand

D

D

transfer.

B/W*9

- 4. Size of data to be added with a displacement
- 5. Only @ERn- is available
- 6. When the number of bits to be shifted is 1, 2, 4, 8, or 16 7. When the number of bits to be shifted is specified by 5-bit immediate data or
- register
- 8. Size of data to specify a branch condition
- 9. Byte when immediate or register direct, otherwise, word

3. Specified by ER5 as a source address and ER6 as a destination address for

- 10. Only @ERn+ is available
- 11. Only @-ERn is available 12. Only when the multiplier is available.

(VBR, SBR)

(CCR, EXR) STC

(VBR, SBR)

STC

REJ09

D*11

BRA	_		0	0				
BRA/S	_		O*					
JMP	_	0			0	0	0	0
BSR	_		0					
JSR	_	0			0	0	0	0
RTS, RTS	/L —							
TRAPA	_							
RTE, RTE	/L —							
		,	"					

control [Legend]

System

d: d:8 or d:16

Bcc

Note: * Only @(d:8, PC) is available.

Rev. 2.00 Oct. 20, 2009 Page 50 of 1340 REJ09B0499-0200

RENESAS

	g
CCR	Condition-code register
VBR	Vector base register
SBR	Short address base register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
\rightarrow	Move
~	Logical not (logical complement)
:8/:16/:24/	32 8-, 16-, 24-, or 32-bit length
Note: *	General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (ER0 to E7), and 32-bit registers (ER0 to ER7).

General register (32-bit register)

Destination operand

Extended control register

Source operand

ERn (EAd)

(EAs)

EXR



REJ09

Rev. 2.00 Oct. 20, 2009 Pag

		Saves general register contents on the stack.
LDM	L	@SP+ → Rn (register list)
		Restores the data from the stack to multiple general registers. Two r four general registers which have serial register numbers can specified.
STM	L	Rn (register list) → @-SP
		Saves the contents of multiple general registers on the stack. Tw or four general registers which have serial register numbers can specified.
MOVA	B/W	EA o Rd
		Zero-extends and shifts the contents of a specified general regist memory data and adds them with a displacement. The result is s general register.

Rev. 2.00 Oct. 20, 2009 Page 52 of 1340 REJ09B0499-0200



		Transfers word data which begins at a memory location specifie to a memory location specified by ER6. The number of word data transferred is specified by R4.
MOVMD.L	L	Transfers a data block.
		Transfers longword data which begins at a memory location spe ER5 to a memory location specified by ER6. The number of lon data to be transferred is specified by R4.
MOVSD.B	В	Transfers a data block with zero data detection.

Transfers byte data which begins at a memory location specifie to a memory location specified by ER6. The number of byte dat transferred is specified by R4. When zero data is detected durir the transfer stops and execution branches to a specified address

Transfers a data block.

MOVMD.W

W

DAA В Rd (decimal adjust) → Rd DAS Decimal-adjusts an addition or subtraction result in a general reg referring to the CCR to produce 2-digit 4-bit BCD data. **MULXU** B/W $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. MULU W/L $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. MULU/U* $Rd \times Rs \rightarrow Rd$

 \times 32 bits \rightarrow upper 32 bits).

 $Rd \times Rs \rightarrow Rd$

 $Rd \div Rs \rightarrow Rd$

 $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$, $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$

Increments or decrements a general register by 1 or 2. (Byte ope

Adds or subtracts the value 1, 2, or 4 to or from data in a genera

Performs unsigned multiplication on data in two general registers

Performs signed multiplication on data in two general registers:

Performs unsigned division on data in two general registers: eith \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$. $Rd \pm 2 \rightarrow Rd$. $Rd \pm 4 \rightarrow Rd$

bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. **MULS** W/L $Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: bits \times 16 bits \rightarrow 16 bits, or 32 bits \times 32 bits \rightarrow 32 bits. $Rd \times Rs \rightarrow \overline{Rd}$ MULS/U* L Performs signed multiplication on data in two general registers (3 32 bits \rightarrow upper 32 bits).

B/W

B/W

quotient and 16-bit remainder. Rev. 2.00 Oct. 20, 2009 Page 54 of 1340

RENESAS

DEC

ADDS

SUBS

MULXS

DIVXU

L

NEG	B/W/L	$0 - (EAd) \rightarrow (EAd)$
		Takes the two's complement (arithmetic complement) of data in register or the contents of a memory location.
EXTU	W/L	(EAd) (zero extension) → (EAd)
		Performs zero-extension on the lower 8 or 16 bits of data in a g register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to lon- be zero-extended.
EXTS	W/L	(EAd) (sign extension) → (EAd)
		Performs sign-extension on the lower 8 or 16 bits of data in a gregister or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to lon- be sign-extended.
TAS	В	@ ERd − 0, 1 → (<bit 7=""> of @ EAd)</bit>
		Tests memory contents, and sets the most significant bit (bit 7)

 $(EAs) \times (EAd) + MAC \rightarrow MAC$

and stores the result in CCR.

Compares data between immediate data, general registers, and

Performs signed multiplication on memory contents and adds th

MAC. $0 \rightarrow MAC$ CLRMAC* Clears MAC to zero. LDMAC* $Rs \rightarrow MAC$

Loads data from a general register to MAC.

MAC*

STMAC* $\mathsf{MAC} \to \mathsf{Rd}$

Stores data from MAC to a general register.

Note: Only when the multiplier is available.

		data, general registers, and memory.
NOT	B/W/L	\sim (EAd) \rightarrow (EAd)
		Takes the one's complement of the contents of a general registe memory location.
Table 2.8	Shift Ope	eration Instructions
Table 2.8	Shift Ope	eration Instructions Function
	•	

SHLR	Performs a
	location.
	The conter

nts of a general register or a memory location can be s 1, 2, 4, 8, or 16 bits. The contents of a general register can be sh any bits. In this case, the number of bits is specified by 5-bit imm

$$\mbox{data or the lower 5 bits of the contents of a general register.} \label{eq:bound}$$
 SHAL B/W/L (EAd) (shift) \rightarrow (EAd)

SHAR Performs an arithmetic shift on the contents of a general register

ROTL B/W/L (EAd) (rotate) \rightarrow (EAd)

d)

TXL	B/W/L	(EAd) (rotate) \rightarrow (EAc

RO1 **ROTXR** Rotates the contents of a general register or a memory location v carry bit.

Rev. 2.00 Oct. 20, 2009 Page 56 of 1340



1-bit or 2-bit rotation is possible.

		in a memory location to 0. The bit number can be specified by 3 immediate data, or by the lower three bits of a general register. status can be specified as a condition.
BNOT	В	\sim (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in the contents of a general register or a r location. The bit number is specified by 3-bit immediate data or three bits of a general register.
BTST	В	\sim (<bit-no.> of <ead>) → Z</ead></bit-no.>
		Tests a specified bit in the contents of a general register or a molocation and sets or clears the Z flag accordingly. The bit number

register.

 $0 \rightarrow (< D)(-1)(0.2) \cup (\subseteq A(0.2))$

lower three bits of a general register.

if cc, $0 \rightarrow (<bit-No.> of <EAd>)$

 $C \land (<bit-No.> of <EAd>) \rightarrow C$

 $C \wedge [\sim (<bit-No.> of <EAd>)] \rightarrow C$

 $C \lor (<bit-No.> of <EAd>) \rightarrow C$

Clears a specified bit in the contents of a general register or a n location to 0. The bit number is specified by 3-bit immediate dat

If the specified condition is satisfied, this instruction clears a specified

specified by 3-bit immediate data or the lower three bits of a ge

ANDs the carry flag with a specified bit in the contents of a gene register or a memory location and stores the result in the carry to

ANDs the carry flag with the inverse of a specified bit in the con general register or a memory location and stores the result in th flag. The bit number is specified by 3-bit immediate data.

bit number is specified by 3-bit immediate data.

ORs the carry flag with a specified bit in the contents of a gener or a memory location and stores the result in the carry flag. The number is specified by 3-bit immediate data.

BCLR/cc

BAND

BIAND

BOR

В

В

В

В

		in the carry flag. The bit number is specified by 3-bit immediate of
BLD	В	$($ < bit-No.> of < EAd> $) \rightarrow C$
		Transfers a specified bit in the contents of a general register or a location to the carry flag. The bit number is specified by 3-bit imm data.
BILD	В	\sim (<bit-no.> of <ead>) → C</ead></bit-no.>
		Transfers the inverse of a specified bit in the contents of a gener register or a memory location to the carry flag. The bit number is by 3-bit immediate data.
BST	В	$C \rightarrow (\text{-bit-No.> of } \text{-EAd>})$
		Transfers the carry flag value to a specified bit in the contents of general register or a memory location. The bit number is specifie immediate data.

 $Z \rightarrow (< bit-No. > of < EAd >)$

 \sim C \rightarrow (<bit-No.> of <EAd>)

specified by 3-bit immediate data.

Exclusive Or is the carry may with the inverse of a specified bit in contents of a general register or a memory location and stores th

Transfers the zero flag value to a specified bit in the contents of memory location. The bit number is specified by 3-bit immediate

Transfers the inverse of the carry flag value to a specified bit in the contents of a general register or a memory location. The bit num

BSTZ

BIST

В

В



REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 58 of 1340

neid in memory location contents.

Table 2.10 Branch Instructions

Instruction Size Function

BRA/BS	В	Tests a specified bit in memory location contents. If the specifie
BRA/BC		condition is satisfied, execution branches to a specified address
BSR/BS	В	Tests a specified bit in memory location contents. If the specifie
BSR/BC		condition is satisfied, execution branches to a subroutine at a saddress.
Bcc	_	Branches to a specified address if the specified condition is sat
BRA/S	_	Branches unconditionally to a specified address after executing instruction. The next instruction should be a 1-word instruction the block transfer and branch instructions.
JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address.
JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine.
RTS/L	_	Returns from a subroutine, restoring data from the stack to multiple general registers.

		Although CCR and EXR are 8-bit registers, word-size transfers a performed between them and memory. The upper 8 bits are valid
	L	$Rs \to VBR, Rs \to SBR$
		Transfers the general register contents to VBR or SBR.
STC	B/W	$CCR \to (EAd), EXR \to (EAd)$
		Transfers the contents of CCR or EXR to a general register or m
		Although CCR and EXR are 8-bit registers, word-size transfers a performed between them and memory. The upper 8 bits are valid
	L	$VBR \to Rd, SBR \to Rd$
		Transfers the contents of VBR or SBR to a general register.

 $CCR \land \#IMM \rightarrow CCR$, $EXR \land \#IMM \rightarrow EXR$

 $CCR \lor \#IMM \to CCR$, $EXR \lor \#IMM \to EXR$

 $CCR \oplus \#IMM \rightarrow CCR$, $EXR \oplus \#IMM \rightarrow EXR$

Only increments the program counter.

Logically ANDs the CCR or EXR contents with immediate data.

Logically ORs the CCR or EXR contents with immediate data.

Logically exclusive-ORs the CCR or EXR contents with immedia

Rev. 2.00 Oct. 20, 2009 Page 60 of 1340

 $PC + 2 \rightarrow PC$

RENESAS

REJ09B0499-0200

ANDC

ORC

XORC

NOP

В

В

В

(2) Operation	field and register fields				
	ор		rn	rm	ADD.B Rn, Rm, etc.
(3) Operation	field, register fields, and	effectiv	∕e address e	extension	
	ор	MOV.B @(d:16, Rn), Rm,			
	E <i>A</i>	wov.b @ (d. 10, hill), hill,			
(4) Operation	field, effective address e	xtensio	n, and cond	lition field	
0	р сс	BRA d:16, etc			
					•

Figure 2.14 Instruction Formats

Operation Field

Indicates the function of the instruction, and specifies the addressing mode and oper carried out on the operand. The operation field always includes the first four bits of instruction. Some instructions have two operation fields.

• Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension
 - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- Condition Field

Specifies the branch condition of Bcc instructions.



Rev. 2.00 Oct. 20, 2009 Pag REJ09

n+ Rn Rn n-
Rn
<u></u>
8/@aa:16/@aa:24/@aa:32
/#xx:4/#xx:8/#xx:16/#xx:32
3,PC)/@(d:16,PC)
L.B,PC)/@(Rn.W,PC)/@(E
a:8
ec:7
_

Syllibol

@ERn

@(d:2,ERn)/@(d:16,ERn)/@(d:32,ER

@(d:16, RnL.B)/@(d:16,Rn.W)/@(d:1

Rn

register field in the instruction code.

R0H to R7H and R0L to R7L can be specified as 8-bit registers.

R0 to R7 and E0 to E7 can be specified as 16-bit registers.

No. Addressing wode

Register direct

Register indirect

Register indirect with displacement

Index register indirect with displacement

1

3 4

ER0 to ER7 can be specified as 32-bit registers.

Rev. 2.00 Oct. 20, 2009 Page 62 of 1340 RENESAS REJ09B0499-0200



The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used w displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or operand is word data, or when the displacement is 4, 8, or 12 and the operand is longwo

2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,Rnl @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of following operation result and a 16- or 32-bit displacement: a specified bits of the conte address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the code and the 16-bit displacement is sign-extended when added to ERn. If the operand is

ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2

respectively.

The operand value is the contents of a memory location which is pointed to by the fol operation result: the value 1, 2, or 4 is subtracted from the contents of an address regic (ERn). ERn is specified by the register field of the instruction code. After that, the operation code is the content of the instruction code.

value is stored in the address register. The value subtracted is 1 for byte access, 2 for

Register indirect with pre-increment—@+ERn

access, or 4 for longword access.

longword access.

The operand value is the contents of a memory location which is pointed to by the fol operation result: the value 1, 2, or 4 is added to the contents of an address register (EF

- is specified by the register field of the instruction code. After that, the operand value in the address register. The value added is 1 for byte access, 2 for word access, or 4 for
- Register indirect with post-decrement—@ERn—

word access, or 4 for longword access.

The operand value is the contents of a memory location which is pointed to by the content an address register (ERn). ERn is specified by the register field of the instruction code the memory location is accessed, 1, 2, or 4 is subtracted from the address register content the remainder is stored in the address register. The value subtracted is 1 for byte access.

using this addressing mode, data to be written is the contents of the general register after calculating an effective address. If the same general register is specified in an instruction effective addresses are calculated, the contents of the general register after the first calculated.

an effective address is used in the second calculation of an effective address.

Evample 1

Example 1:

MOV.W R0, @ER0+
When ER0 before execution is H'12345678. H'567A is written at H'12345

When ER0 before execution is H'12345678, H'567A is written at H'12345678.

Rev. 2.00 Oct. 20, 2009 Page 64 of 1340

REJ09B0499-0200



There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 b (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. bit absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can entire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32 For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

Table 2.13 Absolute Address Access Ranges

Absolute Address		Normal Mode	Middle Mode	Advanced Maxir Mode Mode
Data area	8 bits (@aa:8)	A consecutive	256-byte area (the	upper address is set in S
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF,	H'000000000 to H'000071 H'FFFF8000 to H'FFFF
	32 bits (@aa:32)	_	H'FF8000 to H'FFFFFF	H'00000000 to H'FFFFF
Program area	24 bits (@aa:24)	_	H'000000 to H'FFFFF	H'00000000 to H'00FFF
	32 bits (@aa:32)	_		H'00000000 to H'000 H'00FFFFF H'FFF

manipulation instructions contain 3-bit immediate data in the instruction code, for specify number. The BFLD and BFST instructions contain 8-bit immediate data in the instruction for specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the ins code, for specifying a vector address.

2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit adthe PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first b next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resu value should be an even number. In advanced mode, only the lower 24 bits of this branch are valid; the upper 8 bits are all assumed to be 0 (H'00).

2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.W or @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC content contents of an address register specified by the register field in the instruction code (RnL ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement is the address of the first byte of the next instruction. In advanced mode, only the lower 24 this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector vector address of an exception handling other than a reset or a CPU address error can be by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing




Figure 2.15 Branch Address Specification in Memory Indirect Mode

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

2.8.12 Effective Address Calculation


Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing moleower bits of the effective address are valid and the upper bits are ignored (zero extended extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:

- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-extend the transfer and operation instructions.
- The lower 24 bits of the effective address are valid and the upper eight bits are zero-e for the branch instructions.


Rev. 2.00 Oct. 20, 2009 Page 68 of 1340

RENESAS





Rev. 2.00 Oct. 20, 2009 Pag REJ09



2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2 of table 2.14.
- 2. Next, the effective address is calculated using the obtained data as the index by the admode shown in item 5 of table 2.14. The obtained data is used instead of the general register. For details, see H8SX Family Software Man

Rev. 2.00 Oct. 20, 2009 Page 70 of 1340

REJ09B0499-0200



The reset state can also be entered by a watchdog timer overflow when available.

- Exception-handling state
 - The exception-handling state is a transient state that occurs when the CPU alters the processing flow due to activation of an exception source, such as, a reset, trace, intertrap instruction. The CPU fetches a start address (vector) from the exception handling table and branches to that address. For further details, see section 6, Exception Hand
 - Program execution state
 - In this state the CPU executes program instructions in sequence.
 - Bus-released state

see section 27, Power-Down Modes.

- The bus-released state occurs when the bus has been released in response to a bus re a bus master other than the CPU. While the bus is released, the CPU halts operations
- Program stop state This is a power-down state in which the CPU stops operating. The program stop stat when a SLEEP instruction is executed or the CPU enters hardware standby mode. Fe

 A transition to the reset state occurs when the HES signal goes low in all states except hardware standby mode. A transition can also be made to the reset state when the watchdog timer overflows.

Figure 2.16 State Transitions

Rev. 2.00 Oct. 20, 2009 Page 72 of 1340

REJ09B0499-0200



				enabled single-chip mode	
4	1	0	0	On-chip ROM Disable	ed 16 bi
5	1	0	1	disabled extended Disable mode	ed 8 bits
6	1	1	0	On-chip ROM Enable enabled extended mode	ed 8 bits
7	1	1	1	Single-chip mode Enable	ed —
availal	ole. The i	initial e	external b	s the CPU operating mode and a 16-Mbyte adds widths are 8 bits or 16 bits. As the LSI initiate ROM initiation mode, or single-chip initiation	ion mode

Mode

1

2

3

MD2

0

0

0

MD1

0

1

1

MD0

1

0

1

Mode

mode

Advanced

Space

Mode

Boot mode

Boundary scan

16 Mbytes User boot mode

ROM

Enabled

Enabled

Enabled

Defa

Flash Memory.

Modes 1 and 2 are the user boot mode and the boot mode, respectively, in which the flas can be programmed and erased. For details on the user boot mode and boot mode, see se

RENESAS

REJ09

Rev. 2.00 Oct. 20, 2009 Pag

accessed. In the external extended modes, the external address space can be designated as 16-bit address space for each area by the bus controller after starting program execution.

If 16-bit address space is designated for any one area, it is called the 16-bit bus widths mobit address space is designated for all areas, it is called the 8-bit bus width mode.

Rev. 2.00 Oct. 20, 2009 Page 74 of 1340

REJ09B0499-0200



Bit	15	14	13	12	11	10	9
Bit Name	_	_	_	_	MDS3	MDS2	MDS1
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*
R/W	R	R	R	R	R	R	R
Bit	7	6	5	4	3	2	1
Bit Name					_	_	_
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*

R

R

R

When MDCR is read, the signal levels input

MD2 to MD0 are latched into these bits. The

latches are released by a reset.

R

R

R

R

WID'S to WID'S are fatched. Latering is released by a reset.

R

Undefined*

Undefined*

Note: * Determined by pins MD2 to MD0.

R

R/W

9

8

MDS₁

MDS0

Bit	Bit Name	Initial Value	R/W	Descriptions
15	_	0	R	Reserved
14	_	1	R	These are read-only bits and cannot be mo-
13	_	0	R	
12	_	1	R	
11	MDS3	Undefined*	R	Mode Select 3 to 0
10	MDS2	Undefined*	R	These bits indicate the operating mode sele
q	MDS1	I Indefined*	R	the mode pins (MD2 to MD0) (see table 3.2

Note. Determined by pins wibz to wibo

Table 3.2 Settings of Bits MDS3 to MDS0

MCU Operating		Mode Pi	ns	MDCR			
Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	N
1	0	0	1	1	1	0	1
2	0	1	0	1	1	0	(
3	0	1	1	0	1	0	(
4	1	0	0	0	0	1	(
5	1	0	1	0	0	0	1
6	1	1	0	0	1	0	1
7	1	1	1	0	1	0	(

Rev. 2.00 Oct. 20, 2009 Page 76 of 1340

REJ09B0499-0200



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: *	The initial valu	e depends on th	ie startup m	ode.			
Bit	Bit Name	Initial Value	R/W	Descriptions	;		
15	_	1	R/W	Reserved			
14	_	1	R/W	These bits are always be 1.	e always re	ad as 1. Th	ne write va
13	MACS	0	R/W	MAC Saturati	on Operation	on Control	
				Selects either operation for		•	or non-sat
				0: MAC instru	ction is nor	n-saturatior	operation
				1: MAC instru	ction is sat	uration ope	eration
12	_	1	R/W	Reserved			
				This bit is alw always be 1.	ays read as	s 1. The wr	ite value s
11	FETCHMD	0	R/W	Instruction Fe	tch Mode S	Select	
				This LSI can 32 bits. Selec			

Bit Name Initial Value

0

0

0

0

0

0

depending on the used memory for the storage

programs. 0: 32-bit mode 1: 16-bit mode

REJ09

Rev. 2.00 Oct. 20, 2009 Pag

DTCMD

1

When writing 0 to this bit after reading EXPE = external bus cycle should not be executed.

The external bus cycle may be carried out in p with the internal bus cycle depending on the set the write data buffer function and the state the EXDMAC releases the bus mastership.

0: External bus disabled

1: External bus enabled

8 RAME 1 R/W RAM Enable

Enables or disables the on-chip RAM. This bit initialized when the reset state is released. Do

R/W

R/W

0: DTC is in full-address mode

1: DTC is in short address mode

0 — 1 R/W Reserved

This bit is always read as 1. The write value shalways be 1.

Rev. 2.00 Oct. 20, 2009 Page 78 of 1340

All 0

1

DTCMD

7 to 2

1

RENESAS

For details on the settings of the EXPE and PCJKE bits when the external add space is in use, see section 13.3.12, Port Function Control Register D (PFCRI

0 during access to the on-chip RAM.

These bits are always read as 0. The write val-

0: On-chip RAM disabled1: On-chip RAM enabled

Reserved

always be 0.

DTC Mode Select

Selects DTC operating mode.

Notes: 1. The initial value depends on the LSI initiation mode.

This is the boot mode for the flash memory. The LSI operates in the same way as in moexcept for programming and erasing of the flash memory. For details, see section 24, Fl Memory.

3.3.3 Mode 3

This is the boundary scan function enabled single-chip activation mode. The operation i as mode 7 except for the boundary scan function. For details on the boundary scan function. section 25, Boundary Scan.

3.3.4 Mode 4

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, as chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all Ports D, E, and F function as an address bus, ports H and I function as a data bus, and pa ports A and B function as bus control signals. However, if all areas are designated as an access space by the bus controller, the bus mode switches to 8 bits, and only port H fund data bus.

3.3.6 Mode 6

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is enabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all

Ports D, E, and F function as input ports, but they can be used as an address bus by specificated direction register (DDR) for each port. For details, see section 13, I/O Ports. Port H is as a data bus, and parts of ports A and B function as bus control signals. However, if any designated as a 16-bit access space by the bus controller, the bus width mode switches to and ports H and I function as a data bus.

3.3.7 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is enabled.

All I/O ports can be used as general input/output ports. The external address space cannot accessed in the initial state, but setting the EXPE bit in the system control register (SYSC enables the external address space. After the external address space is enabled, ports H ar be used as a data bus and ports D, E, and F as an address output bus by specifying the dat direction register (DDR) for each port. When the external address space is not in use, por K can be used by setting the PCJKE bit in the port function control register D (PFCRD) t details, see section 13, I/O Ports.

Rev. 2.00 Oct. 20, 2009 Page 80 of 1340

REJ09B0499-0200



3	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/D
4	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	D
5	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	D
6	P/C*	P/C*	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	D
7	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/D
									

[Legend]

I/O port

Address bus output A:

Data bus input/output D:


Control signals, clock input/output C:

*• Immediately after a reset

3.4 **Address Map**

3.4.1 **Address Map**


Figures 3.1 and 3.2 show the address map in each operating mode.



4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.1 Address Map in Each Operating Mode of H8SX/1655 and H8SX/1655


RENESAS



2. This area is specified as the external address space by clearing the RAME bit in SYSCR to

Figure 3.1 Address Map in Each Operating Mode of H8SX/1655 and H8SX/166





External addres

External address

On-chip I/O reg

H'FFFF20

H'EEEEEE

Notes: 1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE = 0. 2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.

H'FFFF20

H'FFFFFF

reserved area*1*3

On-chip I/O registers

reserved area*1*3


On-chip I/O registers

Rev. 2.00 Oct. 20, 2009 Page 84 of 1340

птоооос

H'FFFF20


H'EFFFFF



^{3.} Do not access the reserved areas.

^{4.} This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.2 Address Map in Each Operating Mode of H8SX/1652 and H8SX/1652



Notes: 1. Do not access the reserved area.

2. This area is specified as the external address space by clearing the RAME bit in SYSCR to

Figure 3.2 Address Map in Each Operating Mode of H8SX/1652 and H8SX/165



Rev. 2.00 Oct. 20, 2009 Page 86 of 1340

REJ09B0499-0200



when using power-on resert and voltage monitoring resert, RES pin must be fixed high

Table 4.1 Reset Names And Sources

Reset Name	Source
Pin reset	Voltage input to the RES pin is driven low.
Power-on reset*	Vcc rises or lowers
Voltage-monitoring reset*	Vcc falls (voltage-detection: Vdet)
Deep software standby reset	Deep software standby mode is canceled be interrupt.
Watchdog timer reset	The watchdog timer overflows.

Note: * Supported only by the H8SX/1655M Group.






Figure 4.1 Block Diagram of Reset Circuit

Rev. 2.00 Oct. 20, 2009 Page 88 of 1340

REJ09B0499-0200



When a reset is canceled, the reset exception handling is started. For the reset exception see section 6.3, Reset.

4.2 Input/Output Pin

Table 4.2 shows the pin related to reset.

Table 4.2 Pin Configuration

Pin Name	Symbol	I/O	Function
Reset	RES	Input	Reset inpu



Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF*2	_	Ι
Initial value:	0	0	0	0	0	0*3	0*3	
R/W:	R/(W)*1	R/W	R/W	R/W	R/W	R/W* ⁴	R/W	

Notes: 1. Only 0 can be written to clear the flag.

- 2. Supported only by the H8SX/1655M Group.
- Initial value is undefined in the H8SX/1655M Group.
- 4. Only 0 can be written to clear the flag in the H8SX/1655M Group.
- 4. Only 0 can be written to clear the flag in the H8SX/165. Only read is possible in the H8SX/1655M Group.

Bit	Bit Name	Initial Value	R/W	Description
7	DPSRSTF	0	R/(W)*1	Deep Software Standby Reset Flag
				Indicates that deep software standby mode is c by an interrupt source specified with DPSIER o DPSIEGR and an internal reset is generated.
				[Setting condition]
				When deep software standby mode is canceled interrupt source.
				[Clearing conditions]
				When this bit is read as 1 and then written be
				 When a pin reset, power-on reset*² and volt monitoring reset*² is generated.
6 to 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.

Rev. 2.00 Oct. 20, 2009 Page 90 of 1340

REJ09B0499-0200



			[Setting condition]
			Vcc falling to or below Vdet.
			[Clearing condition]
			 After Vcc has exceeded Vdet and the spectation period has elapsed, writing 0 to after reading it as 1.
			Generation of a pin reset or power-on reset
1	_	Undefined R/W	Reserved
			The write value should always be 0.
0	PORF	Undefined R	Power-on Reset Flag
			This bit indicates that a power-on reset has be generated.
			[Setting condition]
			Generation of a power-on reset
			[Clearing condition]
			Generation of a pin reset
Notes:	1. Only 0 c	can be written to clear	r the flag.

2. Supported only by the H8SX/1655M Group.

Value

Bit Name

LVDF

R/W

Undefined R/(W)*1

Description

This bit indicates that the voltage detection circ detected a low voltage (Vcc at or below Vdet).

LVD Flag

Bit

2



Rev. 2.00 Oct. 20, 2009 Pag

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdog timer but not set in interval timer mode. Only 0 can be written
				[Setting condition]
				When TCNT overflows (H'FF \rightarrow H'00) in watchdog time
				[Clearing condition]
				When this bit is read as 1 and then written by 0.
				(The flag must be read after writing of 0, when this bit is by the CPU using an interrupt.)
6	RSTE	0	R/W	Reset Enable
				Selects whether or not the LSI internal state is reset by overflow in watchdog timer mode.
				0: Internal state is not reset when TCNT overflows. (Alt this LSI internal state is not reset, TCNT and TCSR own WDT are reset.)
				1: Internal state is reset when TCNT overflows.
5	_	0	R/W	Reserved
				Although this bit is readable/writable, operation is not a by this bit.
4 to 0	_	1	R	Reserved
				These are read-only bits but cannot be modified.
Note:	* Only	0 can be	written	to clear the flag.

Rev. 2.00 Oct. 20, 2009 Page 92 of 1340

RENESAS

This is an internal reset generated by the power-on reset circuit.

If RES is in the high-level state when power is supplied, a power-on reset is generated. has exceeded Vpor and the specified period (power-on reset time) has elapsed, the chip from the power-on reset state. The power-on reset time is a period for stabilization of the power supply and the LSI circuit.

If \overline{RES} is at the high-level when the power-supply voltage (Vcc) falls to or below Vpor, on reset is generated. The chip is released after Vcc has risen above Vpor and the power time has elapsed.

After a power-on reset has been generated, the PORF bit in RSTSR is set to 1. The POR a read-only register and is only initialized by a pin reset. Figure 4.2 shows the operation power-on reset.




Figure 4.2 Operation of a Power on Reset

Rev. 2.00 Oct. 20, 2009 Page 94 of 1340

REJ09B0499-0200



4.7 Deep Software Standby Reset

This is an internal reset generated when deep software standby mode is canceled by an i

When deep software standby mode is canceled, a deep software standby reset is generat simultaneously, clock oscillation starts. After the time specified with DPSWCR has elap deep software standby reset is canceled.

For details of the deep software standby reset, see section 27, Power-Down Modes.

4.8 Watchdog Timer Reset

This is an internal reset generated by the watchdog timer.

When the RSTE bit in RSTCSR is set to 1, a watchdog timer reset is generated by a TC overflow. After a certain time, the watchdog timer reset is canceled.

For details of the watchdog timer reset, see section 17, Watchdog Timer (WDT).



Rev. 2.00 Oct. 20, 2009 Pag




Figure 4.3 Example of Reset Generation Source Determination Flow

REJ09B0499-0200



Capable of detecting the power-supply voltage (Vcc) becoming less than or equal to Capable of generating an internal reset or interrupt when a low voltage is detected.

A block diagram of the voltage detection circuit is shown in figure 5.1.




Figure 5.1 Block Diagram of Voltage-Detection Circuit

LVDE, LVDRI, and LVDMON are initialized by a pin reset or power-on reset

5

4

3

2

6

Bit name	LVDE	LVDRI	_	LVDMON	_	_	_	
Initial value	e: 0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R	R/W	R/W	R/W	
Bit	Bit Name	Initial Va	lue R/W	/ Desc	ription			
7	LVDE	0	R/W	/ LVD I	Enable			
					oit enables upt by the v		Ū	
				0: Dis	abled			
				1: En	abled			
6	LVDRI	0	R/W	/ LVD	Reset/Inter	rupt Select		
				interr circui LVDF	oit selects v upt is gene t detects a RI bit, ensui sabled stat	rated wher low voltage re that low-	n the voltag e. When mo voltage de	je d odif tect
					eset is gen tected.	erated whe	en a voltag	e is
					interrupt is tected.	generated	l when a lo	w v
5	_	0	R/W	/ Rese	rved			
					oit is always d always b		and the w	rite

Rev. 2.00 Oct. 20, 2009 Page 98 of 1340

REJ09B0499-0200

Bit



5.2.2 Reset Status Register (RSTSR)

RSTSR indicates the source of an internal reset or voltage monitoring interrupt.

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF	_	
Initial value:	0	0	0	0	0	Undefined	Undefined	
R/W:	R/(W)*	R/W	R/W	R/W	R/W	R/(W)*	R/W	

Note: * To clear the flag, only 0 should be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	DPSRSTF	0	R/W*	Deep Software Standby Reset Flag
				This bit indicates release from deep sof standby mode due to the interrupt source selected by DPSIER and DPSIEGR, an generation of an internal reset.
				[Setting condition]
				Release from deep software standby mean interrupt source.
				[Clearing condition]
				Writing 0 to the bit after reading it a
				 Generation of a pin reset, power or voltage monitoring reset.



Rev. 2.00 Oct. 20, 2009 Pag

				specified stabilization period has ela writing 0 to the bit after reading it as
				Generation of a pin reset or power-
1	_	Undefined	R/W	Reserved
				The write value should always be 0.
0	PORF	Undefined	R	Power-on Reset Flag
				This bit indicates that a power-on reset generated.
				[Setting condition]
				Generation of a power-on reset
				[Clearing condition]

[Clearing condition]

Generation of a pin reset

After Vcc has exceeded Vdet and th

* To clear the flag, only 0 should be written to. Note:



Rev. 2.00 Oct. 20, 2009 Page 100 of 1340

period for stabilization (t_{por}) has elapsed. The period for stabilization (t_{por}) is a time that is by the voltage detection circuit in order to stabilize the Vcc and the internal circuit of the

When a voltage-monitoring reset is generated, the LVDF bit is set to 1.

For details, see section 29, Electrical Characteristics.




Figure 5.2 Timing of the Voltage-Monitoring Reset

the IRQ14SR and IRQ14SF bits in the ISCR to 01 (interrupt request on falling edge).

Figure 5.4 shows the procedure for setting the voltage-monitoring interrupt.





Figure 5.3 Timing of the Voltage-Monitoring Interrupt

Rev. 2.00 Oct. 20, 2009 Page 102 of 1340 REJ09B0499-0200





Viter the LVDF carried be cleared despite vcc being at a riigher electrical potential that Vdet (LVDMON = 1), the voltage-detection circuit is in the state of waiting for stabilization time (t_{POR}) has elapsed.

Figure 5.4 Example of the Procedure for Setting the Voltage-Monitoring Inte

Rev. 2.00 Oct. 20, 2009 Page

value of the LVDMON bit in LVDCR. When the LVDMON bit has been enabled by sett LVDE bit, 0 indicates that Vcc is at or below Vdet and 1 indicates that Vcc is above Vdet bit should be read while the voltage-monitoring reset has been disabled by setting the LV to 1.

Before clearing the LVDF bit in RSTSR to 0, confirm that the LVDMON bit is set to 1 (in that Vcc is above Vdet). When it is impossible to clear the LVDF bit despite the LVDMO being 1, the voltage-detection circuit is in the state of waiting for stabilization. In such cat the bit again after the stabilization time (t_{por}) has elapsed.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 104 of 1340

Table 6.1 Exception Types and Priority

Exception Type

Reset

Priority

High

	110001	low to high on the RES pin, when deep software s mode is canceled, or when the watchdog timer ov The CPU enters the reset state when the RES pin		
	Illegal instruction	Exception handling starts when an undefined code executed.		
	Trace*1	Exception handling starts after execution of the cuinstruction or exception handling, if the trace (T) b is set to 1.		
	Address error	After an address error has occurred, exception ha starts on completion of instruction execution.		
	Interrupt	Exception handling starts after execution of the cuinstruction or exception handling, if an interrupt re occurred.*2		
	Sleep instruction	Exception handling starts by execution of a sleep (SLEEP), if the SSBY bit in SBYCR is set to 0 and SLPIE bit in SBYCR is set to 1.		
Low	Trap instruction*3	Exception handling starts by execution of a trap in (TRAPA).		

Exception Handling Start Timing

Exception handling starts at the timing of level cha

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction.
2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or

- instruction execution, or on completion of reset exception handling.

 Tran instruction exception handling requests and sleep instruction exception.
- 3. Trap instruction exception handling requests and sleep instruction exception requests are accepted at all times in program execution state.



Vector Table Address O	ffse
------------------------	------

Exception Source		Vector Number	Normal Mode* ²	Advanced, Maximum* ²
Reset		0	H'0000 to H'0001	H'0000 to H
Reserved for syst	tem use	1	H'0002 to H'0003	H'0004 to H
		2	H'0004 to H'0005	H'0008 to H
		3	H'0006 to H'0007	H'000C to H
Illegal instruction		4	H'0008 to H'0009	H'0010 to H
Trace		5	H'000A to H'000B	H'0014 to H
Reserved for system use		6	H'000C to H'000D	H'0018 to H
Interrupt (NMI)		7	H'000E to H'000F	H'001C to H
Trap instruction	(#0)	8	H'0010 to H'0011	H'0020 to H'
	(#1)	9	H'0012 to H'0013	H'0024 to H
	(#2)	10	H'0014 to H'0015	H'0028 to H'
	(#3)	11	H'0016 to H'0017	H'002C to H
CPU address error		12	H'0018 to H'0019	H'0030 to H'
DMA address error*3		13	H'001A to H'001B	H'0034 to H'
UBC break interrupt		14	H'001C to H'001D	H'0038 to H'
Reserved for system use		15	H'001E to H'001F	H'003C to H
		17	H'0022 to H'0023	H'0044 to H
Sleep interrupt		18	H'0024 to H'0025	H'0048 to H'

Rev. 2.00 Oct. 20, 2009 Page 106 of 1340 RENESAS REJ09B0499-0200



	IRQ5	69	H'008A to H'008B	H'0114 to H
	IRQ6	70	H'008C to H'008D	H'0118 to H
	IRQ7	71	H'008E to H'008F	H'011C to F
	IRQ8	72	H'0090 to H'0091	H'0120 to H
	IRQ9	73	H'0092 to H'0093	H'0124 to H
	IRQ10	74	H'0094 to H'0095	H'0128 to H
	IRQ11	75	H'0096 to H'0097	H'012C to H
Reserved for system use		76 	H'0098 to H'0099	H'0130 to H
		79	H'009E to H'009F	H'013C to F
Internal interrupt*4		80 	H'00A0 to H'00A1	H'0140 to H
		255	H'01FE to H'01FF	H'03FC to H
Notes: 1. Lower 16 bits of the address.				
Not available in this LSI.				

3. A DMA address error is generated by the DTC, DMAC, and EXDMAC. 4. For details of internal interrupt vectors, see section 7.5, Interrupt Exception H

Vector Table.

IRQ2

IRQ3

IRQ4

66

67

68

H'0108 to H

H'010C to H

H'0110 to H

H'0084 to H'0085

H'0086 to H'0087

H'0088 to H'0089

Rev. 2.00 Oct. 20, 2009 Page RENESAS REJ09 A reset has priority over any other exception. When the \overline{RES} pin goes low, all processing this LSI enters the reset state. To ensure that this LSI is reset, hold the \overline{RES} pin low for at ms with \overline{HES} pin driven high when the power is turned on. When operation is in pro-

The chip can be reset by the overflow that is generated in watchdog timer mode of the wattimer. For details, see section 17, Watchdog Timer (WDT).

The chip can also be reset by the exit from deep software standby mode. For details, see \$ 27, Power-Down Modes.

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral The interrupt control mode is 0 immediately after a reset.

6.3.1 Reset Exception Handling

hold the RES pin low for at least 20 cycles.

When the RES pin goes high after being held low for the necessary time, this LSI starts reexception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are

- initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I set to 1 in EXR and CCR.

 2. The reset exception handling vector address is read and transferred to the PC, and pro
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 6.1 and 6.2 show examples of the reset sequence.



respectively, and all modules except the EXDMAC, DTC, and DMAC enter module sto

Consequently, on-chip peripheral module registers cannot be read or written to. Register and writing is enabled when module stop mode is canceled.




Figure 6.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)




Figure 6.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev. 2.00 Oct. 20, 2009 Page 110 of 1340

REJ09B0499-0200



handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 6.4 Status of CCR and EXR after Trace Exception Handling

		CCR		EXR
Interrupt Control Mode	I	UI	12 to 10	Т
0	Trace exception handling cannot be used.			
2	1	_	_	0

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- —: Retains the previous value.

		chip peripheral module space*1			
		Fetches instructions from on-chip peripheral module space*1			
		Fetches instructions from external memory space in single-chip mode			
		Fetches instructions from access prohibited area.*2			
Stack operation	CPU	Accesses stack when the stack pointer value is even address			
		Accesses stack when the stack pointer value is odd address.			
Data read/write CPU		Accesses word data from even addresses			
		Accesses word data from odd addresses			
		Accesses external memory space in single-chip mode			
		Accesses to access prohibited area*2			



RENESAS

Fetches instructions from even addresses

Fetches instructions from odd addresses

Fetches instructions from areas other than on-

No (no

Occurs

No (no

Occurs

Occurs

Occurs

No (no

Occurs

No (no

No (no

Occurs

Occurs

REJ09B0499-0200

· ypc Instruction

fetch

CPU

Rev. 2.00 Oct. 20, 2009 Page 112 of 1340

		space	Occui			
Single address transfer	DMAC/ EXDMAC	Address access space is the external memory space for single address transfer				
		Address access space is not the external memory space for single address transfer	Occur			
Notes: 1. For on-chip peripheral module space, see section 9, Bus Controller (BSC).						
2. For the access prohibited area, refer to figures 3.1 and 3.2 in section 3.4, Ac						

No

Occui No (n Occui program execution starts from that address.

Even though an address error occurs during a transition to an address error exception han address error is not accepted. This prevents an address error from occurring due to stacking exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occur stacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC, DMAC, and EXDMAC.

- The ERR bit of DTCCR in the DTC is set to 1.
- The ERRF bit of DMDR 0 in the DMAC is set to 1.
- The ERRF bit of EDMDR_0 in the EXDMAC is set to 1.
- The DTE bits of DMDRs for all channels in the DMAC are cleared to 0 to forcibly te
- transfer. The DTE bits of EDMDR for all channels in the EXDMAC are cleared to 0 to forcible terminate transfer.

0: Cleared to 0

—: Retains the previous value.

UBC break interrupt	User break controller (UBC)	1
IRQ0 to IRQ11	Pins IRQ0 to IRQ11 (external input)	12
Voltage-detection circuit	Voltage-detection circuit (LVD)*	1
On-chip peripheral	DMA controller (DMAC)	8
module	EXDMA controller (EXDMAC)	8
	Watchdog timer (WDT)	1
	A/D converter	2
	16-bit timer pulse unit (TPU)	52
	8-bit timer (TMR)	16
	Serial communications interface (SCI)	24
	I ² C bus interface 2 (IIC2)	2
	USB function module (USB)	5

vector number and vector table offset, refer to table 7.2, Interrupt Sources, Vector Address

Note: * Supported only by the H8SX/1655M Group.

Different vector numbers and vector table offsets are assigned to different interrupt source

Offsets, and Interrupt Priority in section 7, Interrupt Controller.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 116 of 1340

3.	An exception handling vector table address corresponding to the interrupt source is a the start address of the exception service routine is loaded from the vector table to Poprogram execution starts from that address.

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the vector number speci the TRAPA instruction is generated, the start address of the exception service routine from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to 3 specified in the instruction code.

Table 6.8 shows the state of CCR and EXR after execution of trap instruction exception by

Table 6.8 Status of CCR and EXR after Trap Instruction Exception Handling

		CCR		T I2 to	
Interrupt Control Mode	I	UI	т		
0	1	_		_	
2	1	_	0	_	
[Logond]					

[Legend]

1: Set to 1

REJ09B0499-0200

0: Cleared to 0

—: Retains the previous value.

RENESAS

from the vector table to PC, and program execution starts from that address.

Bus masters other than the CPU may gain the bus mastership after a sleep instruction had executed. In such cases the sleep instruction will be started when the transactions of a but other than the CPU has been completed and the CPU has gained the bus mastership.

Table 6.9 shows the state of CCR and EXR after execution of sleep instruction exceptio handling. For the detail, see section 27.10, Sleep Instruction Exception Handling.

Table 6.9 Status of CCR and EXR after Sleep Instruction Exception Handling

		CCR		EXR		
Interrupt Control Mode	Ī	UI	Т	I2		
0	1	_	_	_		
2	1	_	0	7		

[Legend]

- 1: Set to 1
- 0: Cleared to 0
 - Retains the previous value.

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the occurred exception i generated, the start address of the exception service routine is loaded from the vector PC, and program execution starts from that address.

Table 6.10 shows the state of CCR and EXR after execution of illegal instruction excepti handling.

Table 6.10 Status of CCR and EXR after Illegal Instruction Exception Handling

		CCR		EXR		
Interrupt Control Mode	I	UI	Т	I2 to		
0	1	_	_	_		
2	1	_	0	_		
[Lamanal]						

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- Retains the previous value.

Rev. 2.00 Oct. 20, 2009 Page 120 of 1340

RENESAS




Figure 6.3 Stack Status after Exception Handling

e e

```
POP.W Rn (or MOV.W @SP+, Rn)
POP.L ERn (or MOV.L @SP+, ERn)
```

Performing stack manipulation while SP is set to an odd value leads to an address error. I shows an example of operation when the SP value is odd.




Figure 6.4 Operation when SP Value is Odd

Rev. 2.00 Oct. 20, 2009 Page 122 of 1340 REJ09B0499-0200



are given priority of 8, therefore they are accepted at all times.

- NMI
- Illegal instructions
- Trace
- Trap instructions
- CPU address error
- DMA address error (occurred in the DTC, DMAC, and EXDMAC)
- Sleep instruction
- Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessars source to be identified in the interrupt handling routine.

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall

Thirteen external interrupts

detection can be selected for NMI. Falling edge, rising edge, or both edges detection sensing, can be selected for $\overline{IRQ11}$ to $\overline{IRQ0}$.

- DTC and DMAC control
 DTC and DMAC can be activated by means of interrupts.
- CPU priority control function

transfer.

The priority levels can be assigned to the CPU, DTC, and DMAC, EXDMAC. The plevel of the CPU can be automatically assigned on an exception generation. Priority given to the CPU interrupt exception handling over that of the DTC, DMAC, and EX




Figure 7.1 Block Diagram of Interrupt Controller



independently selected.

7.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to C, E to O, Q, and R (IPRA to IPRC, IPRE to IPRO, IPRQ, and IPRR)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)

6	_	0	R	These are read-only bits and cannot be modified
5	INTM1	0	R/W	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select either of two interrupt control method the interrupt controller.
				00: Interrupt control mode 0
				Interrupts are controlled by I bit in CCR.
				01: Setting prohibited.
				10: Interrupt control mode 2
				Interrupts are controlled by bits I2 to I0 in EX IPR.
				11: Setting prohibited.
3	NMIEG	0	R/W	NMI Edge Select
				Selects the input edge for the NMI pin.
				0: Interrupt request generated at falling edge of I
				1: Interrupt request generated at rising edge of N
2 to 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modified

Description

Reserved

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 126 of 1340

DIL Mame

value

R

RENESAS

R/W R/W R/W R/W R/W R/(W)* R/(W)*

Initial Value

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be mo

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CPUPCE	0	R/W	CPU Priority Control Enable
				Controls the CPU priority control function. Setting to 1 enables the CPU priority control over the DDMAC, and EXDMAC.
				0: CPU always has the lowest priority
				1: CPU priority control enabled
6	DTCP2	0	R/W	DTC Priority Level 2 to 0
5	DTCP1	0	R/W	These bits set the DTC priority level.
4	DTCP0	0	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6

111: Priority level 7 (highest)

CPUP1 0 R/(W) CPUP0 0 R/(W)	to and to detail ODII materials and all formations according
--------------------------------	--

101: Priority level 5 110: Priority level 6

When the IPSETE bit is set to 1, the CPU priority is automatically updated, so

111: Priority level 7 (highest)

1

0

Note:

RENESAS

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 128 of 1340

cannot be modified.

Bit	7	6	5	4	3	2	1	
Bit Nar	me —	IPR6	IPR5	IPR4	_	IPR2	IPR1	
Initial \	/alue 0	1	1	1	0	1	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Description				
15	_	0	R	Reserved				
				This is a read	d-only bit a	nd cannot	be modifie	d.
14	IPR14	1	R/W	Sets the prio	rity level of	the corres	ponding in	ter
13	IPR13	1	R/W	source.				
12	IPR12	1	R/W	000: Priority	level 0 (lov	vest)		
				001: Priority	level 1			
				010: Priority	level 2			
				011: Priority	level 3			
				100: Priority	level 4			
				101: Priority	level 5			
				110: Priority	level 6			
				111: Priority	level 7 (hig	hest)		
11	_	0	R	Reserved				

1

R/W

R

1

R/W

R/W

Initial Value

R

R/W



Rev. 2.00 Oct. 20, 2009 Page

This is a read-only bit and cannot be modified.

11 1110

1

R/W

11 113

1

R/W

				110: Priority level 6
				111: Priority level 7 (highest)
7	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
6	IPR6	1	R/W	Sets the priority level of the corresponding interr
5	IPR5	1	R/W	source.
4	IPR4	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
2	IPR2	1	R/W	Sets the priority level of the corresponding interr
1	IPR1	1	R/W	source.
0	IPR0	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5

110: Priority level 6

111: Priority level 7 (highest)

Rev. 2.00 Oct. 20, 2009 Page 130 of 1340 RENESAS



15	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.
14	IRQ14E*	0	R/W	IRQ14 Enable
				The IRQ14 interrupt request is enabled when t 1.The IRQ14 is internally connected to the volt detection interrupt.
13 to 12	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valual always be 0.
11	IRQ11E	0	R/W	IRQ11 Enable
				The IRQ10 interrupt request is enabled when t
10	IRQ10E	0	R/W	IRQ10 Enable

0

R/W

R/W

R/W

R/W

0

R/W

Description

0

R/W

0

R/W

0

R/W

Initial Value

R/W

Bit Name

IRQ9E

IRQ8E

0

0

R/W

Initial

Value

Note: * Supported only by the H8SX/1655M Group.

R/W

Bit

9

8

IRQ9 Enable

IRQ8 Enable

The IRQ11 interrupt request is enabled when t

The IRQ9 interrupt request is enabled when th

The IRQ8 interrupt request is enabled when th

				The IRQ3 interrupt request is enabled when this			
2	IRQ2E	0	R/W	IRQ2 Enable			
				The IRQ2 interrupt request is enabled when this			
1	IRQ1E	0	R/W	IRQ1 Enable			
				The IRQ1 interrupt request is enabled when this			
0	IRQ0E	0	R/W	IRQ0 Enable			
				The IRQ0 interrupt request is enabled when this			
Note: * Supported only by the H8SX/1655M Group.							

IRQ3 Enable

R/W

3

IRQ3E



RENESAS

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 132 of 1340

Bit Name	_	_	IRQ14SR*	IRQ14SF*		_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
• ISCRL Bit	15	14	13	12	11	10	9	
Bit Name	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	

Note: * Supported only by the H8SX/1655M Group.

0

R/W

R/W

Bit

Initial Value

R/W

0

R/W

15

14

13

11

10



0

R/W

R/W

Rev. 2.00 Oct. 20, 2009 Page

REJ09

0

R/W

0

R/W

				edge.
				00: Initial value
				01: Interrupt request generated at falling edge
				10: Setting prohibited
				11: Setting prohibited
11 to 8	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value
				always be 0.
7	IRQ11SR	0	R/W	IRQ11 Sense Control Rise
6	IRQ11SF	0	R/W	IRQ11 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a edges of IRQ11
5	IRQ10SR	0	R/W	IRQ10 Sense Control Rise
4	IRQ10SF	0	R/W	IRQ10 Sense Control Fall

00: Interrupt request generated by low level of 01: Interrupt request generated at falling edge 10: Interrupt request generated at rising edge 11: Interrupt request generated at both falling a

edges of IRQ10

Rev. 2.00 Oct. 20, 2009 Page 134 of 1340 REJ09B0499-0200

RENESAS

00: Interrupt request generated by low level of
01: Interrupt request generated at falling edge

10: Interrupt request generated at rising edge 11: Interrupt request generated at both falling edges of IRQ8

Supported only by the H8SX/1655M Group. Note:



IRQ6SR	0	R/W	IRQ6 Sense Control Rise IRQ6 Sense Control Fall
Ingoor	U	r)/ VV	00: Interrupt request generated by low level of $\overline{\text{IF}}$
			01: Interrupt request generated at falling edge of
			10: Interrupt request generated at rising edge of
			11: Interrupt request generated at both falling an edges of IRQ6
IRQ5SR	0	R/W	IRQ5 Sense Control Rise
IRQ5SF	0	R/W	IRQ5 Sense Control Fall
			00: Interrupt request generated by low level of $\overline{\text{IF}}$
			01: Interrupt request generated at falling edge of
			10: Interrupt request generated at rising edge of
			 Interrupt request generated at both falling an edges of IRQ5
IRQ4SR	0	R/W	IRQ4 Sense Control Rise
IRQ4SF	0	R/W	IRQ4 Sense Control Fall
			00: Interrupt request generated by low level of $\overline{\text{IF}}$
			01: Interrupt request generated at falling edge of
			10: Interrupt request generated at rising edge of
			 Interrupt request generated at both falling an edges of IRQ4
IRQ3SR	0	R/W	IRQ3 Sense Control Rise
IRQ3SF	0	R/W	IRQ3 Sense Control Fall
			00: Interrupt request generated by low level of $\overline{\text{IF}}$
			01: Interrupt request generated at falling edge of
			10: Interrupt request generated at rising edge of
			 Interrupt request generated at both falling an edges of IRQ3
	IRQ6SF IRQ5SR IRQ5SF IRQ4SR IRQ4SF	IRQ6SF 0 IRQ5SR 0 IRQ5SF 0 IRQ4SR 0 IRQ4SF 0	IRQ6SF 0 R/W IRQ5SR 0 R/W IRQ5SF 0 R/W IRQ4SR 0 R/W IRQ4SF 0 R/W IRQ4SF 0 R/W

Rev. 2.00 Oct. 20, 2009 Page 136 of 1340

RENESAS



				00: Interrupt request generated by low level of \bar{I}
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge o
				11: Interrupt request generated at both falling a
				edges of IRQ1
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise

0 IRQ0SF 0 R/W IRQ0 Sense Control Fall
00: Interrupt request generated by low level of 1
01: Interrupt request generated at falling edge of 10: Interrupt request generated at rising edge of 11: Interrupt request generated at both falling a

edges of IRQ0

R/W	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R/(W)*1	R
Notes: 1.	Only 0 can be be used to clea Supported only	ar the flag.	· ·	he bit manipula	tion instructio	ns or memory	operation ins	tructi
Bit	Bit Name	Initial Value	R/W	Description	on			
15	_	All 0	R/(W)*1	Reserved				
				These bits always be	•	read as 0	. The write	valı

[Setting condition]

0

0

IRQ2F

0

0

			When the interrupt selected by ISCR occur
			[Clearing conditions]
			 Writing 0 after reading IRQ14F = 1
			When IRQ14 interrupt exception handling is
			executed while falling edge sensing is select
13, 12	 All 0	R/(W)*1	Reserved
			These bits are always read as 0. The write valual always be 0.

R/(W)*1

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 138 of 1340

0

IRQ14F*2

0

Initial Value

14

0

0

3	IRQ3F	0	R/(W)* ¹	while falling-, rising-, or both-edge sensing
-		-	` '	selected.
2	IRQ2F	0	R/(W)*1	When the DTC is activated by an IRQn int
1	IRQ1F	0	R/(W)*1	and the DISEL bit in MRB of the DTC is cl
0	IRQ0F	0	R/(W)*1	

Notes: 1. Only 0 can be written, to clear the flag.

2. Supported only by the H8SX/1655M Group.

Bit Name	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Descriptio	on			
15 to 12	_	All 0	R/W	Reserved				
				These bits always be	are always 0.	read as 0	. The write	val
11	SSI11	0	R/W	Software S	Standby Re	lease IRQ	Setting	
10	SSI10	0	R/W	These bits			•	o le
9	SSI9	0	R/W	software st	andby mod	de (n = 11 t	to 0).	
8	SSI8	0	R/W	0: An IRQr	request is	not sampl	ed in softw	are
7	SSI7	0	R/W	mode	100			
6	SSI6	0	R/W		n IRQn req nis LSI leav			
5	SSI5	0	R/W		llation settli		•	11100
4	SSI4	0	R/W					
3	SSI3	0	R/W					
2	SSI2	0	R/W					

5

2

0

0

R/W

R/W

SSI1

SSI0

1

0

Bit

The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error ha and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR 0 in DMAC to 1.
- Sets the ERRF bit of EDMDR 0 in the EXDMAC to 1
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly termin transfer
- Clears the DTE bits of EDMDRs for all channels in the EXDMAC to 0 to forcibly to transfer

(2) IRQn Interrupts

An IRQn interrupt is requested by a signal input on pins $\overline{IRQ11}$ to $\overline{IRQ0}$. \overline{IRQn} (n = 11 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions should to clear the flag.




Figure 7.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal \overline{IRQn} , the level of \overline{II} should be held low until an interrupt handling starts. Then set the corresponding input sign to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be when the corresponding input signal \overline{IRQn} is set to high before the interrupt handling beg

7.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following for

- For each on-chip peripheral module there are flags that indicate the interrupt request s and enable bits that enable or disable these interrupts. They can be controlled independent when the enable bit is set to 1, an interrupt request is issued to the interrupt controller
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I priority control functions.



Classification	Interrupt Source	Vector Number	Advanced Mode, Middle Mode, Maximum Mode	IPR	Priority	DTC Activation
External pin	NMI	7	H'001C	_	High	_
UBC	UBC break interrupt	14	H'0038	_	_ 🛉	_
External pin	IRQ0	64	H'0100	IPRA14 to IPRA12		0
	IRQ1	65	H'0104	IPRA10 to IPRA8	_	0
	IRQ2	66	H'0108	IPRA6 to IPRA4		0
	IRQ3	67	H'010C	IPRA2 to IPRA0		0
	IRQ4	68	H'0110	IPRB14 to IPRB12	_	0
	IRQ5	69	H'0114	IPRB10 to IPRB8	_	0
	IRQ6	70	H'0118	IPRB6 to IPRB4	_	0
	IRQ7	71	H'011C	IPRB2 to IPRB0	_	0
	IRQ8	72	H'0120	IPRC14 to IPRC12		0
	IRQ9	73	H'0124	IPRC10 to IPRC8	_	0
	IRQ10	74	H'0128	IPRC6 to IPRC4	_	0
	IRQ11	75	H'012C	IPRC2 to IPRC0	_	0
_	Reserved for	76	H'0130	_	_	_
	system use	77	H'0134	-		_
LVD* ²	Voltage- monitoring interrupt (IRQ14)	78	H'0138	IPRD6 to IPRD4	_	_
_	Reserved for	79	H'013C	_	_	_
	system use	80	H'0140	-		

vector Address Offset*1



IPRE10 to IPRE8

80

81

WDT

WOVI

H'0140

H'0144

Rev. 2.00 Oct. 20, 2009 Page

Low

TPU_0	TGI0A	88	H'0160	IPRF6 to IPRF4	0
	TGI0B	89	H'0164		0
	TGI0C	90	H'0168		0
	TGI0D	91	H'016C		0
	TCI0V	92	H'0170		_
TPU_1	TGI1A	93	H'0174	IPRF2 to IPRF0	0
	TGI1B	94	H'0178		0
	TCI1V	95	H'017C		_
	TCI1U	96	H'0180		_
TPU_2	TGI2A	97	H'0184	IPRG14 to IPRG12	0
	TGI2B	98	H'0188		0
	TCI2V	99	H'018C		_
	TCI2U	100	H'0190		
TPU_3	TGI3A	101	H'0194	IPRG10 to IPRG8	0
	TGI3B	102	H'0198		0
	TGI3C	103	H'019C		0
	TGI3D	104	H'01A0		0
	TCI3V	105	H'01A4		_
TPU_4	TGI4A	106	H'01A8	IPRG6 to IPRG4	0
	TGI4B	107	H'01AC		0
	TCI4V	108	H'01B0		_
	TCI4U	109	H'01B4		Low —

Rev. 2.00 Oct. 20, 2009 Page 144 of 1340 REJ09B0499-0200



	CMI1B	120	H'01E0		
	OV1I	121	H'01E4		
TMR_2	CMI2A	122	H'01E8	IPRH6 to IPRH4	
	CMI2B	123	H'01EC		
	OV2I	124	H'01F0		
ИR_3	СМІЗА	125	H'01F4	IPRH2 to IPRH0	
	СМІЗВ	126	H'01F8		
	OV3I	127	H'01FC		
DMAC	DMTEND0	128	H'0200	IPRI14 to IPRI12	
	DMTEND1	129	H'0204	IPRI10 to IPRI8	
	DMTEND2	130	H'0208	IPRI6 to IPRI4	
	DMTEND3	131	H'020C	IPRI2 to IPRI0	
XDMAC	EXDMTEND0	132	H'0210	IPRJ14 to IPRJ12	
	EXDMTEND1	133	H'0214	IPRJ10 to IPRJ8	
	EXDMTEND2	134	H'0218	IPRJ6 to IPRJ4	
	EXDMTEND3	135	H'021C	IPRJ2 to IPRJ0	
DMAC	DMEEND0	136	H'0220	IPRK14 to IPRK12	
	DMEEND1	137	H'0224		
	DMEEND2	138	H'0228		
	DMEEND3	139	H'022C		Lo

TMR_0

TMR_1

CMI0A

CMI0B

OV0I

CMI1A

116

117

118

119

H'01D0

H'01D4

H'01D8

H'01DC



REJ09

0

IPRH14 to IPRH12

IPRH10 to IPRH8

	HXI0	145	H'0244		0
	TXI0	146	H'0248		0
	TEIO	147	H'024C		_
SCI_1	ERI1	148	H'0250	IPRK2 to IPRK0	
	RXI1	149	H'0254		0
	TXI1	150	H'0258		0
	TEI1	151	H'025C		_
SCI_2	ERI2	152	H'0260	IPRL14 to IPRL12	
	RXI2	153	H'0264		0
	TXI2	154	H'0268		0
	TEI2	155	H'026C		_
_	Reserved for	156	H'0270	_	_
	system use	157	H'0274		_
		158	H'0278		_
		159	H'027C		_
SCI_4	ERI4	160	H'0280	IPRL6 to IPRL4	_
	RXI4	161	H'0284		0
	TXI4	162	H'0288		0
	TEI4	163	H'028C		_
TPU_6	TGI6A	164	H'0290	IPRL2 to IPRL0	0
	TGI6B	165	H'0294		0
	TGI6C	166	H'0298		0

Rev. 2.00 Oct. 20, 2009 Page 146 of 1340 REJ09B0499-0200

167

168

H'029C

H'02A0

TGI6D

TGI6V



IPRM14 to IPRM12

Low

	TGI8B	1/4	H'02B8		0
	TCI8V	175	H'02BC	IPRN14 to IPRN12	
	TCI8U	176	H'02C0		_
TPU_9	TGI9A	177	H'02C4	IPRN10 to IPRN8	0
	TGI9B	178	H'02C8		0
	TGI9C	179	H'02CC		0
	TGI9D	180	H'02D0		0
	TCI9V	181	H'02D4	IPRN6 to IPRN4	_
TPU_10	TGI10A	182	H'02D8	IPRN2 to IPRN0	0
	TGI10B	183	H'02DC		0
	Reserved for system use	184	H'02E0	-	_
	Reserved for system use	185	H'02E4		_
	TCI10V	186	H'02E8	IPRO14 to IPRO12	0
	TCI10U	187	H'02EC		_
TPU_11	TGI11A	188	H'02F0	IPRO10 to IPRO8	0
	TGI11B	189	H'02F4		0
	TCI11V	190	H'02F8	IPRO6 to IPRO4	_
	TCI11U	191	H'02FC		
	Reserved for	192	H'0300		

system use

215

H'035C

Low

	TEI6	227	H'038C	_
TMR_4	CMIA4 or CMIB4	228	H'0390	IPRR10 to IPRR8
TMR_5	CMIA5 or CMIB5	229	H'0394	-
TMR_6	CMIA6 or CMIB6	230	H'0398	-
TMR_7	CMIA7 or CMIB7	231	H'039C	-
USB	USBINTN0	232	H'03A0	IPRR6 to IPRR4
	USBINTN1	233	H'03A4	_
	USBINTN2	234	H'03A8	_
	USBINTN3	235	H'03AC	-
_	Reserved for system use	236	H'03B0	IPRR2 to IPRR0
A/D_1	ADI1	237	H'03B4	_
USB	resume	238	H'03B8	-
_	Reserved for system use	239	H'03BC	_
		255	H'03FC	

220

221

222

223

224

225

226

H'0370

H'0374

H'0378

H'037C

H'0380

H'0384

H'0388

IPRQ2 to IPRQ0

IPRR14 to IPRR12

С С

С

С

С С

С

2. Supported only by the H8SX/1655M Group.

Rev. 2.00 Oct. 20, 2009 Page 148 of 1340 RENESAS

Notes: 1. Lower 16 bits of the start address in advanced, middle, and maximum modes.



Low

SCI_5

SCI_6

RXI5

TXI5

ERI5

TEI5

RXI6

TXI6

ERI6

Default	1	The priority levels of the interrupt sources are default settings. The interrupts except for NMI is masked by the
IPR	I2 to I0	Eight priority levels can be set for interrupt so except for NMI with IPR. 8-level interrupt mask control is performed by I0.

7.6.1 Interrupt Control Mode 0

2

the CPU. Figure 7.3 shows a flowchart of the interrupt acceptance operation in this case

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1,

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in

- interrupt request is sent to the interrupt controller.2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are held
- 2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are held the I bit is cleared to 0, an interrupt request is accepted.3. For multiple interrupt requests, the interrupt controller selects the interrupt request we have a controller selects.
- 4. When the CPU accepts the interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.5. The PC and CCR contents are saved to the stack area during the interrupt exception

highest priority, sends the request to the CPU, and holds other interrupt requests pen

- 5. The PC and CCR contents are saved to the stack area during the interrupt exception The PC contents saved on the stack is the address of the first instruction to be execut returning from the interrupt handling routine.
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.





Rev. 2.00 Oct. 20, 2009 Page




Figure 7.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

REJ09B0499-0200



- the default setting shown in table 7.2.
- in EXR. When the interrupt request does not have priority over the mask level set, it pending, and only an interrupt request with a priority over the interrupt mask level is 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after

3. Next, the priority of the selected interrupt request is compared with the interrupt mass

- execution of the current instruction has been completed. 5. The PC, CCR, and EXR contents are saved to the stack area during interrupt excepti handling. The PC saved on the stack is the address of the first instruction to be execu
 - returning from the interrupt handling routine. 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the prior
- - accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to 7. The CPU generates a vector address for the accepted interrupt and starts execution o interrupt handling routine at the address indicated by the contents of the vector address vector table.




Figure 7.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Rev. 2.00 Oct. 20, 2009 Page 152 of 1340

REJ09B0499-0200






Figure 7.5 Interrupt Exception Handling

Interrupt priority determination* ¹									
Number of states until executing instruction ends* ²									
PC, CCR, EXR stacking	S_{κ} to $2 \cdot S_{\kappa}^{*6}$	2.S _K							
Vector fetch									
Instruction fetch*3									
Internal processing*4									
Total (using on-chip memory) 10 to 31 11 to									
Notes: 1. Two states for an internal interrupt.									
2. In the case of the	MULXS or D	NVXS ins							

- rupt.
 - **IVXS** instruction
- 3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling

Normai wode

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Advanced Mode

3

1 to 19 + 2·S

S 2·S 2

2.S_K

11 to 31

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

 $S_{\mbox{\tiny K}}$ to $2{\cdot}S_{\mbox{\tiny K}}{}^{*^6}$

10 to 31

Maximum

Interrupt

Control

Mode 0

2.S_K

11 to 31

Execution State

- 4. Internal operation after interrupt acceptance or after vector fetch 5. Not available in this LSI.
- 6. When setting the SP value to 4n, the interrupt response time is S_c; when setting 2, the interrupt response time is $2 \cdot S_{\kappa}$.



[Legend]

m: Number of wait cycles in an external device access.

7.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following option available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see ta section 10, DMA Controller (DMAC), and section 12, Data Transfer Controller (DTC).

Figure 7.6 shows a block diagram of the DTC, DMAC, and interrupt controller.



Rev. 2.00 Oct. 20, 2009 Page

REJ09




Figure 7.6 Block Diagram of DTC, DMAC, and Interrupt Controller

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected active source is input to the DMAC through the select circuit. When transfer by an on-chip mode interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in Disect to 1, the interrupt source selected for the DMAC activation source is controlled by the and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources interrupt sources by the DTCE bit in DTCERA to DTCERF of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.

When the same interrupt source is set as both the DTC and DMAC activation source and interrupt source, the DTC and DMAC must be given priority over the CPU. If the IPSET CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, th setting or the IPR setting corresponding to the interrupt source must be set to lower than to the DTCP and DMAP setting. If the CPU is given priority over the DTC or DMAC, th DMAC may not be activated, and the data transfer may not be performed.

Rev. 2.00 Oct. 20, 2009 Page 156 of 1340 REJ09B0499-0200



Table 7.6 lists the selection of interrupt sources and interrupt source clear control by sett DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERF of the DTC, a DISEL bit in MRB of the DTC.

Table 7.6 Interrupt Source Selection and Clear Control

DMAC Setting	D.	TC Setting	Interrupt Source Selection/Clean				
DTA	DTCE	DISEL	DMAC	DTC	СРІ		
0	0	*	0	Х	V		
	1	0	0	V	Х		
		1	0	0	V		
1	*	*	√	Х	Х		

[Legend]

- The corresponding interrupt is used. The interrupt source is cleared.
 (The interrupt source flag must be cleared in the CPU interrupt handling routine.)
- O: The corresponding interrupt is used. The interrupt source is not cleared.
- X: The corresponding interrupt is not available.
- *: Don't care.

(4) Usage Note

The interrupt sources of the SCI, and A/D converter are cleared according to the setting table 7.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DT DMAP) should be assigned.



REJ09

EXDMAC is assigned by bits EDMAP2 to EDMAP0 in the EXDMA mode control regis (EDMDR 0 to EDMDE 3) for each channel.

The priority control function over the DTC and DMAC is enabled by setting the CPUPC CPUPCR to 1. When the CPUPCE bit is 1, the DTC, DMAC, and EXDMAC activation s


are controlled according to the respective priority levels.

The DTC activation source is controlled according to the priority level of the CPU indica bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DTC CPU has priority, the DTC activation source is held. The DTC is activated when the cond which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 to is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned by DTCP2 to DTCP0 bits regardless of the activation source.

For the DMAC, the priority level can be specified for each channel. The DMAC activation is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activation held. The DMAC is activated when the condition by which the activation source is held i cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits D DMAP0). If different priority levels are specified for channels, the channels of the higher levels continue transfer and the activation sources for the channels of lower priority level

source is controlled according to the priority level of each EXDMAC channel indicated by EDMAP2 to EDMAP0 and the priority level of the CPU. If the CPU has priority, the EX activation source is held. The EXDMAC is activated when the condition by which the ac source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater the bits DMAP2 to EDMAP0). If different priority levels are specified for channels, the chan

For the EXDMAC, the priority level can be specified for each channel. The EXDMAC at



that of the CPU are held.

interrupt control mode.

In interrupt control mode 0, the I bit in CCR of the CPU is reflected in bit CPUP2. Bits and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR o are reflected in bits CPUP2 to CPUP0.

Table 7.7 shows the CPU priority control.

Table 7.7 CPU Priority Control

			Control Status			
Interrupt Priority	Interrupt Mask Bit	IPSETE in CPUPCR	CPUP2 to CPUP0	Updating to CPUP(
Default	I = any	0	B'111 to B'000	Enabled		
	I = 0	1	B'000	Disabled		
	I = 1		B'100	_		
IPR setting	12 to 10	0	B'111 to B'000	Enabled		
		1	I2 to I0	Disabled		
	Interrupt Priority Default	Interrupt Mask Bit Default I = any I = 0 I = 1	$ \begin{array}{c cccc} \textbf{Interrupt} & \textbf{Interrupt} & \textbf{IPSETE in} \\ \textbf{Priority} & \textbf{Mask Bit} & \textbf{CPUPCR} \\ \hline \textbf{Default} & & \textbf{I} = any & 0 \\ \hline & \textbf{I} = 0 & & 1 \\ \hline & \textbf{I} = 1 & & \\ \hline \end{array} $	Interrupt Priority Interrupt Mask Bit IPSETE in CPUPCR CPUP2 to CPUP0 Default I = any 0 B'111 to B'000 I = 0 1 B'000 I = 1 B'100 IPR setting I2 to I0 0 B'111 to B'000		

REJ09

B'100	B'011	B'101
B'101	B'011	B'101
B'110	B'011	B'101
B'111	B'011	B'101
B'101	B'011	B'101
B'101	B'110	B'101

B'000

B'100

B'100

B'100

B'000

Any

B'000

B'000

B'011

0

2

B'000

B'000

B'000

B'111

B'111

Any

B'000

B'011

B'011

B'000

B'000

B'011

B'101

B'101

Any

B'000

B'101

B'101

B'000

B'000

B'100

B'000

B'000

Any

B'000

B'110

B'110

B'110

B'110

B'110

B'110

B'011

B'011

Enabled

Masked

Masked

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Masked

Masked

Masked

Masked

Masked

Enabled

Enabled

Masked

Masked

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Masked

Masked

Enabled

Enabled

Ν

E

٨

E

Е

E

Е

E

E

E

E

Ν

Ν

Ν

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 160 of 1340

over that interrupt, interrupt exception handling will be executed for the interrupt with p and another interrupt will be ignored. The same also applies when an interrupt source fle cleared to 0. Figure 7.7 shows an example in which the TCIEV bit in TIER of the TPU to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared the interrupt is masked.




Figure 7.7 Conflict between Interrupt Generation and Disabling

Similarly, when an interrupt is requested immediately before the DTC enable bit is chan activate the DTC, DTC activation and the interrupt exception handling by the CPU are be executed. When changing the DTC enable bit, make sure that an interrupt is not requested.



REJ09

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU hupdated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a period writing to the registers of the interrupt controller.

7.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interception handling starts at the end of the individual transfer cycle. The PC value saved of stack in this case is the address of the next instruction. Therefore, if an interrupt is general during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

7.8.5 Interrupts during Execution of MOVMD and MOVSD Instructions

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the tra interrupt exception handling starts at the end of the individual transfer cycle. The PC value on the stack in this case is the address of the MOVMD or MOVSD instruction. The trans remaining data is resumed after returning from the interrupt handling routine.

Rev. 2.00 Oct. 20, 2009 Page 162 of 1340

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 164 of 1340

REJ09B0499-0200



8.1 Features

- Number of break channels: four (channels A, B, C, and D)
- Break comparison conditions (each channel)
 - Address
 - Bus master (CPU cycle)
 - Bus cycle (instruction execution (PC break))
- UBC break interrupt exception handling is executed immediately before execution of instruction fetched from the specified address (PC break).
- Module stop state can be set




Figure 8.1 Block Diagram of UBC

Rev. 2.00 Oct. 20, 2009 Page 166 of 1340

REJ09B0499-0200

RENESAS

Break address mask register B	BAMRBH	R/W	H'0000	H'FFA0C
	BAMRBL	R/W	H'0000	H'FFA0E
Break address register C	BARCH	R/W	H'0000	H'FFA10
	BARCL	R/W	H'0000	H'FFA12
Break address mask register C	BAMRCH	R/W	H'0000	H'FFA14
	BAMRCL	R/W	H'0000	H'FFA16
Break address register D	BARDH	R/W	H'0000	H'FFA18
	BARDL	R/W	H'0000	H'FFA1A
Break address mask register D	BAMRDH	R/W	H'0000	H'FFA1C
	BAMRDL	R/W	H'0000	H'FFA1E
Break control register A	BRCRA	R/W	H'0000	H'FFA28
Break control register B	BRCRB	R/W	H'0000	H'FFA2C
Break control register C	BRCRC	R/W	H'0000	H'FFA30
Break control register D	BRCRD	R/W	H'0000	H'FFA34

BAMRAL

BARBH

BARBL

Break address register B

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'FFA06

H'FFA08

H'FFA0A

BARnL															
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	BARn15	BARn14	BARn13	BARn12	BARn11	BARn10	BARn9	BARn8	BARn7	BARn6	BARn5	BARn4	BARn3	BARn2	BARn1
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• BARnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BARn31 to	All 0	R/W	Break Address n31 to 16
	BARn16			These bits hold the upper bit values (bits 31 to the address break-condition on channel n.

[Legend]

n = Channels A to D

• BARnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	BARn15 to	All 0	R/W	Break Address n15 to 0
	BARn0			These bits hold the lower bit values (bits 15 to the address break-condition on channel n.

[Legend]

n = Channels A to D

Rev. 2.00 Oct. 20, 2009 Page 168 of 1340 RENESAS

BAMRnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BAMRn31 to	All 0	R/W	Break Address Mask n31 to 16
	BAMRn16			Be sure to write H'FF00 here before setting a condition in the break control register.

[Legend]

n = Channels A to D

• BAMRnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0 BAMRn15 to	BAMRn15 to	All 0 R/W	R/W	Break Address Mask n15 to 0
	BAMRn0			Be sure to write H'0000 here before setting a condition in the break control register.

RENESAS

[Legend]

n = Channels A to D

Rev. 2.00 Oct. 20, 2009 Page



Bit	Bit Name	Value	R/W	Description
15	_	0	R/W	Reserved
14	_	0	R/W	These bits are always read as 0. The write va should always be 0.
13	CMFCPn	0	R/W	Condition Match CPU Flag
				UBC break source flag that indicates satisfact specified CPU bus cycle condition.
				 The CPU cycle condition for channel n brea requests has not been satisfied.
				 The CPU cycle condition for channel n brea requests has been satisfied.
12	_	0	R/W	Reserved
				These bits are always read as 0. The write va should always be 0.
11	CPn2	0	R/W	CPU Cycle Select
10	CPn1	0	R/W	These bits select CPU cycles as the bus cycle
9	CPn0	0	R/W	condition for the given channel.
				000: Break requests will not be generated.
				001: The bus cycle break condition is CPU cy
				01x: Setting prohibited
				1xx: Setting prohibited
8	_	0	R/W	Reserved

REJ09B0499-0200

R/W

R/W

0

0

Rev. 2.00 Oct. 20, 2009 Page 170 of 1340

Initial



should always be 0.

These bits are always read as 0. The write va

7

6

condition for the given channel.

00: Break requests will not be generated.

01: The bus cycle break condition is read cyc

1x: Setting prohibited

1	_	0	R/W	Reserved
0	_	0	R/W	These bits are always read as 0. The write should always be 0.
rı .	17			

[Legend]

n = Channels A to D



Rev. 2.00 Oct. 20, 2009 Page REJ09 consist of CPU cycle, PC break, and reading. Condition comparison is not performed CPU cycle setting is CPn = B'000, the PC break setting is IDn = B'00, or the read sett RWn = B'00.

corresponding channel. These flags are set when the break condition matches but are cleared when it no longer does. To confirm setting of the same flag again, read the flag from the break interrupt handling routine, and then write 0 to it (the flag is cleared by to it after reading it as 1).

[Legend]

3. The condition match CPU flag (CMFCPn) is set in the event of a break condition mat

n = Channels A to D

8.4.2 PC Break

- 1. When specifying a PC break, specify the address as the first address of the required in
- If the address for a PC break condition is not the first address of an instruction, a brea never be generated.2. The break occurs after fetching and execution of the target instruction have been confirmation.
- cases of contention between a break before instruction execution and a user maskable priority is given to the break before instruction execution.3. A break will not be generated even if a break before instruction execution is set in a d

4. The PC break condition is generated by specifying CPU cycles as the bus condition in control register n (BRCRn.CPn0 = 1), PC break as the break condition (IDn0 = 1), an

cycles as the bus-cycle condition (RWn0 = 1). [Legend]

n – Cha

n = Channels A to D

Rev. 2.00 Oct. 20, 2009 Page 172 of 1340

BRCRC	CMFCPC (bit 13)	for channel C
BRCRD	CMFCPD (bit 13)	Indicates that the condition matches in the CPI for channel D

for channel B

Rev. 2.00 Oct. 20, 2009 Page

REJ09

oscillation settling time has elapsed subsequent to the transition to software standle. When an interrupt is the canceling source, interrupt exception handling is executed.

When an interrupt is the canceling source, interrupt exception handling is executed RTE instruction, and the instruction following the SLEEP instruction is then executed the state of the




Figure 8.2 Contention between SLEEP Instruction (Software Standby) and PC

- 2. Prohibition on Setting of PC Break
 - Setting of a UBC break interrupt for program within the UBC break interrupt hand routine is prohibited.
- 3. The procedure for clearing a UBC flag bit (condition match flag) is shown below. A f cleared by writing 0 to it after reading it as 1. As the register that contains the flag bit accessible in byte units, bit manipulation instructions can be used.

rigure 8.5 Flag Bit Clearing Sequence (Condition Match Flag)

4. After setting break conditions for the UBC, an unexpected UBC break interrupt may after the execution of an illegal instruction. This depends on the value of the program and the internal bus cycle.

REJ09

Rev. 2.00 Oct. 20, 2009 Page 176 of 1340

REJ09B0499-0200



Manages the external address space divided into eight areas
Chip select signals ($\overline{CS0}$ to $\overline{CS7}$) can be output for each area
Bus specifications can be set independently for each area
8-bit access or 16-bit access can be selected for each area

Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be se

An endian conversion function is provided to connect a device of little endian

Basic bus interface

Manages external address space in area units

This interface can be connected to the SRAM and ROM

2-state access or 3-state access can be selected for each area

Program wait cycles can be inserted for each area

Wait cycles can be inserted by the $\overline{\text{WAIT}}$ pin.

Extension cycles can be inserted while \overline{CSn} is asserted for each area (n = 0 to 7). The parential timing of the read strope signal $\overline{(RD)}$ can be modified.

The negation timing of the read strobe signal (RD) can be modified

• Byte control SRAM interface

Pute central SPAM interface can be set for areas 0 to

Byte control SRAM interface can be set for areas 0 to 7
The SRAM that has a byte control pin can be directly connected

Burst ROM interface

Burst ROM interface can be set for areas 0 and 1

Duret DOM interface can be set for aleas 0 and in

Burst ROM interface parameters can be set independently for areas 0 and 1

• Address/data multiplexed I/O interface

Address/data multiplexed I/O interface can be set for areas 3 to 7

DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- Bus arbitration function
 - Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, EXDM DTC, and external bus master
- EXDMAC transfers to the external buses and internal accesses can be executed in par
- Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral module clock (P\phi). Accesses to the external address space can be operated in synchro with the external bus clock (Βφ).

The bus start (\overline{BS}) and read/write (RD/\overline{WR}) signals can be output.

Rev. 2.00 Oct. 20, 2009 Page 178 of 1340 RENESAS




Figure 9.1 Block Diagram of Bus Controller

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)

Rev. 2.00 Oct. 20, 2009 Page 180 of 1340

REJ09B0499-0200



		Initial				
Bit	Bit Name	Value*1	R/W	Descript	ion	
15	ABWH7	1	R/W	Area 7 to	0 Bus V	Vidth Control
14	ABWH6	1	R/W			whether the corresponding ar
13	ABWH5	1	R/W	Ū		oit access space or 16-bit acce
12	ABWH4	1	R/W	ABWHn	ABWL	.n (n = 7 to 0)
11	ABWH3	1	R/W	×	0:	Setting prohibited
10	ABWH2	1	R/W	0	1:	Area n is designated as 16
9	ABWH1	1	R/W			access space
8	ABWL0	1/0	R/W	1	1:	Area n is designated as 8-b space*2
7	ABWL7	1	R/W			Space
6	ABWL6	1	R/W			
5	ABWL5	1	R/W			
4	ABWL4	1	R/W			
3	ABWL3	1	R/W			
2	ABWL2	1	R/W			
1	ABWL1	1	R/W			
0	ABWL0	1	R/W			

[Legend]

ABWL/

R/W

Initial Value

R/W

ABWLb

1

R/W

ABWL5

R/W

ABWL4

R/W

ABWL3

R/W

ABWL2

R/W

ABWLI

1

R/W

×: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is

2. An address space specified as byte control SRAM interface must not be specified.

2. An address space specified as byte control SRAM interface must not be specified access space.



Rev. 2.00 Oct. 20, 2009 Page REJ09

Initial V	alue	0	0	0	0	0	0	0	
R/W		R	R	R	R	R	R	R	
Bit	Bit N	lame	Initial Value	R/W	Description				
15	AST	7	1	R/W	Area 7 to 0 A	Access Stat	te Control		
14	AST	6	1	R/W	These bits select whether the corresponding are				
13	AST	5	1	R/W	designated as 2-state access space or 3-state a space. Wait cycle insertion is enabled or disable same time.				
12	AST	4	1	R/W					
11	AST	3	1	R/W	0: Area n is designated as 2-state access space				
10	AST	2	1	R/W	Wait cycle insertion in area n access is disa				
9	AST	1	1	R/W	1: Area n is designated as 3-state access spa			access space	
8	AST	0	1	R/W	Wait cycle (n = 7 to 0)	insertion i	n area n ac	ccess is enable	
					(11-1100)				

Reserved

These are read-only bits and cannot be modified

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 182 of 1340

Bit Name

7 to 0

All 0

R



Bit	7	6	5	4	3	2	1
Bit Name	_	W52	W51	W50	_	W42	W41
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
• WTCRB							
Bit	15	14	13	12	11	10	9
Bit Name	_	W32	W31	W30	_	W22	W21
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1
Bit Name	_	W12	W11	W10	_	W02	W01
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W

REJ09

				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W62	1	R/W	Area 6 Wait Control 2 to 0
9	W61	1	R/W	These bits select the number of program wait of
8	W60	1	R/W	when accessing area 6 while bit AST6 in ASTC
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

Reserved

oor. I program wan cycle inserted 010: 2 program wait cycles inserted

Rev. 2.00 Oct. 20, 2009 Page 184 of 1340 RENESAS REJ09B0499-0200

R

0



111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

7

				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
2	W42	1	R/W	Area 4 Wait Control 2 to 0
1	W41	1	R/W	These bits select the number of program wait o
0	W40	1	R/W	when accessing area 4 while bit AST4 in ASTO
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

101: 5 program wait cycles inserted

111: 7 program wait cycles inserted

Rev. 2.00 Oct. 20, 2009 Page

				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W22	1	R/W	Area 2 Wait Control 2 to 0
9	W21	1	R/W	These bits select the number of program wait of
8	W20	1	R/W	when accessing area 2 while bit AST2 in AS
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted

0

R

RENESAS

Reserved

oo i. I program wan cycle inserted 010: 2 program wait cycles inserted 011: 3 program wait cycles inserted 100: 4 program wait cycles inserted 101: 5 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

REJ09B0499-0200

7

Rev. 2.00 Oct. 20, 2009 Page 186 of 1340

			· · ·
			110: 6 program wait cycles inserted
			111: 7 program wait cycles inserted
_	0	R	Reserved
			This is a read-only bit and cannot be modified
W02	1	R/W	Area 0 Wait Control 2 to 0
W01	1	R/W	These bits select the number of program wait
W00	1 R/W when accessing area 0 while		when accessing area 0 while bit AST0 in AST
			000: Program wait cycle not inserted
			001: 1 program wait cycle inserted
			010: 2 program wait cycles inserted
			011: 3 program wait cycles inserted
			100: 4 program wait cycles inserted
			101: 5 program wait cycles inserted
			110: 6 program wait cycles inserted

2 1 0 101: 5 program wait cycles inserted

111: 7 program wait cycles inserted

Initial V	alue	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R
Bit	Bit N	Name	Initial Value	R/W	Description	on		
15	RDN	17	0	R/W	Read Stro	be Timing	Control	
14	RDN	16	0	R/W			•	timing of the
13	RDN	15	0	R/W	strobe in a	correspon	ding area r	ead access.
12	RDN	14	0	R/W		•	•	strobe for an
11	RDN	13	0	R/W				negated one a for which the
10	RDN	12	0	R/W	-			a setup and ho
9	RDN	J 1	0	R/W	are also g	iven one ha	alf-cycle ea	rlier.
8	RDN	10	0	R/W		ea n read a nd of the re		RD signal is r
								RD signal is r
					(n = 7 to 0))		•
7 to 0	_		All 0	R	Reserved			

Notes: 1. In an external address space which is specified as byte control SRAM interfac

the same operation when RDNn = 0 is performed.

RDNCR setting is ignored and the same operation when RDNn = 1 is performed 2. In an external address space which is specified as burst ROM interface, the R setting is ignored during read accesses by the CPU and EXDMAC cluster tran

Rev. 2.00 Oct. 20, 2009 Page 188 of 1340

RENESAS

These are read-only bits and cannot be modif

Bit Name




Figure 9.2 Read Strobe Negation Timing (Example of 3-State Access Space

CSACR selects whether or not the assertion periods of the chip select signals ($\overline{\text{CSn}}$) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the $\overline{\text{CSn}}$ and address sign the setup time and hold time of read strobe ($\overline{\text{RD}}$) and write strobe ($\overline{\text{LHWR}/\text{LLWR}}$) to be and to make the write data setup time and hold time for the write strobe become flexible

Bit	15	14	13	12	11	10	9	
Bit Name	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Oct. 20, 2009 Page


				period (Th) is extended
				(n = 7 to 0)
7	CSXT7	0	R/W	CS and Address Signal Assertion Period Contr
6	CSXT6	0	R/W	These bits specify whether or not the Tt cycle is

-		-		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5	CSXT5	0	R/W	inserted (see figure 9.3). When an area for which CSXTn is set to 1 is accessed, one Tt cycle, in
4	CSXT4	0	R/W	the CSn and address signals are retained, is in
3	CSXT3	0	R/W	after the normal access cycle.
2	CSXT2	0	R/W	0: In access to area n, the $\overline{\text{CSn}}$ and address as
1	CSXT1	0	R/W	period (Tt) is not extended
0	CSXT0	0	R/W	 In access to area n, the CSn and address as period (Tt) is extended
				(n = 7 to 0)

Note: * In burst ROM interface, the CSXTn settings are ignored during read accesses
CPU and EXDMAC cluster transfer

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 190 of 1340



Rev. 2.00 Oct. 20, 2009 Page

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description	n		
15	IDLS3	1	R/W	Idle Cycle I	nsertion 3		
					MAČ singl	e address	bus cycles whetransfer (write
				0: No idle c	ycle is inse	rted	
				1: An idle c	ycle is inse	rted	
14	IDLS2	1	R/W	Idle Cycle I	nsertion 2		
					•		bus cycles why external reac
				0: No idle c	ycle is inse	rted	
				1: An idle c	ycle is inse	rted	
13	IDLS1	1	R/W	Idle Cycle I	nsertion 1		
					•		bus cycles whareas continue
				0: No idle c	ycle is inse	erted	

IDLOELI

0

1: An idle cycle is inserted

Rev. 2.00 Oct. 20, 2009 Page 192 of 1340

IDF9EF1

0

Initial Value

IDLOELD

0

0

0

0

0

				10: 3 idle cycles are inserted
				11: 4 idle cycles are inserted
7	IDLSEL7	0	R/W	Idle Cycle Number Select
6	IDLSEL6	0	R/W	Specifies the number of idle cycles to be inser
5	IDLSEL5	0	R/W	each area for the idle insertion condition spec IDLS1 and IDLS0.
4	IDLSEL4	0	R/W	
3	IDLSEL3	0	R/W	 Number of idle cycles to be inserted for are specified by IDLCA1 and IDLCA0.
2	IDLSEL2	0	R/W	1: Number of idle cycles to be inserted for are
1	IDLSEL1	0	R/W	specified by IDLCB1 and IDLCB0.
0	IDLSEL0	0	R/W	(n = 7 to 0)

9

8

IDLCA1

IDLCA0

1

1

R/W

R/W

00: No idle cycle is inserted 01: 2 idle cycles are inserted 00: 3 idle cycles are inserted 01: 4 idle cycles are inserted

00: 1 idle cycle is inserted 01: 2 idle cycles are inserted

Idle Cycle State Number Select A

Specifies the number of idle cycles to be inserthe idle condition specified by IDLS3 to IDLS0

Rev. 2.00 Oct. 20, 2009 Page

Initial Va	alue	0	0	0	0	0	0	0
R/W		R/W	R/W	R	R	R	R	R
Bit	Bit	Name	Initial Value	R/W	Description	on		
15	BRI	E	0	R/W	External B	us Releas	e Enable	
					Enables/di	isables ext	ernal bus re	elease.
					0: Externa	l bus relea	se disabled	
					BREQ, ports	BACK, and	d BREQO p	ins can be us
					1: Externa	l bus relea	se enabled [;]	*
					For details	, see secti	on 13, I/O F	Ports.
14	BRI	EQOE	0	R/W	BREQO P	in Enable		
					the external state where external actions of the exter	al bus mas n an interna ddress spa o output dis	ter in the exact bus master access.	est signal (BF kternal bus rel er performs ar O port
						•		•

Rev. 2.00 Oct. 20, 2009 Page 194 of 1340

DKC

Bit Name

EDKC

1: BREQO output enabled

				immediately after the change.
				0: Write data buffer function not used
				1: Write data buffer function used
8	WAITE	0	R/W	WAIT Pin Enable
				Selects enabling/disabling of wait input by the pin.
				0: Wait input by WAIT pin disabled
				WAIT pin can be used as I/O port
				1: Wait input by WAIT pin enabled
				For details, see section 13, I/O Ports.

R/W

R/W

DACK Control

signal assertion.

EDACK Control

signal assertion.

5 to 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi
Note:				pled or input by the WAIT pin is enabled, make ection 13, I/O Ports.

7

6

DKC

EDKC

0

0

The changed setting may not affect an external


Selects the timing of DMAC transfer acknowled

0: DACK signal is asserted at the Bφ falling ed
 1: DACK signal is asserted at the Bφ rising ed

Selects the timing of EXDMAC transfer ackno

0: EDACK signal is asserted at the Bφ falling €
1: EDACK signal is asserted at the Bφ rising €

		14.40	,	200011
7, 6	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie
5	EBCCS	0	R/W	External Bus Cycle Control Select
				Selects the external bus arbiter function.
				0: Releases the bus mastership according to the
				Executes the bus cycles alternatively when a EXDMAC or external bus master conflict with DMAC, or DTC external space access reque
4	IBCCS	0	R/W	Internal Bus Cycle Control Select
				Selects the internal bus arbiter function.
				0: Releases the bus mastership according to th
				1: Executes the bus cycles alternatively when a
				bus mastership request conflicts with a DMA
				DTC bus mastership request
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie
1	_	1	R/W	Reserved
				This bit is always read as 1. The write value shalways be 1.
0	PWDBE	0	R/W	Peripheral Module Write Data Buffer Enable
				Specifies whether or not to use the write data be function for the peripheral module write cycles.
				0: Write data buffer function not used
				1: Write data buffer function used
				· · · · · · · · · · · · · · · · · · ·



Initial

Value

R/W

Description

Bit Name

Bit



		Initial		
Bit	Bit Name	Value	R/W	Description
7	LE7	0	R/W	Little Endian Select
6	LE6	0	R/W	Selects the endian for the corresponding area
5	LE5	0	R/W	0: Data format of area n is specified as big en
4	LE4	0	R/W	1: Data format of area n is specified as little er
3	LE3	0	R/W	(n = 7 to 2)
2	LE2	0	R/W	
1, 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi

R/W R/W R/W R/W R

R/W

Bit	7	6	5	4	3	2	1		
Bit Nam	e	_	_				_		
Initial Va	al Value 0 0 0 0 0		0	0	0				
R/W	R	R	R	R R		R	R		
Bit	Bit Name	Initial Value	R/W [Descriptio	n				
15	BCSEL7	0	R/W E	Byte Control SRAM Interface Select					
14	BCSEL6	0	R/W S	Selects the bus interface for the correspondence					
13	BCSEL5	0	R/W \	When setting a bit to 1, the bus interface					
12	BCSEL4	0	R/W E	BROMCR and MPXCR must be cleared					
11	BCSEL3	0	R/W): Area n is	basic bus	interface			
10	BCSEL2	0	R/W	I: Area n is	byte contro	ol SRAM in	iterface		
9	BCSEL1	0	R/W (n = 7 to 0					
8	BCSEL0	0	R/W						

Reserved

R/W

R/W

R/W

These are read-only bits and cannot be modified

R/W

Rev. 2.00 Oct. 20, 2009 Page 198 of 1340 REJ09B0499-0200

R/W

7 to 0

R/W

R/W

All 0

R

R/W



				Specifies the area 0 bus interface. To set this clear bit BCSEL0 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM in
				1: Burst ROM interface
14	BSTS02	0	R/W	Area 0 Burst Cycle Select
13	BSTS01	0	R/W	Specifies the number of burst cycles of area 0
12	BSTS00	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
11, 10	_	All 0	R	Reserved
				These are read-only bits and cannot be modif

DOLINI

0

R/W

Bit Name

BSRM0

Initial Value

R/W

Bit

15

001012

0

R/W

Initial

Value

0

001011

0

R/W

R/W

R/W

001010

0

R/W

Description

R

Area 0 Burst ROM Interface Select

R

POMPLI

0

R/W



				or a burst ROM interface. To set this bit to 1, cl BCSEL1 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM int
				1: Burst ROM interface
6	BSTS12	0	R/W	Area 1 Burst Cycle Select
5	BSTS11	0	R/W	Specifies the number of cycles of area 1 burst of
4	BSTS10	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
3	_	All 0	R	Reserved
2				These are read-only bits and cannot be modified
1	BSWD11	0	R/W	Area 1 Burst Word Number Select
0	BSWD10	0	R/W	Selects the number of words in burst access to 1 burst ROM interface

Specifies the area 1 bus interface as a basic in

Rev. 2.00 Oct. 20, 2009 Page 200 of 1340 REJ09B0499-0200



00: Up to 4 words (8 bytes)01: Up to 8 words (16 bytes)10: Up to 16 words (32 bytes)11: Up to 32 words (64 bytes)

Bit	Bit Name	Value	R/W	Description
15	MPXE7	0	R/W	Address/Data Multiplexed I/O Interface Select
14	MPXE6	0	R/W	Specifies the bus interface for the correspond
13	MPXE5	0	R/W	To set this bit to 1, clear the BCSELn bit in SF
12	MPXE4	0	R/W	0.
11	MPXE3	0	R/W	 Area n is specified as a basic interface or a control SRAM interface.
				Area n is specified as an address/data mult I/O interface
				(n = 7 to 3)
10 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modif
0	ADDEX	0	R/W	Address Output Cycle Extension

0

R

R

0

R

R

0

R

0

R

Initial

Initial Value

R/W

0

interface.

cycle

Rev. 2.00 Oct. 20, 2009 Page

Specifies whether a wait cycle is inserted for t address output cycle of address/data multiple:

0: No wait cycle is inserted for the address ou 1: One wait cycle is inserted for the address of • Internal peripheral bus

A bus that accesses registers in the bus controller interment controller DMAC and E

A bus that accesses registers in the bus controller, interrupt controller, DMAC, and Exand registers of peripheral modules such as SCI and timer.

External access bus

A bus that accesses external devices via the external bus interface.




Figure 9.4 Internal Bus Configuration

	CPU DTC DMAC EXDMAC	
	Internal memory Clock pulse generator	
	Power down control	
Рф	I/O ports TPU PPG TMR WDT SCI A/D D/A IIC2 USB	
Вф	External bus interface	

Bus controller

The frequency of each synchronization clock ($I\phi$, $P\phi$, and $B\phi$) is specified by the system control register (SCKCR) independently. For further details, see section 26, Clock Pulse Generator.

There will be cases when $P\phi$ and $B\phi$ are equal to $I\phi$ and when $P\phi$ and $B\phi$ are different fraccording to the SCKCR specifications. In any case, access cycles for internal periphera and external space is performed synchronously with $P\phi$ and $B\phi$, respectively.



the frequency rate of 1\psi and P\psi is in 1.1, 0 to in-1 cycles of 1sy may be inserted.

Figure 9.5 shows the external 2-state access timing when the frequency rate of I ϕ and B ϕ Figure 9.6 shows the external 3-state access timing when the frequency rate of I ϕ and B ϕ

Rev. 2.00 Oct. 20, 2009 Page 204 of 1340 REJ09B0499-0200






Figure 9.5 System Clock: External Bus Clock = 4:1, External 2-State Acco




Figure 9.6 System Clock: External Bus Clock = 2:1, External 3-State Acces

Write enable signal of the SRAM of to the byte control SRAM space Low-high write/ lower-upper byte select				multiplexed I/O space is being read
lower-upper byte select ROM, or address/data multiplexed written to, and the upper byte (D15 data bus is enabled Strobe signal indicating that the by SRAM space is accessed, and the (D15 to D8) of data bus is enabled Low-low write/ lower-lower byte select LUWR/LLB Output Strobe signal indicating that the bate ROM, or address/data multiplexed written to, and the lower byte (D7 to bus is enabled) Strobe signal indicating that the by Strobe signal indicating that the by	Read/write	RD/WR	Output	 Signal indicating the input or output d Write enable signal of the SRAM duri to the byte control SRAM space
SRAM space is accessed, and the (D15 to D8) of data bus is enabled Low-low write/ lower-lower byte select Strobe signal indicating that the bate ROM, or address/data multiplexed written to, and the lower byte (D7 to bus is enabled) Strobe signal indicating that the by	lower-upper byte	LHWR/LUB	Output	 Strobe signal indicating that the basic ROM, or address/data multiplexed I/O written to, and the upper byte (D15 to data bus is enabled
lower-lower byte select ROM, or address/data multiplexed written to, and the lower byte (D7 t bus is enabled Strobe signal indicating that the by				 Strobe signal indicating that the byte SRAM space is accessed, and the up (D15 to D8) of data bus is enabled
· · · · · · · · · · · · · · · · · · ·	lower-lower byte	LLWR/LLB	Output	 Strobe signal indicating that the basi ROM, or address/data multiplexed I/written to, and the lower byte (D7 to bus is enabled
(D7 to D0) of data bus is enabled				 Strobe signal indicating that the byte SRAM space is accessed, and the lo (D7 to D0) of data bus is enabled
			R	Rev. 2.00 Oct. 20, 2009 Pa

Output

Output

Output

 $\overline{\text{AS}}/\overline{\text{AH}}$

 $\overline{\mathsf{RD}}$

Dao oyolo olari

Address strobe/

address hold

Read strobe



orginal indicating that the bas syste has st

Strobe signal indicating that the basic bus control SRAM, burst ROM, or address/dat

Strobe signal indicating that the basic

control SRAM, or burst ROM space is and address output on address bus is Signal to hold the address during acce address/data multiplexed I/O interface

Bus request	BREQ	Input	Request signal for release of bus to externation
Bus request acknowledge	BACK	Output	Acknowledge signal indicating that bus has released to external bus master
Bus request output	BREQO	Output	External bus request signal used when inte master accesses external address space ir external-bus released state
Data transfer acknowledge 3 (DMAC_3)	DACK3	Output	Data transfer acknowledge signal for DMA0 single address transfer
Data transfer acknowledge 2 (DMAC_2)	DACK2	Output	Data transfer acknowledge signal for DMA0 single address transfer
Data transfer acknowledge 1 (DMAC_1)	DACK1	Output	Data transfer acknowledge signal for DMA0 single address transfer
Data transfer acknowledge 0 (DMAC_0)	DACK0	Output	Data transfer acknowledge signal for DMA(single address transfer

Output

Output

Output

Input

Wait request signal when accessing extern

Data transfer acknowledge signal for EXDI

Data transfer acknowledge signal for EXDI

single address transfer

single address transfer

External bus clock

address space.

EDACK1

EDACK0

Вφ

RENESAS

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 208 of 1340

External bus clock

Data transfer acknowledge 1

(EXDMAC_1)

Data transfer acknowledge 0

(EXDMAC_0)

Wait

WAIT

CS4	_	_	_	0	0	0	_	_	0	0	
CS5	_	_	_	0	0	0	_	_	0	0	
CS6	_	_	_	0	0	0	_	_	0	0	
CS7	_	_	_	0	0	0	_	_	0	0	
BS	_	_	_	0	0	0	0	0	0	0	
RD/WR	_	_	_	0	0	0	0	0	0	0	
ĀS	Output	Output	_	0	0	0	0	0	_	_	
ĀH	_	_	_	_	_	_	_	_	0	0	
RD	Output	Output	_	0	0	0	0	0	0	0	
LHWR/LUB	Output	Output	_	0	_	0	0	_	0	_	
LLWR/LLB	Output	Output	_	0	0	0	0	0	0	0	
WAIT	_	_	_	0	0	0	0	0	0	0	Contro

0

0

0

0

0

CS3

[Legend]

O: Used as a bus control signal

—: Not used as a bus control signal (used as a port input when initialized)




Figure 9.7 Address Space Area Division

be set to 1 when outputting signals $\overline{CS1}$ to $\overline{CS7}$.

In on-chip ROM enabled extended mode, pins \overline{CSO} to $\overline{CS7}$ are all placed in the input stareset and so the corresponding PFCR bits should be set to 1 when outputting signals \overline{CSO}

The PFCR can specify multiple \overline{CS} outputs for a pin. If multiple \overline{CSn} outputs are specific single pin by the PFCR, \overline{CS} to be output are generated by mixing all the \overline{CS} signals. In the settings for the external bus interface areas in which the \overline{CSn} signals are output to a should be the same.

Figure 9.9 shows the signal output timing when the $\overline{\text{CS}}$ signals to be output to areas 5 an output to the same pin.




Figure 9.8 \overline{CSn} Signal Output Timing (n = 0 to 7)

Figure 9.9 Timing When CS Signal is Output to the Same Pin

9.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycle strobe assert/negate timings can be set for each area in the external address space. The but and the number of access cycles for both on-chip memory and internal I/O registers are fit are not affected by the external bus settings.

(1) Type of External Bus Interface

Four types of external bus interfaces are provided and can be selected in area units. Table shows each interface name, description, area name to be set for each interface. Table 9.5 areas that can be specified for each interface. The initial state of each area is a basic bus i

Table 9.4 Interface Names and Area Names

Interrace	Description	Area Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM sp
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multiple space

RENESAS

(2) Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus selected functions as an 8-bit access space and an area for which a 16-bit bus is selected as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O spac or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is designated access space, 16-bit access space, 16-bit bus mode is set.

(3) Endian Format

Though the endian format of this LSI is big endian, data can be converted into little end when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to L ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be l

Rev. 2.00 Oct. 20, 2009 Page

2009 Page REJ09 Assertion period of the chip select signal can be extended by CSACR.

Number of access cycles in the basic bus interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of \overline{CS} extension cycles (0, 1, 2)
 - [+ number of external wait cycles by the \overline{WAIT} pin]

(b) Byte Control SRAM Interface

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

Number of access cycles in byte control SRAM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of $\overline{\text{CS}}$ extension cycles (0, 1, 2) [+ number of external wait cycles by the $\overline{\text{WAIT}}$ pin]

(c) Burst ROM Interface

The number of access cycles at full access in the burst ROM interface is the same as that basic bus interface. The number of access cycles in the burst access can be specified as or eight cycles by the BSTS bit in BROMCR.

Number of access cycles in the burst ROM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of $\overline{\text{CS}}$ extension cycles (0, 1)
 - [+number of external wait cycles by the \overline{WAIT} pin]
 - + number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)

Rev. 2.00 Oct. 20, 2009 Page 214 of 1340

RENESAS

REJ09B0499-0200

Table 9.6 lists the number of access cycles for each interface.

Table 9.6 Number of Access Cycles

=	Th	+T1	+T2				+Tt		
	[0,1]	[1]							
=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
=	Th	+T1	+T2				+Tt		
	[0,1]	[1]	[1]				[0,1]		ļ
=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
=	Th	+T1	+T2					+Tb	
	[0,1]	[1]	[1]					[(1 to 8) \times m]	[(2 to 3)
=	Th	+T1	+T2	+Tpw	+Ttw	+T3		+Tb	
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]		[(1 to 8) \times m]	[(2 to 11 + n)
= Tma	+Th	+T1	+T2				+Tt		
[2,3]	[0,1]	[1]	[1]				[0,1]		
= Tma	+Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
[2,3]	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
	= = = = = = = = = = = = = = = = = = =	[0,1]	[0,1]	[0,1]	[0,1] [1] [1] = Th +T1 +T2 +Tpw [0,1] [1] [1] [0 to 7] = Th +T1 +T2 +Tpw [0,1] [1] [1] [0 to 7] +Tpw [0,1] [1] [1] [1] +Tpw [2,3] [0,1] [1] [1] +Tpw = Tma +Th +T1 +T2 +Tpw	[0,1]	[0,1]	[0,1] [1] [1] [0,1] = Th +T1 +T2 +Tpw +Ttw +T3 +Tt [0,1] [1] [1] [0 to 7] [n] [1] [0,1] = Th +T1 +T2 +Tt +Tt [0,1] [1] [1]	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

[Legend]

Numbers: Number of access cycles

n: Pin wait (0 to ∞)

m: Number of burst accesses (0 to 63)



Rev. 2.00 Oct. 20, 2009 Page

9.5.5 Area and External Bus Interface

(1) Area 0

Area 0 includes on-chip ROM. All of area 0 is used as external address space in on-chip l disabled extended mode, and the space excluding on-chip ROM is external address space chip ROM enabled extended mode.

When area 0 external address space is accessed, the $\overline{\text{CS0}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or burst ROM interface caselected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 9.7 the external interface of area 0.

Table 9.7 Area 0 External Interface

Interface	Register Setting	
	BSRM0 of BROMCR	BCSEL0 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Burst ROM interface	1	0
Setting prohibited	1	1

Rev. 2.00 Oct. 20, 2009 Page 216 of 1340 REJ09B0499-0200



Interface	negiotei cotting	
	BSRM1 of BROMCR	BCSEL1 of SRAMCE
Basic bus interface	0	0
Byte control SRAM interface	0	1
Burst ROM interface	1	0
Setting prohibited	1	1

Register Setting

(3) Area 2

In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the $\overline{\text{CS2}}$ signal can be output.

Either the basic bus interface or byte control SRAM interface can be selected for area 2 BCSEL2 in SRAMCR. Table 9.9 shows the external interface of area 2.

Table 9.9 Area 2 External Interface

	Register Setting	
Interface	BCSEL2 of SRAMCR	
Basic bus interface	0	
Byte control SRAM interface	1	



Rev. 2.00 Oct. 20, 2009 Page

MANUAL CHANCE	
MPXE3 of MPXCR	BCSEL3 of SRAMCR
0	0
0	1
1	0
1	1
	0 0 1

Register Setting

(5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the $\overline{\text{CS4}}$ signal can be output.

Fither of the basic hus interface, byte control SRAM interface, or address/da

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM

Table 9.11 Area 4 External Interface

Table 9.11 shows the external interface of area 4.

Interface	Register Setting	
	MPXE4 of MPXCR	BCSEL4 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Rev. 2.00 Oct. 20, 2009 Page 218 of 1340 REJ09B0499-0200

RENESAS

... 0_00

SRAMCR. Table 9.12 shows the external interface of area 5.

Table 9.12 Area 5 External Interface

Interface	Register Setting	
	MPXE5 of MPXCR	BCSEL5 of SRAMC
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Interface	riogiotor cotting	
	MPXE6 of MPXCR	BCSEL6 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Register Setting

(8) Area 7

Area 7 includes internal I/O registers. In external extended mode, area 7 other than internal register area is external address space.

When area 7 external address space is accessed, the $\overline{\text{CS7}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 9.14 shows the external interface of area 7.

Table 9.14 Area 7 External Interface

	Register Setting	
Interface	MPXE7 of MPXCR	BCSEL7 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Rev. 2.00 Oct. 20, 2009 Page 220 of 1340

REJ09B0499-0200



amount of data that can be accessed at one time is one byte: a word access is performed byte accesses, and a longword access, as four byte accesses.

Figures 9.10 and 9.11 illustrate data alignment control for the 8-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

					Strobe s LHWR/LUB
					RI L
Data Size	Access Address	Access Count	Bus Cycle	Data Size	Data b [D15 D8][
Byte	n	1	1st	Byte	[
Wend		2	1st	Byte	
Word	n		2nd	Byte	
Longword	n	4	1st	Byte	
			2nd	Byte	[
			3rd	Byte	[
			4th	Byte	

Figure 9.10 Access Sizes and Data Alignment Control for 8-Bit Access Space (Big

Figure 9.1	11 Access	Sizes and D	ata Al	ignment C	Control for 8-Bit Access Space
			4th	Byte	31
			3rd	Byte	29

Figure 9.11 Access Sizes and Data Alignment Control for 8-Bit Access Space (Little Endian)

Byte

(2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bu D0) are used for accesses. The amount of data that can be accessed at one time is one byt word.

shows the data alignment when the data endian format is specified as big endian. Figure 9 shows the data alignment when the data endian format is specified as little endian.

Figures 9.12 and 9.13 illustrate data alignment control for the 16-bit access space. Figure

In big endian, byte access for an even address is performed by using the upper byte data byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.

Longword	Even	2	1st	Word	3
	(2n)		2nd	Word	<u> </u>
	Odd (2n+1)	3	1st	Byte	
	(21111)		2nd	Word	
			3rd	Byte	

Figure 9.12 Access Sizes and Data Alignment Control for 16-Bit Access Space (Bi

					Strobe LHWR/LUE L
Access Size	Access Address	Access Count	Bus Cycle	Data Size	Da D15 D
Byte	Even (2n)	1	1st	Byte	
	Odd (2n+1)	1	1st	Byte	7
Word	Even (2n)	1	1st	Word	15
	Odd (2n+1)	2	1st	Byte	7
	(2)		2nd	Byte	
Longword	Even	2	1st	Word	15
	(2n)		2nd	Word	31 1 1 1 1 2
	Odd (2n+1)	3	1st	Byte	7
	(=,		2nd	Word	23 1 1 1 1 1
			3rd	Bvte	

Figure 9.13 Access Sizes and Data Alignment Control for 16-Bit Access Sp
(Little Endian)

or lower byte data bus (D/ to D0) is used according to the bus specifications for the area accessed (8-bit access space or 16-bit access space), the data size, and endian format whe accessing external address space,. For details, see section 9.5.6, Endian and Data Alignm

9.6.2 I/O Pins Used for Basic Bus Interface

Table 9.15 shows the pins used for basic bus interface.

Table 9.15 I/O Pins for Basic Bus Interface

Name	Symbol	I/O	Function
Bus cycle start	BS	Output	Signal indicating that the bus cycle has start
Address strobe	ĀS*	Output	Strobe signal indicating that an address out address bus is valid during access
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (

space is accessed Note: When the address/data multiplexed I/O is selected, this pin only functions as tl output and does not function as the \overline{AS} output.

CS0 to CS7 Output


Input

WAIT

D0) is valid during write access

Strobe signal indicating that the area is sele

Wait request signal used when an external a



Chip select 0 to 7

Wait




Figure 9.14 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Ac

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Add




Figure 9.16 16-Bit 2-State Access Space Bus Timing (Word Access for Even A

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.17 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Add

Rev. 2.00 Oct. 20, 2009 Page 228 of 1340

RENESAS

REJ09B0499-0200




Figure 9.18 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Ac




Figure 9.19 16-Bit 3-State Access Space Bus Timing (Word Access for Even Ad

(2) Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding is set to 1, wait input by means of the \overline{WAIT} pin is enabled. When the external address saccessed in this state, a program wait (Tpw) is first inserted according to the WTCRA at WTCRB settings. If the \overline{WAIT} pin is low at the falling edge of B ϕ in the last T2 or Tpw another Ttw cycle is inserted until the \overline{WAIT} pin is brought high. The pin wait insertion effective when the Tw cycles are inserted to seven cycles or more, or when the number cycles to be inserted is changed according to the external devices. The WAITE bit is conall areas. For details on ICR, see section 13, I/O Ports.




Figure 9.20 Example of Wait Cycle Insertion Timing

Rev. 2.00 Oct. 20, 2009 Page 232 of 1340

REJ09B0499-0200






Figure 9.21 Example of Read Strobe Timing

RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09 3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt inserted the basic bus cycle, or only one of these, can be specified for individual areas. Insertion of insertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) in CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).

Rev. 2.00 Oct. 20, 2009 Page 234 of 1340 REJ09B0499-0200






Figure 9.22 Example of Timing when Chip Select Assertion Period is Exten

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.23 DACK and EDACK Signal Output Timings

Rev. 2.00 Oct. 20, 2009 Page 236 of 1340

RENESAS

9.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area as burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting and byte control SRAM interface cannot be used.

9.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control S space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specific access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.



Rev. 2.00 Oct. 20, 2009 Page

				SRAM space is accessed
CSn	CSn	Chip select	Output	Strobe signal indicating that area n selected
RD	RD	Read strobe	Output	Output enable for the SRAM when control SRAM space is accessed
RD/WR	RD/WR	Read/write	Output	Write enable signal for the SRAM v
LHWR/LUB	LUB	Lower-upper byte select	Output	Upper byte select when the 16-bit li control SRAM space is accessed
LLWR/LLB	LLB	Lower-lower byte select	Output	Lower byte select when the 16-bit l control SRAM space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when an address space is accessed
A20 to A0	A20 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Address

strobe

Strobe signal indicating that the ad

output on the address bus is valid basic bus interface space or byte of

REJ09B0499-0200

AS/AH

Rev. 2.00 Oct. 20, 2009 Page 238 of 1340




Figure 9.24 16-Bit 2-State Access Space Bus Timing

Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 9.25 16-Bit 3-State Access Space Bus Timing

Rev. 2.00 Oct. 20, 2009 Page 240 of 1340 REJ09B0499-0200

RENESAS

For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding Dicleared to 0, and the ICR bit is set to 1, wait input by means of the $\overline{\text{WAIT}}$ pin is enabled details on DDR and ICR, see section 13, I/O Ports.

Figure 9.26 shows an example of wait cycle insertion timing.




Figure 9.26 Example of Wait Cycle Insertion Timing

Rev. 2.00 Oct. 20, 2009 Page 242 of 1340

REJ09B0499-0200



cycle in the same way as the basic bus interface. For details, see section 9.6.6, Extension Select (\overline{CS}) Assertion Period.

9.7.8 DACK and EDACK Signal Output Timings

For DMAC or EXDMAC single address transfers, the \overline{DACK} or \overline{EDACK} signal assert to be modified by using the DKC or EDKC bit in BCR1.

Figure 9.27 shows the \overline{DACK} and \overline{EDACK} signal output timings. Setting the DKC or E 1 asserts the \overline{DACK} or \overline{EDACK} signal a half cycle earlier.




Figure 9.27 DACK and EDACK Signal Output Timings

Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only CPU read accesses and cluster read accesses of EXDMAC. Other accesses are performed with the similar method to th interface.

9.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified a ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

9.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM interpretation space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.

Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (D0) is valid during write access
Chip select 0 to 7	CS0 to CS7	Output	Strobe signal indicating that the area is sele-
Wait	WAIT	Input	Wait request signal used when an external a space is accessed

Output

Strobe signal indicating the read access

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 246 of 1340

Read strobe

 $\overline{\mathsf{RD}}$

RENESAS

according to the settings of BSTS01, BSTS00, BSTS11, and BSTS10 bits in BROMCR

The basic access timing for burst ROM space is shown in figures 9.28 and 9.29.




Figure 9.28 Example of Burst ROM Access Timing (ASTn = 1, Two Burst C

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.29 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cy

REJ09B0499-0200



The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus in

9.8.7 Extension of Chip Select (CS) Assertion Period

In the burst ROM interface, the extension cycles can be inserted in the same way as the interface.

For the burst ROM space, the burst access can be enabled only during read accesses by EXDMAC cluster transfer. In this case, the setting of the corresponding CSXTn bit in C ignored and an extension cycle can be inserted only before the full access cycle. Note the extension cycle can be inserted before or after the burst access cycles.

For accesses except read accesses by the CPU or EXDMAC cluster transfer, the burst R is equivalent to the basic bus interface space. Accordingly, extension cycles can be insert and after the burst access cycles.

MPXCR.

9.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table shows the relationship between the bus width and address output.

Table 9.18 Address/Data Multiplex

			Data Pins													
Bus Width	Cycle	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	PH7	PH6	PH5	PH4	РН3	PH2	F
8 bits	Address	-	-	-	-	-	-	-	-	A7	A6	A5	A4	АЗ	A2	
	Data	-	-	-	-	-	-	-	-	D7	D6	D5	D4	D3	D2	ı
16 bits	Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ	A2	,
	Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	ı

9.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space is

For details on access size and data alignment, see section 9.5.6, Endian and Data Alignment

accessed, the corresponding address will be output to the address bus.

Rev. 2.00 Oct. 20, 2009 Page 250 of 1340

REJ09B0499-0200



				is valid when the address/data multiplexed written
D15 to D0	D15 to D0	Address/data	Input/ output	Address and data multiplexed pins for the address/data multiplexed I/O space.
				Only D7 to D0 are valid when the 8-bit spa specified. D15 to D0 are valid when the 16 specified.
A20 to A0	A20 to A0	Address	Output	Address output pin
WAIT	WAIT	Wait	Input	Wait request signal used when the external space is accessed
BS	BS	Bus cycle start	Output	Signal to indicate the bus cycle start
RD/WR	RD/WR	Read/write	Output	Signal indicating the data bus input or out
Note: *	as address/da that this pin ca	ta multiplexed I	I/O , this pas the \overline{AS}	\overline{AS} output. At the timing that an area is pin starts to function as the \overline{AH} output \overline{B} output. At this time, when other areas bin does not function as the \overline{AS} output.

AS/AH

LHWR/LUB

LLWR/LLB

 $\overline{\mathsf{RD}}$

 $\overline{\mathsf{AH}}$ *

 $\overline{\mathsf{RD}}$

LHWR

LLWR

the $\overline{\mathsf{AS}}$ output.

Address hold

Read strobe

Low-high write Output

Low-low write Output

Output

Output



area is specified as address/data multiplexed I/O, be aware that this pin func

Rev. 2.00 Oct. 20, 2009 Page

Signal to hold an address when the addres multiplexed I/O space is specified

Signal indicating that the address/data mul

Strobe signal indicating that the upper byte D8) is valid when the address/data multiple

Strobe signal indicating that the lower byte

space is being read

space is written




Figure 9.30 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)

Rev. 2.00 Oct. 20, 2009 Page 252 of 1340 REJ09B0499-0200






Figure 9.31 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn =




Figure 9.32 Access Timing of 3 Address Cycles (ADDEX = 1)

Rev. 2.00 Oct. 20, 2009 Page 254 of 1340 REJ09B0499-0200

RENESAS

in the same way as in basic bus interface. For details, see section 9.6.5, Read Strobe (\overline{RI} Figure 9.33 shows an example when the read strobe timing is modified.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.33 Read Strobe Timing

REJ09B0499-0200






Figure 9.34 Chip Select (CS) Assertion Period Extension Timing in Data C




Figure 9.35 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)

Rev. 2.00 Oct. 20, 2009 Page 258 of 1340






Figure 9.36 DACK and EDACK Signal Output Timings

- 1. When read cycles of different areas in the external address space occur consecutively
- 2. When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle

and write and previously accessed area.

transfer (write cycle)

4. When an external access occurs immediately after a DMAC or EXDMAC single addr

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output data previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the nur idle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in IDL setting B specified by bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected from four cycles, and setting B can be selected from one or two to four cycles. Setting A or B

specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits ID to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions t idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all condition shown above.

Table 9.20 shows the correspondence between conditions 1 to 4 and number of idle cycle inserted for each area. Table 9.21 shows the correspondence between the number of idle be inserted specified by settings A and B, and number of cycles to be inserted.



Read after write	2	0	_	Invalid
		1		А
External access after single address transfer	3	0	_	Invalid
		1		A
[Legend]	'	,	•	•
A: Number of idle cycle insertion	n A is sel	lected.		

B: Number of idle cycle insertion B is selected.

Invalid: No idle cycle is inserted for the corresponding condition.

Table 9.21 Number of Idle Cycle Insertions

	Bit Settings						
	Α						
IDLCA1	IDLCA0	IDLCB1	IDLCB0	Number of Cy			
_	_	0	0	0			
0	0	_	_	1			
0	1	0	1	2			
1	0	1	0	3			
1	1	1	1	4			

REJ09

В

в в

and a data conflict is prevented.




Figure 9.37 Example of Idle Cycle Operation (Consecutive Reads in Different A

Rev. 2.00 Oct. 20, 2009 Page 262 of 1340






Figure 9.38 Example of Idle Cycle Operation (Write after Read)

Rev. 2.00 Oct. 20, 2009 Page

2009 Page REJ09




Figure 9.39 Example of Idle Cycle Operation (Read after Write)

Rev. 2.00 Oct. 20, 2009 Page 264 of 1340






Figure 9.40 Example of Idle Cycle Operation (Write after Single Address Transf

Rev. 2.00 Oct. 20, 2009 Page




Figure 9.41 Idle Cycle Insertion Example

Rev. 2.00 Oct. 20, 2009 Page 266 of 1340






Figure 9.42 Relationship between Chip Select (\overline{CS}) and Read (\overline{RD})

Rev. 2.00 Oct. 20, 2009 Page

						'	-	
		_	0			_	-	
Normal space Normal — 0 — — — write space read — 1 — — —	(0						
							(0
							-	1
								1
Single	Normal	0	_	_	_	_	-	
address transfer write	space read	1	_			_	(0
							(0

1 0

0

1

1

0

0

1

1

0

0

1

1

0

1

0

1

0

1

0

1

0

1

0

1

1

0

1

0

1

0

1

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles 0 cycle ir

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

RENESAS

Normal space Normal

read

space write

AS	High
RD	High
BS	High
RD/WR	High
ĀH	low
LHWR, LLWR	High
DACKn (n = 3 to 0)	High
EDACKn (n = 1 to 0)	High
-	

In external extended mode, when the BRLE bit in BCR1 is set to 1 and the ICR bits for the corresponding pin are set to 1, the bus can be released to the external. Driving the BREQ issues an external bus request to this LSI. When the BREQ pin is sampled, at the prescrib timing, the BACK pin is driven low, and the address bus, data bus, and bus control signal placed in the high-impedance state, establishing the external bus released state. For detail DDR and ICR, see section 13, I/O Ports.

In the external bus released state, the CPU, DTC, and DMAC can access the internal space the internal bus. When the CPU, DTC, DMAC, or EXDMAC attempts to access the exter address space, it temporarily defers initiation of the bus cycle, and waits for the bus reque the external bus master to be canceled.


If the BREQOE bit in BCR1 is set to 1, the BREQO pin can be driven low when any of the following requests are issued, to request cancellation of the bus request externally.

- When the CPU, DTC, DMAC, or EXDMAC attempts to access the external address s • When a SLEEP instruction is executed to place the chip in software standby mode or
- module-clock-stop mode • When SCKCR is written to for setting the clock frequency


follows: (High) EXDMAC > External bus release > External access by CPU, DTC, or DMAC (Lo

If an external bus release request and external access occur simultaneously, the priority is

When the BREQ pin is driven high, the BACK pin is driven high at the prescribed timing external bus released state is terminated.



CSn (n = 7 to 0)	нідп ітрефапсе
ĀS	High impedance
ĀH	High impedance
RD/WR	High impedance
RD	High impedance
LUB, LLB	High impedance
LHWR, LLWR	High impedance
DACKn (n = 3 to 0)	High level
EDACKn (n = 1 to 0)	High level



- [1] A low level of the BREQ signal is sampled at the rising edge of the Bo signal.
- [2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles o more after the low level of the BREQ signal is sampled.
- [3] The BACK signal is driven low, releasing bus to the external bus master.
 [4] The BREQ signal state sampling is continued in the external bus released state.
- [5] A high level of the BREQ signal is sampled.
- [6] The external bus released cycles are ended one cycle after the BREQ signal is driven high.
- [7] When the external space is accessed by an internal bus master during external bus released while the BR bit is set to 1, the BREQO signal goes low.
 - [8] Normally the $\overline{\text{BREQO}}$ signal goes high at the rising edge of the $\overline{\text{BACK}}$ signal.

Figure 9.43 Bus Released State Transition Timing

Rev. 2.00 Oct. 20, 2009 Page 272 of 1340



Access Space	Access	Number of Access
On-chip ROM space	Read	One I
		Three Iφ cycles
On-chip RAM space	Read	One I
	Write	One I

according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1:n, synchronization cycles using a clock div to n-1 are inserted for register access in the same way as for external bus clock division.

In access to the registers for on-chip peripheral modules, the number of access cycles di

Table 9.26 lists the number of access cycles for registers of on-chip peripheral modules.

Table 9.26 Number of Access Cycles for	C	•	1
·	C	of Cycles	•
Module to be Accessed	Read	Write	Write Data Buffer
DMAC and EXDMAC registers	Two Iφ	Two Iφ	Disabled
MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers	Two Iφ	Three I¢	Disabled
I/O port registers of PFCR and WDT	Two P¢	Three P¢	Disabled
I/O port registers other than PFCR and PORTM, PPG0, TPU, TMR0, TMR1, SCI0 to SCI2, SCI4, IIC2, D/A, and A/D_0 registers	Two P¢	Two P¢	Enabled
I/O port registers of PORTM, TMR2, TMR3, USB, SCI5, SCI6, A/D_1, and PPG1 registers	Three P¢	Three P¢	Enabled

the first two cycles. However, from the next cycle onward, internal accesses (on-chip mer internal I/O register read/write) and the external address space write rather than waiting u ends are executed in parallel.




Figure 9.44 Example of Timing when Write Data Buffer Function is Used

RENESAS

performed in the first two cycles. However, from the next cycle onward an internal men external access and internal I/O register write are executed in parallel rather than waiting ends.




Figure 9.45 Example of Timing when Peripheral Module Write Data Buffer Function is Used



Rev. 2.00 Oct. 20, 2009 Page

9.14.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, so request acknowledge signal to the bus master. If there are bus requests from more than or master, the bus request acknowledge signal is sent to the one with the highest priority. W master receives the bus request acknowledge signal, it takes possession of the bus until this canceled.

The priority of the internal bus arbitration:

```
(High) DMAC > DTC > CPU (Low)
```

The priority of the external bus arbitration:

(High) EXDMAC > External bus release request > External access by the CPU, DTC DMAC (Low)

to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. It case, the priority between the DMAC and DTC does not change. If the external bus released or EXDMAC accesses continue, the external access by the CPU, DTC, and DMAC can be priority over the EXDMAC or external bus release request to execute the bus cycles alter between them by setting the EBCCS bit in BCR2. In this case, the priority between the E and external bus release request does not change.

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC

An internal bus access by the CPU, DTC, or DMAC, an external bus access by an external release request, and an external bus access by the EXDMAC can be executed in parallel.

RENESAS

EXDMAC that issued the request.

The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction instruction.

(In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

• From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condia cycle corresponding the write cycle)

(2) **DTC**

The DTC sends the internal bus arbiter a request for the bus when an activation request generated. When the DTC accesses an external bus space, the DTC first takes control of from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycle master whose priority is higher than the DTC requests the bus, the DTC transfers the bu higher priority bus master. If the IBCCS bit in BCR2 is set to 1, the DTC transfers the b CPU.

Note, however, that the bus cannot be transferred in the following cases.



Rev. 2.00 Oct. 20, 2009 Page

After the DMAC takes control of the bus, it may continue the transfer processing cycles of the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

Between the read cycle in the dual-address mode and the write cycle corresponding to cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

(4) EXDMAC


The EXDMAC sends the external bus arbiter a request for the bus when an activation red generated. During external access by the internal bus master, the bus is transferred to the EXDMAC at the timing the bus can be transferred.

After the EXDMAC takes control of the bus, it may continue the transfer processing cycl

release the bus at the end of every bus cycle depending on the conditions.

The EXDMAC continues transfers without releasing the bus in the following case:

- Between the read cycle in the dual-address mode and the write cycle corresponding to
- During transfers in the cluster transfer mode



(3) External Dus Release

When the BREQ pin goes low and an external bus release request is issued while the BR BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to the bus

External bus release can be performed on completion of an external bus cycle.

Rev. 2.00 Oct. 20, 2009 Page

other than an instruction fetch access.

(2) External Bus Release Function and All-Module-Clock-Stop Mode

In this LSI, if the ACSE bit in MSTPCRA is set to 1, and then a SLEEP instruction is exe

In this state, the external bus release function is halted. To use the external bus release fur sleep mode, the ACSE bit in MSTPCRA must be cleared to 0. Conversely, if a SLEEP in to place the chip in all-module-clock-stop mode is executed in the external bus released stransition to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

(3) External Bus Release Function and Software Standby

In this LSI, internal bus master operation does not stop even while the bus is released, as the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEP instruction to place the chip in software standby mode is executed while the external bus released, the transition to software standby mode is deferred and performed after the bus recovered.

Also, since clock oscillation halts in software standby mode, if the BREQ signal goes low mode, indicating an external bus release request, the request cannot be answered until the recovered from the software standby mode.

Note that the \overline{BACK} and \overline{BREQO} pins are both in the high-impedance state in software s mode.

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 282 of 1340



•	DMAC activation methods	are auto-request, on-chip module interrupt, and extern
	Auto request:	CPU activates (cycle stealing or burst access can be

nal sel

On-chip module interrupt: Interrupt requests from on-chip peripheral modules can as an activation source

Low level or falling edge detection of the \overline{DREO} signal External request: selected. External request is available for all four chann

- Dual or single address mode can be selected as address mode Dual address mode: Both source and destination are specified by addresses Single address mode: Either source or destination is specified by the \overline{DACK} signal a other is specified by address
 - Normal, repeat, or block transfer can be selected as transfer mode
 - Normal transfer mode: One byte, one word, or one longword data is transferred


single transfer request One byte, one word, or one longword data is transferred Repeat transfer mode: single transfer request

Repeat size of data is transferred and then a transfer add returns to the transfer start address Up to 65536 transfers (65,536 bytes/words/longwords) as repeat size

Block transfer mode: One block data is transferred at a single transfer request Up to 65,536 bytes/words/longwords can be set as block

respective boundary Data is divided according to its address (byte or word) when it is transferred

- Two types of interrupts can be requested to the CPU A transfer end interrupt is generated after the number of data specified by the transfer
 - is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.
- Module stop state can be set.






Figure 10.1 Block Diagram of DMAC

DMA transfer end 2 TEND2 Output Channel 2 transfer et a DMA transfer request 3 DREQ3 Input Channel 3 external DMA transfer acknowledge 3 DACK3 Output Channel 3 single ad acknowledge
DMA transfer acknowledge 3 DACK3 Output Channel 3 single ad acknowledge
acknowledge
DMA transfer end 3 TEND3 Output Channel 3 transfer e

DREQ1

DACK1

TEND1

DREQ2

DACK2

Input

Output

Output

Output

Input

Channel 1 external reque

Channel 1 single address

Channel 1 transfer end

Channel 2 external reque

Channel 2 single address

acknowledge

DMA transfer request 1

DMA transfer end 1

DMA transfer request 2

2

DMA transfer acknowledge 1

DMA transfer acknowledge 2

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 286 of 1340

RENESAS

- DIVIA DIOCK SIZE TEGISTET_U (DDSK_U)
 - DMA mode control register_0 (DMDR_0)
 - DMA address control register_0 (DACR_0)

 - DMA module request select register_0 (DMRSR_0)

Channel 1:

- DMA source address register 1 (DSAR 1)
- DMA destination address register_1 (DDAR_1)
- DMA offset register_1 (DOFR_1)
- DMA transfer count register_1 (DTCR_1)
- DMA block size register_1 (DBSR_1)
- DMA mode control register_1 (DMDR_1)
- DMA address control register_1 (DACR_1)
- DMA module request select register_1 (DMRSR_1)

Channel 2:

- DMA source address register_2 (DSAR_2)
- DMA destination address register_2 (DDAR_2)
- DMA offset register_2 (DOFR_2)
- DMA transfer count register_2 (DTCR_2)
- DMA block size register_2 (DBSR_2)
- DMA mode control register_2 (DMDR_2)
- DMA address control register_2 (DACR_2)
- DMA module request select register_2 (DMRSR_2)

Rev. 2.00 Oct. 20, 2009 Page REJ09

10.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DSA updates the transfer source address every time data is transferred. When DDAR is specifidestination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore.

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
5								
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
	10	14	10	14	<u>''</u>	10		
Bit Name				<u> </u>				
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
D:	7	6	-	4	0	0	4	
Bit	7	6	5	4	3	2	. 1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Rev. 2.00 Oct. 20, 2009 Page 288 of 1340



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								\Box
211.1100	·	·	<u> </u>	·	·	·	·	
Initial Value	0	0	0	0	0	0	0	

Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
		· · ·	10					
Bit Name				<u> </u>		i .	<u> </u>	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	_		_		_			
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 290 of 1340 REJ09B0499-0200



Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name	15	14	13	12	11	10	9	
	15	0	13	12 0	0	0	9	
Bit Name								
Bit Name Initial Value	0	0	0	0	0	0	0	
Bit Name Initial Value R/W	0 R/W							
Bit Name Initial Value R/W	0 R/W							

2.0				.=					
Bit Name	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	Bł	
Initial Value	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F	
Bit	7	6	5	4	3	2	1		
Bit Name	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	Bł	
Initial Value	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F	
Bit Bit	Name	Initial Value	R/W	Description	ı				
31 to 16 BKS	SZH31 to	All 0	R/W	Specify the repeat size or block size.					
ВК	SZH16			When H'0001 is set, the repeat or block size one word, or one longword. When H'0000 is means the maximum value (refer to table 10 the DMA is in operation, the setting is fixed.					
	SZ15 to SZ0	All 0		Indicate the remaining repeat or block size whil DMA is in operation. The value is decremented					



Initial Value

R/W

Bit

0

R/W

15

0

R/W

14

0

R/W

13

0

R/W

12

0

R/W

11

0

R/W

10

every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load

the same value as the BKSZH bits.

0

R/W

9

DMDR controls the DMAC operation.

• DMDR_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	DACKE	TENDE		DREQS	NRD		
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Bit	23	22	21	20	19	18	17	
Bit Name	ACT	_	_		ERRF	_	ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	F
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA			DMAP2	DMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

R/W	R/W	R/W	R/W	R/W	R/W	R			
Bit	7	6	5	4	3	2			
Bit Name	DTF1	DTF0	DTA	_	_	DMAP2	Ĺ		
Initial Value	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R	R	R/W			
Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.									

0

R/W 1

DMAP1 0 R/W

DI

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 294 of 1340

Initial Value



In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after 1-block size data transfer. If an event which stops (sustains) a transfer o externally, this bit is automatically cleared to 0 the transfer. Operating modes and transfer methods must changed while this bit is set to 1. 0: Disables a data transfer

- 1: Enables a data transfer (DMA is in operation [Clearing conditions]
- When the specified total transfer size of tra completed When a transfer is stopped by an overflow
 - by a repeat size end
- · When a transfer is stopped by an overflow by an extended repeat size end
- When a transfer is stopped by a transfer s interrupt When clearing this bit to 0 to stop a transfe
- block transfer. When an address error or an NMI interrup requested

In block transfer mode, this bit changes after t

Rev. 2.00 Oct. 20, 2009 Page

REJ09

In the reset state or hardware standby mo

				r. Enables TEMP signal output
28	_	0	R/W	Reserved
				Initial value should not be changed.
27	DREQS	0	R/W	DREQ Select
				Selects whether a low level or the falling edge DREQ signal used in external request mode is
				0: Low level detection
				1: Falling edge detection (the first transfer after transfer enabled is detected on a low level)
26	NRD	0	R/W	Next Request Delay
				Selects the accepting timing of the next transfer
				0: Starts accepting the next transfer request af completion of the current transfer
				 Starts accepting the next transfer request or of Bφ after completion of the current transfer
25, 24	_	All 0	R	Reserved

R

1: Active state 22 to 20 — All 0 R Reserved These bits are always read as 0 and cannot be modified.

0

RENESAS

modified.

Active State

These bits are always read as 0 and cannot be

Indicates the operating state for the channel. 0: Waiting for a transfer request or a transfer di

state by clearing the DTE bit to 0

REJ09B0499-0200

23

Rev. 2.00 Oct. 20, 2009 Page 296 of 1340

ACT

				However, when an address error or an NMI is been generated in DMAC module stop mode
10				not set to 1.
18	_	0	R	Reserved
				This bit is always read as 0 and cannot be m
17	ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
				Indicates that a transfer escape end interrupt requested. A transfer escape end means tha is terminated before the transfer counter read
				0: A transfer escape end interrupt has not be requested
				1: A transfer escape end interrupt has been r
				[Clearing conditions]
				When setting the DTE bit to 1
				• When clearing to 0 before reading ESIF =
				[Setting conditions]
				When a transfer size error interrupt is req
				When a repeat size end interrupt is reque
				When a transfer end interrupt by an exter
				area overflow is requested
				area overflow is requested Rev. 2.00 Oct. 20, 2009
			_	RENESAS RE.

generated
[Clearing condition]

[Setting condition]

generated

• When clearing to 0 after reading ERRF =

• When an address error or an NMI interrup

				 When clearing to 0 after reading DTIF = 1 [Setting condition] When DTCR reaches 0 and the transfer is completed
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Select the data access size for a transfer.
				00: Byte size (eight bits)
				01: Word size (16 bits)
				10: Longword size (32 bits)
				11: Setting prohibited
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	Select the transfer mode.
				00: Normal transfer mode
				01: Block transfer mode
				10: Repeat transfer mode

11: Setting prohibited

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 298 of 1340

RENESAS

				 In block transfer mode, the total transfer si DTCR is less than the block size
				0: Disables a transfer size error interrupt requ
				1: Enables a transfer size error interrupt reque
10	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				Enables/disables a transfer escape end interrrequest. When the ESIF bit is set to 1 with this 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the ESIF bit to 0

R/W

 In normal or repeat transfer mode, the total size set in DTCR is less than the data acc

0: Disables a transfer escape end interrupt1: Enables a transfer escape end interrupt

Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the DTIF bit to 0

Data Transfer End Interrupt Enable

0: Disables a transfer end interrupt1: Enables a transfer end interrupt

0

8

DTIE

				11: External request
5	DTA	0	R/W	Data Transfer Acknowledge
				This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR.
				0: To clear the source in DMA transfer is disable. Since the on-chip module interrupt source is cleared in DMA transfer, it should be cleared CPU or DTC transfer.
				 To clear the source in DMA transfer is enable Since the on-chip module interrupt source is in DMA transfer, it does not require an interre CPU or DTC transfer.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev. 2.00 Oct. 20, 2009 Page 300 of 1340 REJ09B0499-0200

RENESAS

010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

001: Priority level 1

Note: * Only 0 can be written to, to clear the flag.

R/V	N	R	R	R/W	R/W	R	R	R/W	F
Bit		15	14	13	12	11	10	9	
Bit	Name	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SA
Init	ial Value	0	0	0	0	0	0	0	
R/V	N	R/W	R	R	R/W	R/W	R/W	R/W	F
Bit		7	6	5	4	3	2	1	
Bit	Name	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	D/
Init	ial Value	0	0	0	0	0	0	0	
R/V	N	R/W	R	R	R/W	R/W	R/W	R/W	F
Bit	Bit N		nitial Value	R/W	Description	1			
31	AMS	6 ()	R/W	Address Mo	de Select			
					Selects add mode. In sir according to	ngle addres	s mode, th		
					0: Dual add	ress mode			
					1: Single ad	dress mod	е		
30	DIR	3 ()	R/W	Single Addr	ess Direction	on Select		
					Specifies the mode. This			J	

These bits are always read as 0 and cannot be modified.

0

Rev. 2.00 Oct. 20, 2009 Page 302 of 1340 RENESAS

R/W



Reserved

0: Specifies DSAR as source address 1: Specifies DDAR as destination address

29 to 27 —

				address
				01: Specify the block area or repeat area on t destination address
				10: Do not specify the block area or repeat are
				11: Setting prohibited
23, 22	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
21	SAT1	0	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno
				00: Source address is fixed
				01: Source address is updated by adding the
				Source address is updated by adding 1, 2 according to the data access size
				11: Source address is updated by subtracting

R/W

R/W

Area Select 1 and 0

transfer mode.

25

24

ARS1

ARS0

0

0

Rev. 2.00 Oct. 20, 2009 Page

according to the data access size

transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 t that a repeat size end interrupt is requested. 0: Disables a repeat size end interrupt 1: Enables a repeat size end interrupt

Specify the block area or repeat area in block

00: Specify the block area or repeat area on the

				according to the data access size
				 Destination address is updated by subtracti or 4 according to the data access size
15	SARIE	0	R/W	Interrupt Enable for Source Address Extended Overflow
				Enables/disables an interrupt request for an exarea overflow on the source address.
				When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an repeat area overflow on the source address is requested.
				When block transfer mode is used with the externoot area function, an interrupt in requested

repeat area function, an interrupt is requested a completion of a 1-block size transfer. When set

DTE bit in DMDR of the channel for which a tra been stopped to 1, the transfer is resumed from state when the transfer is stopped. When the extended repeat area is not specified is ignored.

10: Destination address is updated by adding 1

0: Disables an interrupt request for an extended overflow on the source address 1: Enables an interrupt request for an extended overflow on the source address

Reserved

These bits are always read as 0 and cannot be modified.

REJ09B0499-0200

All 0

R

14, 13

Rev. 2.00 Oct. 20, 2009 Page 304 of 1340

				When an overflow in the extended repeat area with the SARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and the extended repeat area.
7	DARIE	0	R/W	Destination Address Extended Repeat Area C Interrupt Enable
				Enables/disables an interrupt request for an e area overflow on the destination address.
				When an extended repeat area overflow on the destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt extended repeat area overflow on the destinate address is requested.

When block transfer mode is used with the ex

repeat area function, an interrupt is requested completion of a 1-block size transfer. When se DTE bit in DMDR of the channel for which the has been stopped to 1, the transfer is resume

state when the transfer is stopped.

When the extended repeat area is not specifie is ignored.

0: Disables an interrupt request for an extende overflow on the destination address

1: Enables an interrupt request for an extende overflow on the destination address

Reserved

All 0

R

6, 5

These bits are always read as 0 and cannot b

modified.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

area for address addition and subtraction, resp When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and a the extended repeat area.

Rev. 2.00 Oct. 20, 2009 Page 306 of 1340

RENESAS

01000	256 bytes specified as extended repeat area by the lower 8 bits of the addre
01001	512 bytes specified as extended repeat area by the lower 9 bits of the addre
01010	1 Kbyte specified as extended repeat area by the lower 10 bits of the address
01011	2 Kbytes specified as extended repeat area by the lower 11 bits of the addre
01100	4 Kbytes specified as extended repeat area by the lower 12 bits of the address
01101	8 Kbytes specified as extended repeat area by the lower 13 bits of the address
01110	16 Kbytes specified as extended repeat area by the lower 14 bits of the add
01111	32 Kbytes specified as extended repeat area by the lower 15 bits of the add
10000	64 Kbytes specified as extended repeat area by the lower 16 bits of the add
10001	128 Kbytes specified as extended repeat area by the lower 17 bits of the ad
10010	256 Kbytes specified as extended repeat area by the lower 18 bits of the ad
10011	512 Kbytes specified as extended repeat area by the lower 19 bits of the ad
10100	1 Mbyte specified as extended repeat area by the lower 20 bits of the addre
10101	2 Mbytes specified as extended repeat area by the lower 21 bits of the addr

32 bytes specified as extended repeat area by the lower 5 bits of the address

64 bytes specified as extended repeat area by the lower 6 bits of the address

128 bytes specified as extended repeat area by the lower 7 bits of the addre

00101

00110

00111

10110

10111

11000

11001

11010

11011

111××

[Legend] ×: Don't care

Setting prohibited

RENESAS

4 Mbytes specified as extended repeat area by the lower 22 bits of the addr

8 Mbytes specified as extended repeat area by the lower 23 bits of the addr

16 Mbytes specified as extended repeat area by the lower 24 bits of the add

32 Mbytes specified as extended repeat area by the lower 25 bits of the add

64 Mbytes specified as extended repeat area by the lower 26 bits of the add

128 Mbytes specified as extended repeat area by the lower 27 bits of the ac

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 308 of 1340

REJ09B0499-0200



		= 1 1 t 1 t	Block transfer epeat or block size 1 to 65,536 bytes, to 65,536 words, or to 65,536 ngwords	On-chip module interrupt External request	•	Specified Offset addition Extended repeat area function			
Single address	9	•	Instead of specifying registers, data is directly device using the DAC The same settings as register setting (e.g.,	ctly transferred from K pin above are availabl	n/to e of	the external	DSAR/ DACK		
		•	One transfer can be putransfer modes are the	performed in one bu	IS C	ycle (the types of			

(activated by

CPU)

size: 1 to 4

Gbytes or not

address

Repeat transfer

When the auto request setting is selected as the activation source, the cycle stealing or b can be selected. When the total transfer size is not specified (DTCR = H'00000000), the counter is stopped and the transfer is continued without the limitation of the transfer counter is divided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus mas refresh cycle, and external bus release cycle) are not generated between read and write cy

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in two bus cycles. When an idle cycle is inserted before the bus cycle, the TEND salso output in the idle cycle. The DACK signal is not output.

Figure 10.2 shows an example of the signal timing in dual address mode and figure 10.3 soperation in dual address mode.




Figure 10.2 Example of Signal Timing in Dual Address Mode

Rev. 2.00 Oct. 20, 2009 Page 310 of 1340 REJ09B0499-0200

RENESAS

Figure 10.3 Operations in Dual Address Mode

(2) Single Address Mode

In single address mode, data between an external device and an external memory is dire transferred using the \overline{DACK} pin instead of DSAR or DDAR. A transfer at a time is perfone bus cycle. In this mode, the data bus width must be the same as the data access size details on the data bus width, see section 9, Bus Controller (BSC).

The DMAC accesses an external device as the transfer source or destination by outputting strobe signal (\overline{DACK}) to the external device with \overline{DACK} and accesses the other transfer outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Figure shows an example of a transfer between an external memory and an external device with \overline{DACK} pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

The transfer direction is decided by the DIRS bit in DACR which specifies an external of the \overline{DACK} pin as the transfer source or destination. When DIRS = 0, data is transferred external memory (DSAR) to an external device with the \overline{DACK} pin. When DIRS = 1, data transferred from an external device with the \overline{DACK} pin to an external memory (DDAR) settings of registers which are not used as the transfer source or destination are ignored.

The \overline{DACK} signal output is enabled in single address mode by the DACKE bit in DMD \overline{DACK} signal is low active.

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in one bus cycle. When an idle cycle is inserted before the bus cycle, the TEND salso output in the idle cycle.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page



Figure 10.4 Data Flow in Single Address Mode

Rev. 2.00 Oct. 20, 2009 Page 312 of 1340

REJ09B0499-0200






Figure 10.5 Example of Signal Timing in Single Address Mode




Figure 10.6 Operations in Single Address Mode

Rev. 2.00 Oct. 20, 2009 Page

the operation in normal transfer mode.




Figure 10.7 Example of Signal Timing in Normal Transfer Mode




Figure 10.8 Operations in Normal Transfer Mode

Rev. 2.00 Oct. 20, 2009 Page 314 of 1340

REJ09B0499-0200



In addition, a DMA transfer can be stopped and a repeat size end interrupt can be request CPU or DTC when the repeat size of transfers is completed. When the next transfer is reafter completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At

an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timing of the $\overline{\text{TEND}}$ signal is the same as in normal transfer mode.

The thining of the TEND signal is the same as in normal transfer mode.

Figure 10.9 shows the operation in repeat transfer mode while dual address mode is set.

When the repeat area is specified as neither source nor destination address side, the open the same as the normal transfer mode operation shown in figure 10.8. In this case, a repeat end interrupt can also be requested to the CPU when the repeat size of transfers is comp

Operation when the repeat area is specified to the source side



Figure 10.9 Operations in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. U Gbytes can be specified as total transfer size by DTCR. The block size can be specified in up to 64 k data access size.

While one block of data is being transferred, transfer requests from other channels are sur. When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the block area returns to the transfer start address who block size of data is completed. When the block area is specified as neither source nor de address side, the operation continues without returning the address to the transfer start ad repeat size end interrupt can be requested.

The $\overline{\text{TEND}}$ signal is output every time 1-block data is transferred in the last DMA transfer

When an interrupt request by an extended repeat area overflow is used in block transfer resettings should be selected carefully. For details, see section 10.5.5, Extended Repeat Are Function.

Rev. 2.00 Oct. 20, 2009 Page 316 of 1340

REJ09B0499-0200






Figure 10.10 Operations in Block Transfer Mode




Figure 10.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)




Figure 10.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)

REJ09B0499-0200



DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mo

Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module inte used as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module reselect register (DMRSR). The activation sources are specified to the individual channels 10.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected activation source can generate an interrupt request simultaneously to the CPU or DTC. I refer to section 7, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt contro

a DMA transfer. If multiple channels use a single transfer request as an activation source the channel having priority is activated, the interrupt request flag is cleared. In this case, channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 1, the interrupt request flag is automatically

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not req transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source. cleared to 0 before writing 1 to the DTE bit.



	_	
RXI0 (receive data full interrupt for SCI channel 0)	SCI_0	14
TXI0 (transmit data empty interrupt for SCI channel 0)	SCI_0	14
RXI1 (receive data full interrupt for SCI channel 1)	SCI_1	14
TXI1 (transmit data empty interrupt for SCI channel 1)	SCI_1	15
RXI2 (receive data full interrupt for SCI channel 2)	SCI_2	15
TXI2 (transmit data empty interrupt for SCI channel 2)	SCI_2	15
RXI4 (receive data full interrupt for SCI channel 4)	SCI_4	16
TXI4 (transmit data empty interrupt for SCI channel 4)	SCI_4	16
TGI6A (TGI6A input capture/compare match)	TPU_6	16
TGI7A (TGI7A input capture/compare match)	TPU_7	16
TGI8A (TGI8A input capture/compare match)	TPU_8	17
TGI9A (TGI9A input capture/compare match)	TPU_9	17
TGI10A (TGI10A input capture/compare match)	TPU_10	18
TGI11A (TGI11A input capture/compare match)	TPU_11	18
RXI5 (receive data full interrupt for SCI channel 5)	SCI_5	22
TXI5 (transmit data empty interrupt for SCI channel 5)	SCI_5	22
RXI6 (receive data full interrupt for SCI channel 6)	SCI_6	2
TXI6 (transmit data empty interrupt for SCI channel 6)	SCI_6	2
USBINTN0 (EP1FIFO full interrupt)	USB	2
USBINTN1 (EP2FIFO empty interrupt)	USB	2
ADI1 (conversion end interrupt for A/D converter unit 1)	A/D_1	2

RENESAS

TPU_5

1

TGI5A (TGI5A input capture/compare match)

REJ09B0499-0200

ICR bit to 1 for the corresponding pin. For details, see section 13, I/O Ports.

10.5.4 Bus Access Modes

There are two types of bus access modes: cycle stealing and burst.

When an activation source is the auto request, the cycle stealing or burst mode is selected DTF0 in DMDR. When an activation source is the on-chip module interrupt or external the cycle stealing mode is selected.

(1) Cycle Stealing Mode

In cycle stealing mode, the DMAC releases the bus every time one unit of transfers (byt longword, or 1-block size) is completed. After that, when a transfer is requested, the DM obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

When a transfer is requested to another channel during a DMA transfer, the DMAC rele bus and then transfers data for the requested channel. For details on operations when a transfer to multiple channels, see section 10.5.8, Priority of Channels.

Bus released temporarily for the CPU

Figure 10.13 Example of Timing in Cycle Stealing Mode

(2) Burst Access Mode

In burst mode, once it takes the bus, the DMAC continues a transfer without releasing the the transfer end condition is satisfied. Even if a transfer is requested from another channel priority, the transfer is not stopped once it is started. The DMAC releases the bus in the nafter the transfer for the channel in burst mode is completed. This is similarly to operation stealing mode. However, setting the IBCCS bit in BCR2 of the bus controller makes the release the bus to pass the bus to another bus master.

In block transfer mode, the burst mode setting is ignored (operation is the same as that in mode during one block of transfers). The DMAC is always operated in cycle stealing mo

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the D cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a repearend, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the trans

Figure 10.14 shows an example of timing in burst mode.




Figure 10.14 Example of Timing in Burst Mode

Rev. 2.00 Oct. 20, 2009 Page 322 of 1340

REJ09B0499-0200



The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DAR DACR. The extended repeat area sizes for each side can be specified independently.

to the CPU when the contents of the address register reach the end address of the extended area. When an overflow on the extended repeat area set in DSAR occurs while the SAR DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an exceptatarea overflow is requested to the CPU. When the DARIE bit in DACR is set to 1 overflow on the extended repeat area set in DDAR occurs, meaning that the destination

target. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer

A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be




Figure 10.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, th following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addre register must be set so that the block size is a power of 2 or the block size boundary is all the extended repeat area boundary. When an overflow on the extended repeat area occurs transfer of one block, the interrupt by the overflow is suspended and the transfer overruns.

Rev. 2.00 Oct. 20, 2009 Page 324 of 1340 REJ09B0499-0200






Figure 10.16 Example of Extended Repeat Area Function in Block Transfer




Figure 10.17 Address Update Method

In item (a), Address fixed, the transfer source or destination address is not updated indica same address.

In item (b), Increment or decrement by 1, 2, or 4, the transfer source or destination address incremented or decremented by the value according to the data access size at each transfer word, or longword can be specified as the data access size. The value of 1 for byte, 2 for 4 for longword is used for updating the address. This operation realizes the data transfer processecutive areas.

In item (c), Offset addition, the address update does not depend on the data access size. T specified by DOFR is added to the address every time the DMAC transfers data of the da size.

Rev. 2.00 Oct. 20, 2009 Page 326 of 1340 REJ09B0499-0200






Figure 10.18 Operation of Offset Addition

In figure 10.18, the offset addition is selected as the transfer source address update and or decrement by 1, 2, or 4 is selected as the transfer destination address. The address up that data at the address which is away from the previous transfer source address by the cread from. The data read from the address away from the previous address is written to consecutive area in the destination side.




Figure 10.19 XY Conversion Operation Using Offset Addition in Repeat Transfe

In figure 10.19, the source address side is specified to the repeat area by DACR and the caddition is selected. The offset value is set to $4 \times$ data access size (when the data access slongword, H'00000010 is set in DOFR, as an example). The repeat size is set to $4 \times$ data size (when the data access size is longword, the repeat size is set to $4 \times 4 = 16$ bytes, as a example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the RPTIE bit in DACR is set to 1 and the resize of transfers is completed.

Rev. 2.00 Oct. 20, 2009 Page 328 of 1340




Figure 10.20 XY Conversion Flowchart Using Offset Addition in Repeat Transf

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Total Register during Divini Transfer

the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTC BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMDR

The DMAC registers are updated by a DMA transfer. The value to be updated differs acc

(1) DMA Source Address Register

When the transfer source address set in DSAR is accessed, the contents of DSAR are out then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When S SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added w offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT0 the address is decremented. The size of increment or decrement depends on the data access.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 an = B'00, the data access size is byte and the address is incremented or decremented by 1. V DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and address is incremented or decremented by 4. Even if the access data size of the source adword or longword, when the source address is not aligned with the word or longword bout the read bus cycle is divided into byte or word cycles. While data of one word or one long being read, the size of increment or decrement is changing according to the actual data act for example, +1 or +2 for byte or word data. After one word or one longword of data is readdress when the read cycle is started is incremented or decremented by the value accord bits SAT1 and SAT0.

(2) DMA Destination Address Register

When the transfer destination address set in DDAR is accessed, the contents of DDAR a and then are updated to the next address.

The increment or decrement can be specified by bits DAT1 and DAT0 in DACR. When and DAT0 = B'00, the address is fixed. When DAT1 and DAT0 = B'01, the address is at the offset. When DAT1 and DAT0 = B'10, the address is incremented. When DAT1 and B'11, the address is decremented. The incrementing or decrementing size depends on the access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 a = B'00, the data access size is byte and the address is incremented or decremented by 1. DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword address is incremented or decremented by 4. Even if the access data size of the destination is word or longword, when the destination address is not aligned with the word or longword or longword of data is being written, the incrementing or decrementing size is changing act the actual data access size, for example, +1 or +2 for byte or word data. After the one word or decremented by the value according to bits SAT1 and SAT0.

In block or repeat transfer mode, when the block or repeat size of data transfers is comp the block or repeat area is specified to the destination address side, the destination addre to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation followetting. The upper address bits are fixed and is not affected by the address update.



Rev. 2.00 Oct. 20, 2009 Page

While data is being transferred, all the bits of DTCR may be changed. DTCR must be according words. If the upper word and lower word are read separately, incorrect data may be resince the contents of DTCR during the transfer may be updated regardless of the access be CPU. Moreover, DTCR for the channel being transferred must not be written to.

When a conflict occurs between the address update by DMA transfer and write access by the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DTC write access by the CPU (other than 0), the CPU has priority in writing to DTCR. However, transfer is stopped.

(4) DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as BK bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size ar size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the bl and repeat size and its value is decremented every transfer by 1. When the BKSZ value is change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded int BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.



- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- · Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is processed (except for the DTE bit). When changing the register settings after writing 0 to the DTE confirm that the DTE bit has been cleared to 0.

Figure 10.21 show the procedure for changing the register settings for the channel being transferred.




Figure 10.21 Procedure for Changing Register Setting For Channel being Tran

bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of I transfer.

(7) ERRF Bit in DMDR

address error or an NMI interrupt has occurred regardless of whether or not the DMAC is operation.

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all the channels to stop a transfer. In addition, it sets the ERRF bit in DMDR 0 to 1 to indicate the transfer.

However, when the DMAC is in the module stop state, the ERRF bit is not set to 1 for ad errors or the NMI.

(8) ESIF Bit in DMDR

is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are set transfer escape interrupt is requested to the CPU or DTC.

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area of

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 10.8, Interrupt Sources.

RENESAS

For details on interrupts, see section 10.8, Interrupt Sources.

10.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel3. Table 10.6 shows the priority levels among the DMAC channels.

Table 10.6 Priority among DMAC Channels

Channel	Pr
Channel 0	Hiç
Channel 1	<u> </u>
Channel 2	<u> </u>
Channel 3	Lo

The channel having highest priority other than the channel being transferred is selected transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.



Rev. 2.00 Oct. 20, 2009 Page




Figure 10.22 Example of Timing for Channel Priority

Rev. 2.00 Oct. 20, 2009 Page 336 of 1340






Figure 10.23 Example of Bus Timing of DMA Transfer




Figure 10.24 Example of Transfer in Normal Transfer Mode by Cycle Steali

In figures 10.25 and 10.26, the $\overline{\text{TEND}}$ signal output is enabled and data is transferred in I from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal t mode by cycle stealing.

In figure 10.25, the transfer source (DSAR) is not aligned with a longword boundary and transfer destination (DDAR) is aligned with a longword boundary.

In figure 10.26, the transfer source (DSAR) is aligned with a longword boundary and the destination (DDAR) is not aligned with a longword boundary.

Rev. 2.00 Oct. 20, 2009 Page 338 of 1340





Figure 10.25 Example of Transfer in Normal Transfer Mode by Cycle Stea (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 10.26 Example of Transfer in Normal Transfer Mode by Cycle Stea (Transfer Destination DDAR = Odd Address and Destination Address Decrei




Figure 10.27 Example of Transfer in Normal Transfer Mode by Burst Acce

Rev. 2.00 Oct. 20, 2009 Page 340 of 1340 REJ09B0499-0200







Figure 10.28 Example of Transfer in Block Transfer Mode

Rev. 2.00 Oct. 20, 2009 Page

receiving the next transfer request resumes and then a low level of the \overline{DREQ} signal is de This operation is repeated until the transfer is completed.




- request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
 [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bound started to detect a high level of the Boundary started t
- DREQ signal.

 [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the write (A low level of the DREQ signal is detected at the rising edge of the Bø signal and a transfer request is held. This is the same transfer request is held.

Figure 10.29 Example of Transfer in Normal Transfer Mode Activated by DREQ Falling Edge

Rev. 2.00 Oct. 20, 2009 Page 342 of 1340





- request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bø signal is started to detect a high leve
- [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the wi (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the

Figure 10.30 Example of Transfer in Block Transfer Mode Activated by DREO Falling Edge

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

DMA read DMA write DMA read DMA write Bus released cycle Bus released cycle cycle cycle Вφ DREQ Address bus DMA Wait Write Read Wait Read operation Duration of transfer Duration of transfer Channel request disabled request disabled Min. of 3 cycles Min. of 3 cycles [1] [2] [3] [5] [6] [7] Transfer request enable resumed Transfer request enabl

After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started.


[4][7] Transfer request enable is resumed after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the si

Figure 10.31 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level

Rev. 2.00 Oct. 20, 2009 Page 344 of 1340






- [3][6] A DMA cycle is started.
 - [4][7] Transfer request enable is resumed after completion of the write cycle.
 - (A low level of the $\overline{\text{DREQ}}$ signal is detected at the rising edge of the B ϕ signal and a transfer request is held. This is the same

Figure 10.32 Example of Transfer in Block Transfer Mode Activated by $\overline{\text{DREQ}}$ Low Level



Rev. 2.00 Oct. 20, 2009 Page

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the wrand then a low level of the \overline{DREQ} signal is detected. This operation is repeated until the transfer completed.



[4][7] Transfer request enable is resumed one cycle after completion of the write cycle.

Figure 10.33 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level with NRD = 1

(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the sa

Rev. 2.00 Oct. 20, 2009 Page 346 of 1340

[3][6] A DMA cycle is started.






Figure 10.34 Example of Transfer in Single Address Mode (Byte Read)

Rev. 2.00 Oct. 20, 2009 Page





Figure 10.35 Example of Transfer in Single Address Mode (Byte Write)



operation is repeated until the transfer is completed.



[1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bø signal and a

[2][5] The DMAC is activated and the transfer request is cleared.


[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bø signal is started to detect a high level of DREQ signal

[4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle. (A low level of the DREQ signal is detected at the rising edge of the B\(\theta\) signal and a transfer request is held. This is the sa

Figure 10.36 Example of Transfer in Single Address Mode Activated by DREQ Falling Edge

RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09 •



- 1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a trequest is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the single cycle.

(A low level of the $\overline{\text{DREQ}}$ signal is detected at the rising edge of the B ϕ signal and a transfer request is held. This is the same


Figure 10.37 Example of Transfer in Single Address Mode Activated by $\overline{\text{DREQ}}$ Low Level

Rev. 2.00 Oct. 20, 2009 Page 350 of 1340

REJ09B0499-0200

RENESAS

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the trans request is cleared. Receiving the next transfer request resumes after one cycle of the transfer request resumes after the cycle of the transfer request resumes after the cycle of the request duration inserted by NRD = 1 on completion of the single cycle and then a low l DREQ signal is detected. This operation is repeated until the transfer is completed.



- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed one cycle after completion of the single cycle.
 - (A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the s

Figure 10.38 Example of Transfer in Single Address Mode Activated by \overline{DREQ} Low Level with NRD = 1



Rev. 2.00 Oct. 20, 2009 Page

(2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a to size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMDR is to 0 and the ESIF bit in DMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requested transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disabled the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value re A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specified data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.

RENESAS

When an overflow on the extended repeat area occurs while the extended repeat area is and the SARIE or DARIE bit in DACR is set to 1, an interrupt by an extended repeat are overflow is requested. When the interrupt is requested, the DMA transfer is terminated, bit in DMDR is cleared to 0, and the ESIF bit in DMDR is set to 1.

In dual address mode, even if an interrupt by an extended repeat area overflow occurs dread cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow occurs block transfer, the remaining data is transferred. The transfer is not terminated by an extrepeat area overflow interrupt unless the current transfer is complete.

(5) Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after th DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.



transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle for transfer unit.

(b) Block Transfer Mode

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, oper not guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This in normal transfer mode.

When an address error occurs, the DTE bits for all the channels are cleared to 0 and the E in DMDR_0 is set to 1. When an address error occurs during a DMA transfer, the transfe

(7) Transfer End by Address Error

forced to stop. To perform a DMA transfer after an address error occurs, clear the ERRF and then set the DTE bits for the channels.

The transfer end timing after an address error is the same as that after an NMI interrupt.

(8) Transfer End by Hardware Standby Mode or Reset

The DMAC is initialized by a reset and a transition to the hardware standby mode. A DM transfer is not guaranteed.

RENESAS

The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits C CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU h over the DMAC, a transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and the transfer request for the corresponding channel is masked and channel is masked activated. When another channel has priority over or the same as the CPU, a transfer rec received regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears to suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.



of a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DM transfer are consecutively performed. For this duration, since the DMAC has priority ove CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus con register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, be of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by s IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not sep For details, see section 9, Bus Controller (BSC).

A conflict may occur between external space access of the DMAC, and the EXDMAC cy external bus release cycle. Even if a burst or block transfer is performed by the DMAC, t

transfer is stopped temporarily and the EXDMAC cycle or external bus release cycle is in the BSC according to the external bus priority (when the CPU external access and the DT external access do not have priority over a DMAC transfer, the transfers are not operated DMAC releases the bus).

Since the read and write cycles are not separated, the bus is not released.

An internal space (on-chip memory and internal I/O registers) access of the DMAC, and

In dual address mode, the DMAC releases the external bus after the external space write

EXDMAC cycle or external bus release cycle may be performed at the same time.

RENESAS

	Interrupt by channel 1 extended repeat area overflow on destination add
DMEEND2	Interrupt by channel 2 transfer size error
	Interrupt by channel 2 repeat size end
	Interrupt by channel 2 extended repeat area overflow on source address
	Interrupt by channel 2 extended repeat area overflow on destination add
DMEEND3	Interrupt by channel 3 transfer size error
	Interrupt by channel 3 repeat size end
	Interrupt by channel 3 extended repeat area overflow on source address
	Interrupt by channel 3 extended repeat area overflow on destination add

DMDR. The DMEEND interrupt sources are not distinguished. The priority among char decided by the interrupt controller and it is shown in table 10.7. For details, see section

Transfer end interrupt by channel 2 transfer counter

Transfer end interrupt by channel 3 transfer counter

Interrupt by channel 0 extended repeat area overflow on source address Interrupt by channel 0 extended repeat area overflow on destination address

Interrupt by channel 0 transfer size error Interrupt by channel 0 repeat size end

Interrupt by channel 1 transfer size error

DMTEND2

DMTEND3

DMEEND0

DMEEND1

Controller.



An interrupt other than the transfer end interrupt by the transfer counter is generated whe ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied b transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed be DTCR value is less than the data access size, meaning that the data access size of transfer be performed. In block transfer mode, the block size is compared with the DTCR value for transfer error decision.

A repeat size end interrupt is generated when the next transfer is requested after completi repeat size of transfers in repeat transfer mode. Even when the repeat area is not specified address register, the transfer can be stopped periodically according to the repeat size. At t when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1.

An interrupt by an extended repeat area overflow on the source and destination addresses generated when the address exceeds the extended repeat area (overflow). At this time, wh transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 10.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, clear DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfer setting the DTE bit in DMDR after setting the register. Figure 10.40 shows procedure to the transfer by clearing an interrupt.





Figure 10.39 Interrupt and Interrupt Sources




Figure 10.40 Procedure Example of Resuming Transfer by Clearing Interrupt

Rev. 2.00 Oct. 20, 2009 Page



enters the module stop state. However, when a transfer for a channel is enabled or wh

interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0,

DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13. When the clock is stopped, the DMAC registers cannot be accessed. However, the fol

register settings are valid in the module stop state. Disable them before entering the m stop state, if necessary.

- TENDE bit in DMDR is 1 (the TEND signal output enabled)
- DACKE bit in DMDR is 1 (the DACK signal output enabled)
- 3. Activation by DREQ Falling Edge The DREQ falling edge detection is synchronized with the DMAC internal operation.
 - A. Activation request waiting state: Waiting for detecting the \overline{DREQ} low level. A tra 2. is made.
 - B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made. C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transition
 - made. After a DMAC transfer enabled, a transition to 1. is made. Therefore, the \overline{DREQ} sign
- sampled by low level detection at the first activation after a DMAC transfer enabled. 4. Acceptation of Activation Source
- At the beginning of an activation source reception, a low level is detected regardless of setting of DREQ falling edge or low level detection. Therefore, if the DREQ signal is

When the DMAC is activated, clear the DREQ signal of the previous transfer.

low before setting DMDR, the low level is received as a transfer request.

Up to 4-Gbyte address space accessible

selected.

- Selection of byte, word, or longword transfer data length
- - Total transfer size of up to 4 Gbytes (4,294,967,295 bytes) Selection of free-running mode (with no total transfer size specified)
- Selection of auto-requests or external requests for activating the EXDMAC Auto-request: Activation from the CPU (Cycle steal mode or burst mode can be sele
- External request: Low level sensing or falling edge sensing for the EDREQ signal ca
 - Only channel 0 or 1 can accept external requests.
- Selection of dual address mode or single address mode
- Dual address mode: Both the transfer source and destination addresses are specified data. Single address mode: The EDACK signal is used to access the transfer source or des
 - peripheral device and the address of the other device is specified to transfer data. Only channel 0 or 1 can be selected for single address mode.
- Normal, repeat, block, or cluster transfer (only for the EXDMAC) can be selected as mode
- Normal transfer mode: One byte, one word, or one longword data is transferred at a
 - transfer request Repeat transfer mode:

One byte, one word, or one longword data is transferred at a transfer request

Repeat size of data is transferred and then a transfer address

Up to 64-Kbyte transfers can be set as repeat size (65,536

the transfer start address

bytes/words/longwords)

Selection of address update methods: Increment/decrement by 1, 2 or 4, fixed, or offs addition

When offset addition is used to update addresses, the mid-addresses can be skipped d

- transfer.
- Transfer of word or longword data to addresses beyond each data boundary Data can be divided into an optimal data size (byte or word) according to addresses w
 - transferring data. Two kinds of interrupts requested to the CPU

Transfer end interrupt: Requested after the number of data set by the transfer counter completely transferred

Transfer escape end interrupt: Requested when the remaining transfer size is smaller to size set for a single transfer request, after a repeat-size transfer is completed, or when extended repeat area overflow occurs.

- Acceptance of a transfer request can be reported to an external device via the EDRAK (only for the EXDMAC). • Operation of EXDMAC, connected to a dedicated bus, in parallel with a bus master s
- CPU, DTC, or DMAC (only for the EXDMAC).
- Module stop state can be set.

Rev. 2.00 Oct. 20, 2009 Page 362 of 1340




Figure 11.1 Block Diagram of EXDMAC

	acknowledge		Саграг	channel 0 external reque acceptance and start of e
	EXDMA transfer request 1	EDREQ1	Input	Channel 1 external reque
	EXDMA transfer acknowledge 1	EDACK1	Output	Channel 1 single address acknowledge
	EXDMA transfer end 1	ETEND1	Output	Channel 1 transfer end
	EDREQ1 acceptance acknowledge	EDRAK1	Output	Notification to external de channel 1 external reque acceptance and start of e

RENESAS

EDRAK0

Output

Notification to external de

EDREQ0 acceptance

1

Rev. 2.00 Oct. 20, 2009 Page 364 of 1340

- EADMA BIOCK SIZE register_0 (EDBSR_0)
- EXDMA mode control register_0 (EDMDR_0)
- EMDIVIT mode control register_0 (EDIVIDIC_0)
- EXDMA address control register_0 (EDACR_0)

Channel 1

- EXDMA source address register_1 (EDSAR_1)
- EXDMA destination address register_1 (EDDAR_1)
- EXDMA offset register_1 (EDOFR_1)
- EXDMA transfer count register_1 (EDTCR_1)
- EXDMA block size register_1 (EDBSR_1)
- EXDMA mode control register_1 (EDMDR_1)
- EXDMA address control register_1 (EDACR_1)

Channel 2

- EXDMA source address register_2 (EDSAR_2)
- EXDMA destination address register_2 (EDDAR_2)
- EXDMA offset register_2 (EDOFR_2)
- EXDMA transfer count register_2 (EDTCR_2)
- EXDMA block size register_2 (EDBSR_2)
- EXDMA mode control register_2 (EDMDR_2)
- EXDMA address control register_2 (EDACR_2)

Common register

• Cluster buffer registers 0 to 7 (CLSBR0 to CLSBR7)

Rev. 2.00 Oct. 20, 2009 Page 366 of 1340

REJ09B0499-0200



Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
	U	· ·						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Rev. 2.00 Oct. 20, 2009 Page 368 of 1340

REJ09B0499-0200



Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
Initial Value R/W	0 R/W							
						-		
R/W	R/W	R/W	R/W	R/W	R/W	R/W		
R/W Bit	R/W	R/W	R/W	R/W	R/W	R/W		

EDTCR can be read at all times by the CPU. When reading EDTCR for a channel on whi EXDMA transfer processing is in progress, a longword-size read must be executed. Do n to EDTCR for a channel on which EXDMA transfer is in progress.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	- 1
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	- 1
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 370 of 1340 REJ09B0499-0200

RENESAS

Bit Name	Э	BKSZ15	BKSZ14	BKSZ1	3	BKSZ12	BKSZ11	BKSZ10	BKSZ9	E
Initial Va	lue	0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W		R/W	R/W	R/W	R/W	
Bit		7	6	5		4	3	2	1	
Bit Name	е	BKSZ7	BKSZ6	BKSZ5	5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	E
Initial Va	lue	0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W		R/W	R/W	R/W	R/W	
			Initial							
Bit	Bit	Name	value	R/W	De	scription	ו			
31 to 16	31 to 16 BKSZH31 to BKSZH16		All 0	R/W	Se	ts the rep	eat size, b	olock size,	or cluster	siz
					wo set	ord-, or on t to H'000	e bits are so the longwork to, the max the bits are a	d-size is s kimum valt	et. When t ues are se	hes t (s
15 to 0	BKSZ15 to BKSZ0		All 0	R/W	blo de the	ock size, o cremente e remainir	IA operation cluster so d by one end size bed the same	ize is indice each time comes zero	cated. The of a data troo, the BKS	va an: SZH

R/W

Bit

R/W

Bit

Bit Name

Initial Value

R/W

23

BKSZH23

0

R/W

15

R/W

22

BKSZH22

0

R/W

14

R/W

21

BKSZH21

0

R/W

13

R/W

20

BKSZH20

0

R/W

12

R/W

19

BKSZH19

0

R/W

11

R/W

18

BKSZH18

0

R/W

10

R/W

17

BKSZH17

0

R/W

9



when writing.

11.3.6 EXDMA Mode Control Register (EDMDR)

EDMDR controls EXDMAC operations.

• EDMDR_0

31	30	29	28	27	26	25	
DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD		
0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	
23	22	21	20	19	18	17	
ACT				ERRF	_	ESIF	
0	0	0	0	0	0	0	
R	R	R	R	R/(W)*	R	R/(W)*	R/
15	14	13	12	11	10	9	
DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	
0	0	0	_	_	0	0	
	· ·	U	U	U	U	•	i i
R/W	R/W	R/W	R/W	R/W	R	R/W	F
R/W 7	•			•		•	F
	R/W	R/W	R/W	R/W	R	R/W	ED
7	R/W 6	R/W	R/W	R/W	R 2	R/W	ED
	DTE 0 R/W 23 ACT 0 R 15 DTSZ1	DTE EDACKE 0 0 R/W R/W 23 22 ACT — 0 0 R R 15 14 DTSZ1 DTSZ0	DTE EDACKE ETENDE 0 0 0 R/W R/W R/W 23 22 21 ACT — — 0 0 0 R R R 15 14 13 DTSZ1 DTSZ0 MDS1	DTE EDACKE ETENDE EDRAKE 0 0 0 0 R/W R/W R/W R/W 23 22 21 20 ACT — — — 0 0 0 0 R R R R 15 14 13 12 DTSZ1 DTSZ0 MDS1 MDS0	DTE EDACKE ETENDE EDRAKE EDREQS 0 0 0 0 0 R/W R/W R/W R/W R/W 23 22 21 20 19 ACT — — — ERRF 0 0 0 0 0 R R R R R/(W)* 15 14 13 12 11 DTSZ1 DTSZ0 MDS1 MDS0 TSEIE	DTE EDACKE ETENDE EDRAKE EDREQS NRD 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W 23 22 21 20 19 18 ACT — — — ERRF — 0 0 0 0 0 0 R R R R/(W)* R 15 14 13 12 11 10 DTSZ1 DTSZ0 MDS1 MDS0 TSEIE —	DTE EDACKE ETENDE EDRAKE EDREQS NRD — 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R R 17 ACT — — — ERRF — ESIF 0 0 0 0 0 0 0 0 R R R R/(W)* R R/(W)* 15 14 13 12 11 10 9 DTSZ1 DTSZ0 MDS1 MDS0 TSEIE — ESIE

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

Rev. 2.00 Oct. 20, 2009 Page 372 of 1340

REJ09B0499-0200

RENESAS

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	_	_	_	EDMAP2	EDMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.



Rev. 2.00 Oct. 20, 2009 Page REJ09

transfer.

If this bit is cleared to 0 during an EXDMA ope block transfer mode, this bit is cleared to 0 on completion of the currently executing one-bloc transfer. When this bit is cleared to 0 during ar operation in cluster transfer mode, this bit is cl 0 on completion of the currently executing one

> this bit is automatically cleared to 0 and transfe terminated. Do not change the operating mode, transfer m

> If an external source that ends (aborts) transfe

other parameters while this bit is set to 1.

- 0: Data transfer disabled
- 1: Data transfer enabled (during an EXDMA or

[Clearing conditions]

- When transfer of the total transfer size spe ends
- When operation is halted by a repeat size of

interrupt

 When operation is halted by an extended remaining the companies. area overflow interrupt

When operation is halted by a transfer size

- When 0 is written to terminate transfer In block transfer mode, the value written is after one-block transfer ends.
- In cluster transfer mode, the value written i effective after one-cluster transfer ends.
- When an address error or NMI interrupt oc
- Reset, hardware standby mode

Rev. 2.00 Oct. 20, 2009 Page 374 of 1340

				This bit should be set to 0 for EDMDR_2 or E
				0: EDRAK pin output disabled
				1: EDRAK pin output enabled
27	EDREQS	0	R/W	EDREQ Select
				Selects whether a low level or the falling edge EDREQ signal used in external request mode detected.
				This bit should be set to 0 for EDMDR_2 or E
				0: Low-level detection
				 Falling edge detection (the first transfer is on a low level after a transfer is enabled.)

R/W

R/W

25, 24 All 0 R Reserved They are always read as 0 and cannot be mo

0

28

26

EDRAKE

NRD

0

progress.

Next Request Delay

accepted.

Enables or disables output from the ETEND p This bit should be set to 0 for EDMDR_2 or E

Enables or disables output from the EDRAK

Selects the timing of the next transfer reques

0: Next transfer request starts to be accepted transfer of the bus cycle in progress ends. 1: Next transfer request starts to be accepted cycle of Bo from the completion of the bus

Rev. 2.00 Oct. 20, 2009 Page

REJ09

0: ETEND pin output disabled 1: ETEND pin output enabled

EDRAK Pin Output Enable

19	ERRF	0	R/(W)*	System Error Flag
				Flag that indicates the occurrence of an address or NMI interrupt. This bit is only enabled in EDI When this bit is set to 1, write to the DTE bit for channels is disabled. This bit is reserved in EDI to EDMDR_3. They are always read as 0 and 0 be modified.
				0: Address error or NMI interrupt is not general
				1: Address error or NMI interrupt is generated
				[Clearing condition]
				• Writing 0 to ERRF after reading ERRF = 1
				[Setting condition]
				When an address error or NMI interrupt occ
				However, when an address error or an NMI int has been generated in EXDMAC module stop this bit is not set to 1.
18	_	0	R	Reserved
				They are always read as 0 and cannot be mod

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 376 of 1340

RENESAS

is generated 16 **DTIF** 0 R/(W)* Data Transfer Interrupt Flag Flag indicating that a transfer end interrupt re occurred by the transfer counter. 0: Transfer end interrupt request is not generate the transfer counter 1: Transfer end interrupt request is generated transfer counter [Clearing conditions] Writing 1 to the DTE bit Writing 0 to DTIF while reading DTIF = 1 [Setting condition] When EDTCR becomes 0 and transfer ha 15 DTSZ1 R/W Data Access Size 1 and 0 0 14 DTSZ0 0 R/W Selects the data access size. 00: Byte-size (8 bits) 01: Word-size (16 bits) 10: Longword-size (32 bits) 11: Setting prohibited Rev. 2.00 Oct. 20, 2009 Page RENESAS

Writing 0 to ESIF while reading ESIF = 1

Transfer size error interrupt request is ger Repeat size end interrupt request is gene Extended repeat area overflow end interru

[Setting conditions]

request. When this bit is set to 1 and the transfer count becomes smaller than the data access size for transfer request by EXDMAC transfer, the DTE cleared to 0 by the next transfer request. At the time, the ESIF bit is set to 1 to indicate that a t size error interrupt request is generated. When cluster transfer read/write address mode specified, this bit should be set to 1. Transfer size error interrupt request occurs in t following conditions: In normal transfer and repeat transfer mod

- - total transfer size set in EDTCR is smaller data access size In block transfer mode, the total transfer size
- EDTCR is smaller than the block size In cluster transfer mode, the total transfer s
- EDTCR is smaller than the cluster size 0: Transfer size error interrupt request disable
- 1: Transfer size error interrupt request enabled

Reserved

They are always read as 0 and cannot be mod

0

R

Rev. 2.00 Oct. 20, 2009 Page 378 of 1340 RENESAS

10

				· · · · · · · · · · · · · · · · · · ·
				0: Transfer end interrupt request disabled
				1: Transfer end interrupt request enabled
7	DTF1	0	R/W	Data Transfer Factor 1 and 0
6	DTF0	0	R/W	Selects a source to activate EXDMAC. For e requests, a sampling method is selected by tedescores.
				External requests should not be selected for or EDMDR_3.
				00: Auto-request (cycle steal mode)
				01: Auto-request (burst mode)
				10: Setting prohibited
				11: External request
5	_	0	R/W	Reserved
				The initial value should not be changed.

R/W

8

DTIE

0

Data Transfer Interrupt Enable

Enables or disables a transfer end interrupt re the transfer counter. When this bit is set to 1 DTIF bit is set to 1, a transfer end interrupt is to the CPU or DTC. The transfer end interrup is canceled by clearing this bit or the DTIF bit

Rev. 2.00 Oct. 20, 2009 Page

Only 0 can be written to these bits after 1 is read to clear the flag. Note:

independently for each channel. This bit is ena when the CPUPCE bit in CPUPCR is 1.

000: Priority level 0 (lowest)

111: Priority level 7 (highest)

001: Priority level 1 010: Priority level 2 011: Priority level 3 100: Priority level 4 101: Priority level 5 110: Priority level 6

Rev. 2.00 Oct. 20, 2009 Page 380 of 1340 RENESAS

Initial	Value	0	0		0	0	0	0	0	
R/W		R/W	R		R	R/W	R/W	R/W	R/W	
Bit	Bit	Name	Initial value	R/W		Description				
31	AM	IS	0	R/W		Address Mod	de Select			
						Selects single When single valid due to t	address	mode is s	elected, \overline{E}	DAG
						0: Dual addre	ess mode	:		
						1: Single add	dress mod	de		
30	DIF	RS	0	R/W		Single Addre	ess Direct	ion Select		
						Specifies the mode. In dua bit is ignored	al address			~
						In cluster tra be the source device with I	e or desti	•		
						0: EDSAR tra	ansferred	as a sour	ce addres	ss

R/W

13

0

R

R/W

12

SARA4

0

R/W

4

DARA4

11

SARA3

0

R/W

3

DARA3

R

10

SARA2

0

R/W

2

DARA2

R/W

9

SARA1

0

R/W

1

DARA1

R/W

Bit

R/W

Bit

Bit Name

Bit Name

Initial Value

15

SARIE

0

R/W

7

DARIE

14

0

R

1: EDDAR transferred as a destination address

				Even if the repeat area is not specified (ARS1, B'10), the repeat size end interrupt can be required the end of a repeat-size transfer.
				When this bit is set to 1 and the next transfer s generated at the end of a block- or cluster-size in block transfer or cluster transfer mode, the EDMDR is cleared to 0. At the same time, the in EDMDR is set to 1 to indicate that the repea end interrupt is requested.
				0: Repeat size end interrupt request disabled
				1: Repeat size end interrupt request enabled
25	ARS1	0	R/W	Area Select 1 and 0
24	ARS0	0	R/W	Select the block area or repeat area in block to repeat transfer or cluster transfer mode.
				00: Block area/repeat area on the source addr
				01: Block area/repeat area on the destination a

side

Reserved

11: Setting prohibited

10: Block area/repeat area not specified

They are always read as 0 and cannot be mod

All 0

R



REJ09B0499-0200

23, 22

Rev. 2.00 Oct. 20, 2009 Page 382 of 1340

				11: Decremented (-1, -2, or -4 according to access size)
19, 18	_	All 0	R	Reserved
				They are always read as 0 and cannot be mo
17	DAT1	0	R/W	Destination Address Update Mode 1 and 0
16	DAT0	0	R/W	These bits specify incrementing/decrementing transfer destination address (EDDAR). When

ignored. 00: Fixed

01: Offset added

access size)

access size)

transfer source is not specified in EDDAR in address mode, the specification by these bits

10: Incremented (+1, +2, or +4 according to the

11: Decremented (-1, -2, or -4 according to

Rev. 2.00 Oct. 20, 2009 Page

when used together with block transfer mode, interrupt is requested at the end of a block-size If the DTE bit is set to 1 in EDMDR for the cha which transfer is terminated by an interrupt, tra be resumed from the state in which it ended.

> 0: Source address extended repeat area overf interrupt request disabled 1: Source address extended repeat area overf interrupt request enabled

When extended repeat area overflow results fr incrementing or decrementing an address, the address is the start address of the extended re area in the case of address incrementing, or th address of the extended repeat area in the cas

If SARIE bit is set to 1, an interrupt can be requ when an extended repeat area overflow occurs

If a source address extended repeat area is no designated, the specification by this bit is ignor

14, 13	_	All 0	R	Reserved
				They are always read as 0 and cannot be mod
12	SARA4	0	R/W	Source Address Extended Repeat Area
11	SARA3	0	R/W	These bits specify the source address (EDSAF
10	SARA2	0	R/W	extended repeat area. The extended repeat are function updates the specified lower address be
9	SARA1	0	R/W	leaving the remaining upper address bits alway
8	SARA0	0	R/W	same. An extended repeat area size of 4 bytes
				Mbytes can be specified. The setting interval is power-of-two number of bytes.

Table 11.3 shows the settings and ranges of the extended repeat area. Rev. 2.00 Oct. 20, 2009 Page 384 of 1340

address decrementing.

REJ09B0499-0200

				interrupt request disabled
				Destination address extended repeat area interrupt request enabled
6, 5	_	All 0	R	Reserved
				They are always read as 0 and cannot be mo
4	DARA4	0	R/W	Destination Address Extended Repeat Area
3	DARA3	0	R/W	These bits specify the destination address (E
2	DARA2	0	R/W	extended repeat area.
1	DARA1	0	R/W	The extended repeat area function updates the specified lower address bits, leaving the remainstrates.
0	DARA0 0 R/W upper ac repeat a		R/W	upper address bits always the same. An exte repeat area size of 4 bytes to 128 Mbytes car specified. The setting interval is a power-of-tv
				When extended repeat area overflow results incrementing or decrementing an address, the address is the start address of the extended area in the case of address incrementing, or a start address incrementing.

occurs.

Rev. 2.00 Oct. 20, 2009 Page

address of the extended repeat area in the ca

If the DARIE bit is set to 1, an interrupt can be requested when an extended repeat area over

Table 11.3 shows the settings and ranges of

address decrementing.

extended repeat area.

When used together with block transfer mode interrupt is requested at the end of a block-siz If DTE bit is set to 1 in EDMDR for the channel which transfer is terminated by an interrupt, to be resumed from the state in which it ended. destination address extended repeat area is i designated, the specification by this bit is ignerated 0: Destination address extended repeat area

01000	Lower 8 bit (256-byte area) designated as extended repea
01001	Lower 9 bit (512-byte area) designated as extended repea
01010	Lower 10 bit (1-Kbyte area) designated as extended repea
01011	Lower 11 bit (2-Kbyte area) designated as extended repea
01100	Lower 12 bit (4-Kbyte area) designated as extended repea
01101	Lower 13 bit (8-Kbyte area) designated as extended repea
01110	Lower 14 bit (16-Kbyte area) designated as extended repe
01111	Lower 15 bit (32-Kbyte area) designated as extended repe
10000	Lower 16 bit (64-Kbyte area) designated as extended repe
10001	Lower 17 bit (128-Kbyte area) designated as extended rep
10010	Lower 18 bit (256-Kbyte area) designated as extended rep
10011	Lower 19 bit (512-Kbyte area) designated as extended rep
10100	Lower 20 bit (1-Mbyte area) designated as extended repea
10101	Lower 21 bit (2-Mbyte area) designated as extended repea
10110	Lower 22 bit (4-Mbyte area) designated as extended repea

Setting prohibited

Lower 6 bit (64-byte area) designated as extended repeat Lower 7 bit (128-byte area) designated as extended repeat

Lower 23 bit (8-Mbyte area) designated as extended repea

Lower 24 bit (16-Mbyte area) designated as extended repe

Lower 25 bit (32-Mbyte area) designated as extended repe

Lower 26 bit (64-Mbyte area) designated as extended repe

Lower 27 bit (128-Mbyte area) designated as extended rep

[Legend] X: Don't care

00110

00111

10111

11000

11001

11010

11011

111XX



In cluster transfer mode, the same CLSBR is used for all channels. When the CPU write to CLSBR conflicts with cluster transfer, the contents of transferred data are not guarant cluster transfer read/write address mode is specified and if another channel is set for clustransfer, the transferred data may be overwritten.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	Undefined	ι						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	Undefined	ι						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	Undefined	ι						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	Undefined	ι						

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Dual address mode	 Normal transfer mode Repeat transfer mode Block transfer mode External request* Offset addition Extended repear area function (Repeat size/block size 1 to 4 Gbytes, or no specification External request* Extended repear area function
Single address mode*	Direct data transfer to/from external devices using EDACK pin instead of source or destination address register Above transfer mode can be specified in addition to address register setting

One transfer possible in one bus cycle

and the transfer count is not restricted, allowing continuous transfer.

(Transfer mode variations are the same as in dual address mode.)

When the activation source is an auto-request, cycle steal mode or burst mode can be sele

When the total transfer size is not specified (EDTCR = H'00000000), the transfer counter

Note Only channel 0 or 1 can be selected.

Rev. 2.00 Oct. 20, 2009 Page 388 of 1340

EDSAR

Total transfer size: 1 to 4 Gbytes, or no specification Offset addition Extended repeat area function

ΕI

ΕĪ

ΕI

EDSAR/

EDACK

REJ09B0499-0200

		the CPU)
	•	External
		request*
Cluster transfer	_	
Read address mode		
(DIRS = 0)		
Cluster transfer	_	
Write address mode		
(DIRS = 1)		

Dual address mode

Extended repeat Written to area function the transfer destination Only channel 0 or 1 can be selected.

One access size

Total transfer size

1 to 4 Gbytes, or no

to 32 bytes

specification

Offset addition

(byte/word/longword)

the transier

source and

the transfer

destination

Read from

the transfer

source

EDSAR

written to

Note

(activated by

In cluster transfer mode, the specified cluster size is transferred in response to a single to request. The cluster size can be from one access size (byte, word, or longword) to 32 by

cluster transfer mode (dual address mode), block transfer mode (dual address mode) is u

With auto-requests, cycle steal mode is set.

a cluster, a cluster-size transfer is performed in burst transfer mode. With a cluster-size

Rev. 2.00 Oct. 20, 2009 Page

In a transfer operation, the data on the transfer source address is read in the first bus cycle written to the transfer destination address in the next bus cycle.

These consecutive read and write cycles are indivisible: another bus cycle (external access another bus master, refresh cycle, or external bus release cycle) does not occur between the cycles.

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR. is output for two consecutive bus cycles. When an idle cycle is inserted before the bus cy ETEND signal is also output in the idle cycle. The EDACK signal is not output.

Figure 11.2 shows an example of the timing in dual address mode and figure 11.3 shows address mode operation.




Figure 11.2 Example of Timing in Dual Address Mode

Rev. 2.00 Oct. 20, 2009 Page 390 of 1340 REJ09B0499-0200

RENESAS

In single address mode, the EDACK pin is used instead of EDSAR or EDDAR to transfidirectly between an external device and external memory. One transfer operation is exec

one bus cycle.

is also output in the idle cycle.

Only channel 0 or 1 can be selected for single address mode. In this mode, the data bus be the same as the data access size. For details on the data bus width, see section 9, Bus (BSC).

In this mode, the EXDMAC accesses the transfer source or transfer destination external

outputting the strobe signal (\overline{EDACK}) for the external device with \overline{DACK} , and at the sa accesses the other external device in the transfer by outputting an address. In this way, I transfer can be executed in one bus cycle. In the example of transfer between external man external device with \overline{DACK} shown in figure 11.4, data is output to the data bus by the device and written to external memory in the same bus cycle.

The transfer direction, that is whether the external device with \overline{DACK} is the transfer south.

external memory (EDSAR) to the external device with DACK when DIRS = 0, and from external device with \overline{DACK} to the external memory (EDDAR) when DIRS = 1. The sets source or destination address register not used in the transfer is ignored.

transfer destination, can be specified with the DIRS bit in EDACR. Transfer is performed

The \overline{EDACK} pin output is valid by the setting of EDACKE bit in EDMDR when single mode is selected. The \overline{EDACK} pin output is active-low.

 $\overline{\text{ETEND}}$ pin output can be enabled or disabled by means of the ETENDE bit in EDMDE is output for one bus cycle. When an idle cycle is inserted before the bus cycle, the $\overline{\text{ETE}}$



EDACK
EDREQ

Figure 11.4 Data Flow in Single Address Mode

Rev. 2.00 Oct. 20, 2009 Page 392 of 1340

REJ09B0499-0200






Figure 11.5 Example of Timing in Single Address Mode




Figure 11.6 Single Address Mode Operation

Rev. 2.00 Oct. 20, 2009 Page

Figure 11.7 shows examples of transfer timing in normal transfer mode and figure 11.8 sl normal transfer mode operation in dual address mode.




Figure 11.7 Examples of Timing in Normal Transfer Mode




Figure 11.8 Normal Transfer Mode Operation

Rev. 2.00 Oct. 20, 2009 Page 394 of 1340 REJ09B0499-0200



At the end of a repeat-size transfer, the EXDMA transfer is halted temporarily and a repend interrupt is requested to the CPU or DTC. When the RPTIE bit in EDACR is set to next transfer request is generated at the end of a repeat-size transfer, the ESIF bit in EDIC to 1 and the DTE bit in EDMDR is cleared to 0 to terminate the transfer. At this time, are is requested to the CPU or DTC when the ESIE bit in EDMDR is set to 1.

The timing of EXDMA transfer including the \overline{ETEND} or \overline{EDRAK} output is the same as normal transfer mode.

Figure 11.9 shows the repeat transfer mode operation in dual address mode.

The operation without specifying a repeat area on the source or destination address side same as for the normal transfer mode operation shown in figure 11.8. In this case, a repeinterrupt can also be generated at the end of a repeat-size transfer.




Figure 11.9 Repeat Transfer Mode Operation



Rev. 2.00 Oct. 20, 2009 Page

address sides, the address is not restored to the transfer start address and the operation prothe next sequence. A repeat size end interrupt can be generated.

The $\overline{\text{ETEND}}$ signal is output for each block transfer in the EXDMA transfer cycle in which block ends. The $\overline{\text{EDRAK}}$ signal is output once for one transfer request (for transfer of one

Caution is required when setting the extended repeat area overflow interrupt in block transmode. For details, see section 11.5.5, Extended Repeat Area Function.

Figure 11.10 shows an example of EXDMA transfer timing in block transfer mode. The toonditions are as follows:

Address mode: Single address mode

Data access size: In bytes

One block size: 3 bytes

Figure 11.10 Example of Block Transfer Mode




Figure 11.11 Block Transfer Mode Operation in Single Address Mode (with Block Area Specified)




Figure 11.12 Block Transfer Mode Operation in Dual Address Mode (without Block Area Specified)

Rev. 2.00 Oct. 20, 2009 Page 398 of 1340

REJ09B0499-0200



request activation. The bus mode can be selected from cycle steal mode and burst mode request activation.

Activation by External Request

Transfer is started by the transfer request signal (EDREQ) from the external device for a by an external request. When the EXDMA transfer is enabled (DTE = 1), the EXDMA t starts by EDREQ input. Only channel 0 or 1 can be selected for activation by an externa

The transfer request signal is accepted by the EDREQ pin. The EDREQS bit in EDMDI whether the EDREQ is detected by falling edge sensing or low level sensing.

When the EDRAKE bit in EDMDR is set to 1, the signal notifying transfer request acce output from the EDRAK pin. The EDRAK signal is accepted for one external request ar output when transfer processing starts.

When specifying an external request as an activation source, set the DDR bit to 0 and th to 1 on the corresponding pin in advance. For details, see section 13, I/O Ports.

transfer request, the EXDMAC takes back the bus mastership, performs another transfertransfer, and then releases the bus mastership again at the end of the transfer. This proced repeated until the transfer end condition is satisfied.

If a transfer request occurs in another channel during EXDMA transfer, the bus mastersh temporarily released for another bus master, then transfer is performed on the channel for the transfer request was issued. For details on the operation when there are transfer reque number of channels, see section 11.5.8, Channel Priority Order.

Figure 11.13 shows an example of the timing in cycle steal mode. The transfer conditions follows:

- Address mode: Single address mode
- Sampling method on the EDREQ pin: Low level sensing
- CPU internal bus master is operating in external space




Figure 11.13 Example of Timing in Cycle Steal Mode



one-cluster transfer is processed in the same way as in burst mode). The EXDMAC alw operates in cycle steal mode.

When the DTE bit is cleared to 0 in EDMDR, EXDMA transfer is halted. However, EX transfer is executed for all transfer requests generated within the EXDMAC until the DT cleared to 0. If a transfer size error interrupt, a repeat size end interrupt, or extended repoverflow interrupt is generated, the DTE bit is cleared to 0 and transfer is terminated.

Figure 11.14 shows an example of the timing in burst mode.




Figure 11.14 Example of Timing in Burst Mode

11.5.5 Extended Repeat Area Function

The EXDMAC has a function for designating an extended repeat area for source address destination addresses. When an extended repeat area is designated, the address register repeat within the range specified as the extended repeat area. Normally, when a ring but involved in a transfer, an operation is required to restore the address register value to the start address each time the address register value becomes the last address in the buffer ring buffer address overflow occurs). However, if the extended repeat area function is u operation that restores the address register value to the buffer start address is processed automatically within the EXDMAC.

The extended repeat area function can be set independently for the source address regist (EDSAR) and the destination address register (EDDAR).



Figure 11.15 illustrates the operation of the extended repeat area function.




Figure 11.15 Example of Extended Repeat Area Function Operation

repeat area function.




Figure 11.16 Example of Extended Repeat Area Function Operation in Block T Mode



Rev. 2.00 Oct. 20, 2009 Page




Figure 11.17 Address Update Method

For the fixed method (a), the same address is always indicated without the transfer destin source address being updated.

For the method of increment/decrement by 1, 2 or 4 (b), the value corresponding to the desize is incremented or decremented to or from the transfer destination or source address the data is transferred. A byte, word, or longword can be specified for the data access size value used for increment or decrement of an address is 1 for a byte-size, 2 for a word-size for a longword-size transfer. This function allows continuous address transfer of EXDMA






Figure 11.18 Address Update Function Using Offset




Figure 11.19 XY Conversion by Combining Repeat Transfer Mode and Offset A

In figure 11.19, the source address side is set as a repeat area in EDACR and the offset ac set in EDACR. The offset value is the address that corresponds to $4 \times$ data access size (ex for a longword-size transfer, H'00000010 is specified in EDOFR). The repeat size is 4×6 access size (example: for a longword-size transfer, $4 \times 4 = 16$ bytes are specified as a repeat in the increment by 1, 2 or 4 is set for the transfer destination. The RPTIE bit in EDACR is to generate a repeat size end interrupt request at the end of a repeat-size transfer.




Figure 11.20 Flow of XY Conversion Combining Repeat Transfer Mode and Addition

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

A twos complement can be derived by the NEG.L instruction of the CPU.

11.5.7 Registers during EXDMA Transfer Operation

EXDMAC register values are updated as EXDMA transfer processing is performed. The values depend on various settings and the transfer status. The following registers and bits updated: EDSAR, EDDAR, EDTCR, bits BKSZH and BKSZ in EDBSR, and bits DTE, ERRF, ESIF and DTIF in EDMDR.

(1) EXDMA Source Address Register (EDSAR)

When the EDSAR address is accessed as the transfer source, the EDSAR value is output, EDSAR is updated with the address to be accessed next.

Bits SAT1 and SAT0 in EDACR specify incrementing or decrementing. The address is find when SAT1 and SAT0 = B'00, incremented by offset register value when SAT1 and SAT0 B'01, incremented when SAT1 and SAT0 = B'10, and decremented when SAT1 and SAT0 B'11. (The increment or decrement value is determined by the data access size.)

The DTSZ1 and DTSZ0 bits in EDMDR set the data access size. When DTSZ1 and DTS B'00, the data is byte-size and the address is incremented or decremented by 1. When DT DTSZ0 = B'01, the data is word-size and the address is incremented or decremented by 2 DTSZ1 and DTSZ0 = B'10, the data is longword-size and the address is incremented or decremented by 4. When a word-size or longword-size is specified but the source address the word or longword boundary, the data is divided into bytes or words for reading. When or longword is divided for reading, the address is incremented or decremented by 1 or 2 at a actual byte-or word-size read. After a word-size or longword-size read, the address incremented or decremented to or from the read start address according to the setting of Start

RENESAS

SATO.

EDSAR for a channel on which a transfer operation is in progress.

2) EXDMA Destination Address Register (EDDAR)

SAT1 and SAT0.

then EDDAR is updated with the address to be accessed next.

Bits DAT1 and DAT0 in EDACR specify incrementing or decrementing. The address is

When the EDDAR address is accessed as the transfer destination, the EDDAR value is

when DAT1 and DAT0 = B'00, incremented by offset register value when DAT1 and D B'01, incremented when DAT1 and DAT0 = B'10, and decremented when DAT1 and D B'11. (The increment or decrement value is determined by the data access size.)

The DTSZ1 and DTSZ0 bits in EDMDR set the data access size. When DTSZ1 and DT B'00, the data is byte-size and the address is incremented or decremented by 1. When D DTSZ0 = B'01, the data is word-size and the address is incremented or decremented by DTSZ1 and DTSZ0 = B'10, the data is longword-size and the address is incremented or decremented by 4. When a word-size or longword-size is specified but the destination at the word or longword boundary, the data is divided into bytes or words for writing word or a longword is divided for writing, the address is incremented or decremented by

according to an actual byte- or word-size written. After a word-size or longword-size we address is incremented or decremented to or from the write start address according to the

When a block area (repeat area) is set for the destination address in block transfer mode transfer mode), the destination address is restored to the transfer start address at the end size (repeat-size) transfer and is not affected by address updating.

When an extended repeat area is set for the destination address, the operation conforms setting. The upper addresses set for the extended repeat area is fixed, and is not affected address updating.



EDICK value does not change.

All of the bits of EDTCR may change, so when EDTCR is read by the CPU during EXD transfer, a longword access must be used. During a transfer operation, EDTCR may be up without regard to accesses from the CPU, and the correct values may not be read if the up lower words are read separately. Do not write to EDTCR for a channel on which a transfer operation is in progress.

If there is conflict between an address update associated with EXDMA transfer and a writer CPU, the CPU write has priority.

In the event of conflict between an EDTCR update from 1, 2, or 4 to 0 and a write (of a n value) by the CPU, the CPU write value has priority as the EDTCR value, but transfer is terminated.

(4) EXDMA Block Size Register (EDBSR)

EDBSR is valid in block transfer or repeat transfer mode. EDBSR31 and EDBSR16 are to BKSZH and EDBSR15 and EDBSR0 for BKSZ. The 16 bits of BKSZH holds a block size repeat size and their values do not change. The 16 bits of BKSZ functions as a block size size counter, the value of which is decremented by 1 when one data transfer is performed the BKSZ value is determined as 0 during EXDMA transfer, the EXDMAC does not stor BKSZ and stores the BKSZH value.

The upper 16 bits of EDBSR is never updated, allowing a word-size access.

Do not write to EDBSR for a channel on which a transfer operation is in progress.



- When an extended repeat area overflow interrupt is requested, and transfer ends
 - When an NMI interrupt is generated, and transfer halts
 - When an address error is generated, and transfer halts

 - A reset
 - Hardware standby mode
 - When 0 is written to the DTE bit, and transfer halts

Writes (except to the DTE bit) are prohibited to registers of a channel for which the DTE to 1. When changing register settings after a 0-write to the DTE bit, it is necessary to co the DTE bit has been cleared to 0.

Figure 11.21 shows the procedure for changing register settings in an operating channel




Figure 11.21 Procedure for Changing Register Settings in Operating Chan



the bus cycle in which 0 is written to the DTE bit has been processed. The ACT bit is hel between termination of the last EXDMA cycle and 0-write in the DTE bit.

(7) ERRF bit in **EDMDR**

This bit specifies termination of transfer by EXDMAC clearing the DTE bit to 0 for all cl an address error or NMI interrupt is generated. The EXDMAC also sets 1 to the ERRF bi EDMDR 0 regardless of the EXDMAC operation to indicate that an address error or NM interrupt is generated. However, when an address error or an NMI interrupt has been generated. EXDMAC module stop mode, the ERRF bit is not set to 1.

(8) ESIF bit in **EDMDR**

The ESIF bit in EDMDR is set to 1 when a transfer size interrupt, repeat size end interrupt extended repeat area overflow interrupt is requested. When the ESIF bit is set to 1 and the bit in EDMDR is set to 1, a transfer escape interrupt is requested to the CPU or DTC.

The timing that the ESIF bit is set to 1 is when the EXDMA transfer bus cycle (the source interrupt request) terminates, the ACT bit in EDMDR is set to 0, and transfer is terminate

When the DTE bit is set to 1 to resume transfer during interrupt processing, the ESIF bit automatically cleared to 0 to cancel the interrupt request.

For details on interrupts, see section 11.9, Interrupt Sources.

RENESAS

Tor details on interrupts, see section 11.9, interrupt sources.

11.5.8 Channel Priority Order

The priority order of the EXDMAC channels is: channel 0 > channel 1 > channel 2 > ch

Table 11.6 shows the EXDMAC channel priority order.

Table 11.6 EXDMAC Channel Priority Order

Channel	Channel
Channel 0	High
Channel 1	_ 🛉
Channel 2	_
Channel 3	Low

If transfer requests occur simultaneously for a number of channels, the highest-priority of according to the priority order is selected for transfer. Transfer starts after the channel in releases the bus. If a bus request is issued from another bus master other than EXDMAC transfer operation, another bus master cycle is initiated.

Channels are not switched during burst transfer, a block-size transfer in block transfer necluster-size transfer in cluster transfer mode.

Figure 11.22 shows an example of the transfer timing when transfer requests occur simulator channels 0, 1, and 2.



Channel 2 / Request Not Request Selected Request cleared held

Figure 11.22 Example of Channel Priority Timing

11.5.9 Basic Bus Cycles

An example of the basic bus cycle timing is shown in figure 11.23. In this example, word transfer is performed from 16-bit, 2-state access space to 8-bit, 3-state access space. Whe mastership is transferred from the CPU to the EXDMAC, a source address read and desti address write are performed. The bus is not released in response to another bus request, e between these read and write operations. As like CPU cycles, EXDMAC cycles conform bus controller settings.




Figure 11.23 Example of EXDMA Transfer Bus Timing

Rev. 2.00 Oct. 20, 2009 Page 414 of 1340






Figure 11.24 Example of Normal Transfer Mode (Cycle Steal Mode) Trans

Figures 11.25 and 11.26 show examples of transfer when $\overline{\text{ETEND}}$ output is enabled, and longword-size, normal transfer mode (cycle steal mode) is performed from external 16-baccess space to external 16-bit, 2-state access space.

In figure 11.25, the transfer source (SAR) address is not at a longword boundary and the destination (DAR) address is at the longword boundary.

In figure 11.26, the transfer source (SAR) address is at the longword boundary and the t destination (DAR) address is not at the longword boundary.



Rev. 2.00 Oct. 20, 2009 Page



Figure 11.25 Example of Normal Transfer Mode (Cycle Steal Mode) Transfer (Transfer Source EDSAR = Odd Address, Source Address Incremented)




Figure 11.26 Example of Normal Transfer Mode (Cycle Steal Mode) Transfer Transfer Destination EDDAR = Odd Address, Destination Address Decrement

Rev. 2.00 Oct. 20, 2009 Page 416 of 1340






Figure 11.27 Example of Normal Transfer Mode (Burst Mode) Transfer

Rev. 2.00 Oct. 20, 2009 Page




Figure 11.28 Example of Block Transfer Mode Transfer



acceptance resumes after the end of the write cycle, and $\overline{\text{EDREQ}}$ pin low level sampling performed again. This sequence of operations is repeated until the end of the transfer.




Figure 11.29 Example of Normal Transfer Mode Transfer Activated by EDREQ Pin Falling Edge

Rev. 2.00 Oct. 20, 2009 Page




Figure 11.30 Example of Block Transfer Mode Transfer Activated by EDREQ Pin Falling Edge

Rev. 2.00 Oct. 20, 2009 Page 420 of 1340



until the end of the transfer.




Figure 11.31 Example of Normal Transfer Mode Transfer Activated by $\overline{\text{EDREQ}}$ Pin Low Level




Figure 11.32 Example of Block Transfer Mode Transfer Activated by EDREQ Pin Low Level

Rev. 2.00 Oct. 20, 2009 Page 422 of 1340



EDREQ pin is possible, the request is held within the EXDMAC. Then when activation within the EXDMAC, the request is cleared. After the end of the write cycle, acceptance when one cycle of the request clearance period specified by NRD = 1 expires and EDRI level sampling is performed again. This sequence of operations is repeated until the end transfer.




Figure 11.33 Example of Normal Transfer Mode Transfer Activated by $\overline{\text{EDREQ}}$ Pin Low Level with NRD = 1 Specified




Figure 11.34 Example of Single Address Mode (Byte Read) Transfer





Figure 11.35 Example of Single Address Mode (Byte Write) Transfer

acceptance resumes after the end of the single cycle, and EDREQ pin low level sampling performed again. This sequence of operations is repeated until the end of the transfer.



- [3], [6] EXDMA cycle starts; EDREQ pin high level sampling is started at rise of Bo.
- [4], [7] When EDREQ pin high level has been sampled, acceptance is resumed after completion of write cycle. (As in [1], EDREQ pin low level is sampled at rise of Bφ, and request is held.)

Figure 11.36 Example of Single Address Mode Transfer Activated by **EDREQ** Pin Falling Edge

[7]

Rev. 2.00 Oct. 20, 2009 Page 426 of 1340



until the end of the transfer.




Figure 11.37 Example of Single Address Mode Transfer Activated by EDREQ Pin Low Level

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

EDREQ pin is possible, the request is held within the EXDMAC. Then when activation is within the EXDMAC, the request is cleared. After the end of the single cycle, acceptance when one cycle of the request clearance period specified by NRD = 1 expires and EDREC level sampling is performed again. This sequence of operations is repeated until the end of transfer.




Figure 11.38 Example of Single Address Mode Transfer Activated by EDREQ Pin Low Level with NRD = 1 Specified

Rev. 2.00 Oct. 20, 2009 Page 428 of 1340 REJ09B0499-0200

RENESAS

is resumed on completion of the higher-priority channel transfer.

Figures 11.39 and 11.40 show operation timing examples for various conditions.




Figure 11.39 Auto-Request/Normal Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode)

(CPU Cycles/Single Address Mode)

(2) Auto-Request/Normal Transfer Mode/Burst Mode

With auto-request (in burst mode), when the DTE bit is set to 1 in EDMDR, an EXDMA cycle is started a minimum of three cycles later. Once transfer is started, it continues (as a until the transfer end condition is satisfied. Transfer requests for other channels are held puntil the end of transfer on the current channel.

Figures 11.41 to 11.43 show operation timing examples for various conditions.




Figure 11.41 Auto-Request/Normal Transfer Mode/Burst Mode (CPU Cycles/Dual Address Mode)

Rev. 2.00 Oct. 20, 2009 Page 430 of 1340



Figure 11.42 Auto-Request/Normal Transfer Mode/Burst Mode (Conflict with Another Channel/Single Address Mode)




Figure 11.43 External Bus Master Cycle Steal Function (Auto-Request/Normal Mode/Burst Mode with CPU Cycles/Single Address Mode/EBCCS = 1)

(3) External Request/Normal Transfer Mode/Cycle Steal Mode

In external request mode, an EXDMA transfer cycle is started a minimum of three cycle transfer request is accepted. The next transfer request is accepted after the end of a one-unit EXDMA cycle. For external bus space CPU cycles, at least one bus cycle is generathe next EXDMA cycle.

If a transfer request is generated for another channel, an EXDMA cycle for the other changenerated before the next EXDMA cycle.

The $\overline{\text{EDREQ}}$ pin sensing timing is different for low level sensing and falling edge sensing same applies to transfer request acceptance and transfer start timing.




Figure 11.44 External Request/Normal Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode/Low Level Sensing)




Figure 11.45 External Request/Normal Transfer Mode/Cycle Steal Mode (CPU Cycles/Single Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page 432 of 1340 REJ09B0499-0200



Figure 11.46 External Request/Normal Transfer Mode/Cycle Steal Mode (Conflict/Single Address Mode/Falling Edge Sensing)




Figure 11.47 External Request/Normal Transfer Mode/Cycle Steal Mod (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 F	20ma 424 of 1240		
REJ09B0499-0200	rage 434 of 1340	RENESAS	

Figures 11.48 to 11.52 show operation timing examples for various conditions.




Figure 11.48 External Request/Block Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page




Figure 11.49 External Request/Block Transfer Mode/Cycle Steal Mode (No Conflict/Single Address Mode/Falling Edge Sensing)

Rev. 2.00 Oct. 20, 2009 Page 436 of 1340






Figure 11.50 External Request/Block Transfer Mode/Cycle Steal Mode (CPU Cycles/Single Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page




Figure 11.51 External Request/Block Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page 438 of 1340






Figure 11.52 External Request/Block Transfer Mode/Cycle Steal Mode (CPU Cycles/EBCCS = 1/Single Address Mode/Low Level Sensing)

EXDMAC internal registers. The transfer source address is set in the source address regis

(EDSAR), and the transfer destination address is set in the destination address register (E

The transfer is processed by performing the consecutive read of a cluster-size from the transfer is source address and then the consecutive write of that data to the transfer destination addre data access size to 32 bytes can be specified as a cluster size. When one data access size specified as a cluster size, block transfer mode (dual address mode) is used.

The cycles in a cluster-size transfer are indivisible: another bus cycle (external access by bus master, refresh cycle, or external bus release cycle) does not occur in a cluster-size tr

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR. is output for the last write cycle. The \overline{EDACK} signal is not output.

Figure 11.53 shows the data flow in the cluster transfer mode (dual address mode), figure shows an example of the timing in cluster transfer dual address mode, and figure 11.55 sl cluster transfer dual address mode operation.




Figure 11.53 Data Flow in Cluster Transfer Dual Address Mode




Figure 11.55 Cluster Transfer Dual Address Mode Operation

When a word or longword is specified as a data access size but the source or destination not at the word or longword boundary, use the appropriate data access size for efficient transfer.

In an example shown in figure 11.56, a longword-size transfer is performed with 4-long specified as a cluster size in the cluster transfer dual address mode from the lower two b to B'10.



Rev. 2.00 Oct. 20, 2009 Page




Figure 11.56 Odd Address Transfer

(2) Cluster Transfer Read Address Mode (AMS = 1, DIRS = 0)

data is read from the transfer source and transferred to the cluster buffer. In this mode, the bit in the mode control register (EDMDR) must be set to 1.

In this mode, the transfer source address is specified in the source address register (EDSA

Two data access size to 32 bytes can be specified as a cluster size for the consecutive reacoperation.

The cycles in a cluster-size transfer are indivisible: another bus cycle (external access by bus master, refresh cycle, or external bus release cycle) does not occur in a cluster-size tr

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR. is output for the last read cycle. When an idle cycle is inserted before the last read cycle, ETEND signal is also output in the idle cycle.

In this mode, the EDACKE bit in EDMDR must be set to 0 to disable the $\overline{\text{EDACK}}$ pin or

Figure 11.57 shows the data flow in the cluster transfer read address mode (from the extermemory to the cluster buffer), and figure 11.58 shows an example of the timing in cluster read address mode.

Rev. 2.00 Oct. 20, 2009 Page 442 of 1340 REJ09B0499-0200



Figure 11.57 Data Flow in Cluster Transfer Read Address Mode (from External Memory to Cluster Buffer)





Figure 11.58 Timing in Cluster Transfer Read Address Mode (from External Memory to Cluster Buffer)

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR.

is output for the last write cycle. When an idle cycle is inserted before the last write cycle ETEND signal is also output in the idle cycle.

In this mode, the EDACKE bit in EDMCR must be set to 0 to disable the EDACK pin ou

Figure 11.59 shows the data flow in the cluster transfer write address mode (from the cluster) buffer to the external memory), and figure 11.60 shows an example of the timing in clust transfer write address mode.



When initializing an area by the specified data, write the specified data from cluster buffer 0 into a register sequentially. Then, specify the buffer size written in the register as a cluster size and the area to be initializ as DAR, and then execute transfer in this mode.

Figure 11.59 Data Flow in Cluster Transfer Write Address Mode (from Cluster Buffer to External Memory)

Rev. 2.00 Oct. 20, 2009 Page 444 of 1340 REJ09B0499-0200



Figure 11.60 Timing in Cluster Transfer Write Address Mode (from Cluster Buffer to External Memory)

11.6.2 Setting of Address Update Mode

following four address update methods: increment, decrement, fixed, and offset addition.

When the address increment method is specified and if the specified address is not at the

The cluster transfer mode transfer is restricted by the address update mode function. The

boundary for the data access size (odd address for a word-size transfer, address beyond boundary for a longword-size transfer), the bus cycle is divided for transfer until the addbecomes at the address boundary. When the address matches the boundary, transfer is p units of data access sizes. At the end of transfer, the bus cycle is divided again to transfer remaining data in cluster transfer mode.

With address decrement, fixed, or offset addition method, specify the address, that mate address boundary for the data access size, in EDSAR and EDDAR. When specifying the that is not at the address boundary for the data access size, in EDSAR and EDDAR, fix bit to 0 (lower one bit for a word-size transfer, and lower two bits for a longword-size tr the address register so that the transfer is processed in units of data access sizes. The blo mode must be used for transfer of data by dividing the bus cycle according to the address boundary.

When the EDTCR value is smaller than the cluster size, a transfer size error occurs. In the when the TSEIE bit in EDMDR is cleared to 0, the cluster transfer mode is switched to transfer mode to process the remaining data. With the decrement, fixed, or offset additional transfer is performed without fixing the lower bit to 0.



Rev. 2.00 Oct. 20, 2009 Page

(1) Cluster transfer mode

In cluster transfer mode, a cluster-size transfer is processed in response to one transfer re-

In an example shown in figure 11.61, the $\overline{\text{ETEND}}$ pin output is enabled, and word-size tr performed with 4-byte cluster size in cluster transfer mode from the external 16-bit, 2-state space to the external 16-bit, 2-state access space.




Figure 11.61 Example of Cluster Transfer Mode Transfer

Rev. 2.00 Oct. 20, 2009 Page 446 of 1340



cycle, acceptance resumes after the end of the write cycle, and EDREQ pin low level sa performed again. This sequence of operations is repeated until the end of the transfer.




Figure 11.62 Example of Cluster Transfer Mode Transfer Activated by EDREQ Pin Falling Edge

Rev. 2.00 Oct. 20, 2009 Page

repeated until the end of the transfer.

When NRD bit = 0 in EDMDR, acceptance resumes at the end of the last cluster write cy $\overline{\text{EDREQ}}$ pin low level sampling is performed again. This sequence of operations is repeat the end of the transfer.

When NRD bit = 1 in EDMDR, acceptance resumes after one cycle from the end of the lawrite cycle, and $\overline{\text{EDREQ}}$ pin low level sampling is performed again. This sequence of op is repeated until the end of the transfer.




Figure 11.63 Example of Cluster Transfer Mode Transfer Activated by EDREO Pin Low Level

Rev. 2.00 Oct. 20, 2009 Page 448 of 1340 REJ09B0499-0200



channel is resumed on completion of the higher-priority channel transfer.

The cluster transfer mode (read address mode and write address mode) can not be used cluster transfer mode (dual address mode) among more than one channel at the same tin using the cluster transfer mode (read address mode and write address mode), do not set transfer mode for another channel.

Figures 11.64 to 11.66 show operation timing examples for various conditions.






Figure 11.64 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (No Confict/Dual Address Mode)

Rev. 2.00 Oct. 20, 2009 Page 450 of 1340






Figure 11.65 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (CPU Cycles/Dual Address Mode)

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

2009 Page REJ09




Figure 11.66 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode)

Rev. 2.00 Oct. 20, 2009 Page 452 of 1340



The $\overline{\text{EDREQ}}$ pin sensing timing is different for low level sensing and falling edge sensing same applies to transfer request acceptance and transfer start timing.

Figures 11.67 to 11.69 show operation timing examples for various conditions.






Figure 11.67 External Request/Cluster Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page 454 of 1340






Figure 11.68 External Request/Cluster Transfer Mode/Cycle Steal Mode (CPU Cycles/Dual Address Mode/Low Level Sensing)

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 11.69 External Request/Cluster Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Oct. 20, 2009 Page 456 of 1340



generated by the transfer counter. EXDMA transfer does not end if the EDTCR value has since before the start of transfer.

(2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in EDMDR is set to 1, size error occurs and an EXDMA transfer is terminated. At this time, the DTE bit in ED cleared to 0 and the ESIF bit in EDMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requeste transfer is disabled due to the EDTCR value less than the data access size.
- In block transfer mode, when the next transfer is requested while a transfer is disable the EDTCR value less than the block size.
- In cluster transfer mode, when the next transfer is requested while a transfer is disab
 the EDTCR value less than the cluster size.

0. A transfer size error is not generated. Operation in each transfer mode is described be
In normal transfer mode and repeat mode, when the EDTCR value is less than the data

When the TSEIE bit in EDMDR is cleared to 0, data is transferred until the EDTCR val

- In normal transfer mode and repeat mode, when the EDTCR value is less than the da size, data is transferred in bytes.
- In block transfer mode, when the EDTCR value is less than the block size, the specified data in EDTCR is transferred instead of transferring the block size of data. When the value is less than the data access size, data is transferred in bytes.
- In cluster transfer mode, when the EDTCR value is less than the cluster size, the spe
 of data in EDTCR is transferred instead of transferring the cluster size of data. When
 EDTCR value is less than the data access size, data is transferred in bytes.



is generated at the end of a cluster-size transfer, a repeat size end interrupt request is gene

(4) Transfer End by Extended Repeat Area Overflow Interrupt

If an address overflows the extended repeat area when an extended repeat area specification been made and the SARIE or DARIE bit in EDACR is set to 1, an extended repeat area of interrupt is requested. The interrupt request terminates EXDMA transfer, the DTE bit in its cleared to 0, and the ESIF bit in EDMDR is set to 1 at the same time.

In dual address mode, if an extended repeat area overflow interrupt is requested during a cycle, the following write cycle processing is still executed.

In block transfer mode, if an extended repeat area overflow interrupt is requested during of a block, transfer continues to the end of the block. Transfer end by means of an extend area overflow interrupt occurs between block-size transfers.

In cluster transfer mode, if an extended repeat area overflow interrupt is requested during of a cluster, transfer continues to the end of the cluster. Transfer end by means of an exterepeat area overflow interrupt occurs between cluster-size transfers.

(5) Transfer End by 0-Write to DTE Bit in EDMDR

When 0 is written to the DTE bit in EDMDR by the CPU, etc., transfer ends after complete EXDMA cycle in which transfer is in progress or a transfer request was accepted.

In block transfer mode, EXDMA transfer ends after completion of one-block-size transfer progress.

In cluster transfer mode, EXDMA transfer ends after completion of one-cluster-size transprogress.

RENESAS

units of transfers.

In single address mode, EXDMA transfer ends at the end of the EXDMA transfer bus cyunits of transfers.

(b) Block transfer mode

A block size EXDMA transfer is aborted. A block size transfer is not correctly executed matching between the actual transfer and the transfer request is not guaranteed.

In dual address mode, a write cycle corresponding to a read cycle is executed as well as normal transfer mode.

(c) Cluster transfer mode

A cluster size EXDMA transfer is aborted. If transfer is aborted in a read cycle, the read guaranteed. If transfer is aborted in a write cycle, the data not transferred is not guarantee Matching between the transfer counter and the address register is not guaranteed since the processing cannot be controlled.

(7) Transfer End by Address Error

the DTE bit to 1 in each channel.

If an address error occurs, the EXDMAC clears the DTE bit to 0 in all channels, and set bit in EDMDR_0 to 1. An address error during EXDMA transfer forcibly terminates the To perform EXDMA transfer after an address error occurs, clear the ERRF bit to 0 and

The transfer end timing after address error detection is the same as for the one when an interrupt occurs.



DMAC, and EXDMAC.

The EXDMAC priority level can be set independently for each channel by the EDMAP2 EDMAP0 bits in EDMDR.

The CPU priority level, which corresponds to the priority level of exception handling, car by updating the values of the CPUP2 to CPUP0 bits in CPUPCR with the interrupt mask values.

When the CPUPCE bit in CPUPCR is set to 1 to enable the CPU priority level control an EXDMAC priority level is lower than the CPU priority level, the transfer request of the corresponding channel is masked and the channel activation is disabled. When the priority another channel is the same or higher than the CPU priority level, the transfer request for channel is accepted and transfer is enabled regardless of the priority levels of channels.

The CPU priority level control function holds pending the transfer source, which masked transfer request. When the CPU priority level becomes lower than the channel priority leupdating one of them, the transfer request is accepted and transfer starts. The transfer requenting is cleared by writing 0 to the DTE bit.

When the CPUPCE bit is cleared to 0, the lowest CPU priority level is assumed.

RENESAS

These consecutive EXDMA read and write cycles are indivisible: external bus release c external space access cycle by internal bus master (CPU, DTC, DMAC) does not occur read cycle and a write cycle.

In cluster transfer mode, the transfer cycle in one cluster is indivisible.

section 9, Bus Controller (BSC).

In block transfer mode and auto-request burst mode, the EXDMA transfer bus cycles co this period, the bus priority level of the internal bus master is lower than the EXDMAC external space access is held pending (when EBCCS = 0 in the bus control register 2 (Box

cycles and internal bus master cycles are alternatively executed. When the internal bus mot issuing an external space access cycle, the EXDMA transfer bus cycles are continuo executed in the allowable range.

When switching to another channel, or in the auto-request cycle steal mode, the EXDM.

When the EBCCS bit in BCR2 is set to 1 to enable the arbitration function between the and the internal bus master, the bus mastership is released, except for indivisible bus cyctransferred between the EXDMAC and the internal bus master alternatively. For details,

	EXDMTEND1	Transfer end indicated by channel 1 transfer counter
	EXDMTEND2	Transfer end indicated by channel 2 transfer counter
	EXDMTEND3	Transfer end indicated by channel 3 transfer counter
	EXDMEEND0	Channel 0 transfer size error
		Channel 0 repeat size end
		Channel 0 source address extended repeat area overflow
		Channel 0 destination address extended repeat area overflow
	EXDMEEND1	Channel 1 transfer size error
		Channel 1 repeat size end
		Channel 1 source address extended repeat area overflow
		Channel 1 destination address extended repeat area overflow

Channel 2 transfer size error Channel 2 repeat size end

Channel 2 source address extended repeat area overflow Channel 2 destination address extended repeat area overflow EXDMEEND3 Channel 3 transfer size error Channel 3 repeat size end Channel 3 source address extended repeat area overflow

interrupts. The interrupt priority order among channels is determined by the interrupt con shown in table 11.7. For detains see section 7, Interrupt Controller. Rev. 2.00 Oct. 20, 2009 Page 462 of 1340

RENESAS

Channel 3 destination address extended repeat area overflow

Interrupt source can be enabled or disabled by setting the DTIE and ESIE bits in EDMDI relevant channels. The DTIE bit can be combined with the DTIF bit in EDMDR to gener. EXDMTEND interrupt. The ESIE bit can be combined with the ESIF bit in EDMDR to g an EXDMEEND interrupt. Interrupt sources in EXDMEEND are not identified as common

EXDMEEND2

the ESIF bit in EDMDR is set to 1.

The transfer size error interrupt occurs when the EDTCR value is smaller than the data and a data-access-size transfer for one request cannot be performed for a transfer request transfer mode, the block size is compared to the EDTCR value to determine a transfer size is compared to the EDTCR value to determine a size error.

The repeat size end interrupt occurs when the next transfer request is generated after the repeat size transfer in repeat transfer mode. When the repeat area is not set in the address transfer can be aborted periodically based on the set repeat size value. If the transfer end by the transfer counter occurs at the same time, the ESIF bit is set to 1.

The source/destination address extended repeat area overflow interrupt occurs when the overflow the specified extended repeat area. If the transfer end interrupt by the transfer occurs at the same time, the ESIF bit is set to 1.

Figure 11.70 shows the block diagram of various interrupts and their interrupt flags. The end interrupt can be cleared either by clearing the DTIF or ESIF bit to 0 in EDMDR wit interrupt handling routine, or by re-setting the address registers and then setting the DTI in EDMDR to perform transfer continuation processing. An example of the procedure for the transfer end interrupt and restarting transfer is shown in figure 11.71.

repeat area overflow occurred

Figure 11.70 Interrupts and Interrupt Sources




Figure 11.71 Procedure for Clearing Transfer End Interrupt and Restarting Tr

initial value is "enabled".

When the MSTPA14 bit is set to 1 in MSTPCRA, the EXDMAC clock stops and the EX enters the module stop state. However, 1 cannot be written to the MSTPA14 bit when at EXDMAC's channels is enabled for transfer, or when an interrupt is being requested. Be setting the MSTPA14 bit, first clear the DTE bit in EDMDR to 0, then clear the DTIF or in EDMDR to 0.

When the EXDMAC clock stops, EXDMAC registers can no longer be accessed. The for EXDMAC register settings remain valid in the module stop state, and so should be disal necessary, before making the module stop transition.

- ETENDE = 1 in EDMDR (ETEND pin enable)
- EDRAKE = 1 in EDMDR ($\overline{\text{EDRAK}}$ pin enable)
- EDACKE = 1 in EDMDR ($\overline{\text{EDACK}}$ pin enable)

(3) EDREO Pin Falling Edge Activation

Falling edge sensing on the EDREQ pin is performed in synchronization with EXDMA operations, as indicated below.

- 1. Activation request standby state: Waits for low level sensing on EDREQ pin, then g
- Transfer standby state: Waits for EXDMAC data transfer to become possible, then g
 Activation request disabled state: Waits for high level sensing on EDREQ pin, then g
- After EXDMAC transfer is enabled, the EXDMAC goes to state [1], so low level sensing

After EXDMAC transfer is enabled, the EXDMAC goes to state [1], so low level sensifor the initial activation after transfer is enabled.



In cluster transfer mode, the same cluster buffer is used for all channels. When more than cluster transfer conflicts, the cluster buffer register holds the value of the last cluster transfer. When the transfer between the transfer source/destination and the cluster buffer conflicts another cluster transfer, the transferred data in the cluster buffer may be overwritten by a channel cluster transfer. Therefore, in the cluster transfer mode (single address mode), do the cluster transfer mode for any other channels.

(6) Cluster Transfer Mode and Endian

In cluster transfer mode, only a transfer to the areas in the big endian format is supported cluster transfer mode is specified, do not specify the areas in the little endian format for E and EDDAR. For details on the endian, see section 9, Bus Controller (BSC).

Rev. 2.00 Oct. 20, 2009 Page 466 of 1340 REJ09B0499-0200



- Three transfer modes
 - Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- Short address mode or full address mode selectable
 - Short address mode

Transfer information is located on a 3-longword boundary

The transfer source and destination addresses can be specified by 24 bits to select Mbyte address space directly

- Full address mode
 - Transfer information is located on a 4-longword boundary

The transfer source and destination addresses can be specified by 32 bits to select Gbyte address space directly

- Size of data for data transfer can be specified as byte, word, or longword
 The bus cycle is divided if an odd address is specified for a word or longword transf
 The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC
 A CPU interrupt can be requested after one data transfer completion
 - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop state specifiable




Figure 12.1 Block Diagram of DTC

Rev. 2.00 Oct. 20, 2009 Page 468 of 1340



These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data are

- DTC enable registers A to F (DTCERA to DTCERF)
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)

6	MD0	Undefined —	Specify DTC transfer mode. 00: Normal mode 01: Repeat mode 10: Block transfer mode 11: Setting prohibited
5	Sz1	Undefined —	DTC Data Transfer Size 1 and 0
4	Sz0	Undefined —	Specify the size of data to be transferred.
			00: Byte-size transfer
			01: Word-size transfer
			10: Longword-size transfer
			11: Setting prohibited
3	SM1	Undefined —	Source Address Mode 1 and 0
2	SM0	Undefined —	Specify an SAR operation after a data transfer
			0x: SAR is fixed
			(SAR writeback is skipped)
			10: SAR is incremented after a transfer
			(by +1 when Sz1 and Sz0 = B'00; by +2 wl and Sz0 = B'01; by +4 when Sz1 and Sz0
			11: SAR is decremented after a transfer
			(by -1 when Sz1 and Sz0 = B'00; by -2 wl and Sz0 = B'01; by -4 when Sz1 and Sz0
1, 0	_	Undefined —	Reserved
			The write value should always be 0.
[Legen x: Don	-		
	00 Oct. 20, 2 30499-0200	2009 Page 470 of 1340	RENESAS

R/W Description

DTC Mode 1 and 0

BIT

7

Bit Name value

Undefined —

MD1

6 CHNS Undefined —	Disables the chain transfer Enables the chain transfer
6 CHNS Undefined —	1: Enables the chain transfer
6 CHNS Undefined —	
	DTC Chain Transfer Select
	Specifies the chain transfer condition. If the fortransfer is a chain transfer, the completion ch specified transfer count is not performed and source flag or DTCER is not cleared.
	0: Chain transfer every time
	1: Chain transfer only when transfer counter =
5 DISEL Undefined —	DTC Interrupt Select
	When this bit is set to 1, a CPU interrupt required generated every time after a data transfer end this bit is set to 0, a CPU interrupt request is a generated when the specified number of data ends.
4 DTS Undefined —	DTC Transfer Mode Select
	Specifies either the source or destination as r block area during repeat or block transfer mo
	0: Specifies the destination as repeat or block
	1: Specifies the source as repeat or block are

BIT

7

Bit Mame

CHNE

value

Undefined

K/W

Description

DTC Chain Transfer Enable

selected by the CHNS bit.

Specifies the chain transfer. For details, see s 12.5.7, Chain Transfer. The chain transfer co (by -1 when Sz1 and Sz0 = B'00; by -2 whan Sz0 = B'01; by -4 when Sz1 and Sz0 =

1, 0 — Undefined — Reserved

The write value should always be 0.

[Legend]

x: Don't care

12.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits o valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the va bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if longword access is performed while address 4n + 2 is specified in SAR, the bus cycle is a into multiple cycles to transfer data. For details, see section 12.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.

Rev. 2.00 Oct. 20, 2009 Page 472 of 1340



into multiple cycles to transfer data. For details, see section 12.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

12.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspond activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, ar contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CR H'00.

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit blockcounter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a (word or longword) data is transferred, and the contents of CRAH are sent to CRAL wh count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.



12.2.7 DTC enable registers A to F (DTCERA to DTCERF)

DTCER, which is comprised of eight registers, DTCERA to DTCERF, is a register that s DTC activation interrupt sources. The correspondence between interrupt sources and DTC shown in table 12.1. Use bit manipulation instructions such as BSET and BCLR to read of DTCE bit. If all interrupts are masked, multiple activation sources can be set at one time the initial setting) by writing data after executing a dummy read on the relevant register.

Bit	15	14	13	12	11	10	9	
Bit Name	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	0
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
DII	,	U		T			i	
Bit Name	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	С
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 474 of 1340 REJ09B0499-0200



7	DTCE7	0	R/W	the specified number of transfers have not end
6	DTCE6	0	R/W	
5	DTCE5	0	R/W	
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	

R/W

R/W

12.2.8 **DTC Control Register (DTCCR)**

0

DTCE1

DTCE0

1

DTCCR specifies transfer information read skip.

Bit	7	6	5	4	3	2	1
Bit Name	_	_	_	RRS	RCHNE	_	_
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R	R

Note: * Only 0 can be written to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				These bits are always read as 0. The write va

always be 0.

				0: Transfer read skip is not performed.
				 Transfer read skip is performed when the venumbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Tran
				Enables/disables the chain transfer while transcounter (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is wr CRAL when CRAL is 0. Accordingly, chain tran not occur when CRAL is 0. If this bit is set to 1 chain transfer is enabled when CRAH is written CRAL.
				0: Disables the chain transfer after repeat trans
				1: Enables the chain transfer after repeat trans
		All 0	R	Reserved
2, 1	_	All U	11	neserveu
2, 1		All U		These are read-only bits and cannot be modified
0	ERR	0	R/(W)*	
	ERR	-		These are read-only bits and cannot be modifi
	ERR	-		These are read-only bits and cannot be modifi Transfer Stop Flag Indicates that an address error or an NMI inter occurs. If an address error or an NMI interrupt
	ERR	-		These are read-only bits and cannot be modificated that an address error or an NMI intercoccurs. If an address error or an NMI interrupt the DTC stops.
	ERR	-		These are read-only bits and cannot be modificated that an address error or an NMI intercocurs. If an address error or an NMI interrupt the DTC stops. O: No interrupt occurs
	ERR	-		These are read-only bits and cannot be modificated that an address error or an NMI intercocurs. If an address error or an NMI interrupt the DTC stops. O: No interrupt occurs 1: An interrupt occurs

Rev. 2.00 Oct. 20, 2009 Page 476 of 1340

RENESAS

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	F

12.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCEI activation source can be selected by setting the corresponding bit in DTCER; the CPU is source can be selected by clearing the corresponding bit in DTCER. At the end of a data (or the last consecutive transfer in the case of chain transfer), the activation source intercorresponding DTCER bit is cleared.

activation source, and then reads the transfer information from the start address. Figure 12 correspondences between the DTC vector address and transfer information.




Figure 12.2 Transfer Information on Data Area






Figure 12.3 Correspondence between DTC Vector Address and Transfer Infor

TPU_0	TGI0A	88	
	TGI0B	89	
	TGI0C	90	
	TGI0D	91	
TPU_1	TGI1A	93	
	TGI1B	94	
TPU_2	TGI2A	97	
	TGI2B	98	
'			

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

ADI0 (A/D_0

conversion end)

A/D_0

69

70

71

72

73

74

75

86

H'514

H'518

H'51C

H'520

H'524

H'528

H'52C

H'558

H'560

H'564

H'568

H'56C

H'574 H'578

H'584

H'588

RENESAS

DTCEA10

DTCEA9

DTCEA8

DTCEA7

DTCEA6

DTCEA5

DTCEA4

DTCEB15

DTCEB13

DTCEB12

DTCEB11

DTCEB10

DTCEB9

DTCEB8

DTCEB7

DTCEB6

L



Rev. 2.00 Oct. 20, 2009 Page 480 of 1340

REJ09B0499-0200

	CMI2B	123	H'5EC	DTCEC8
TMR_3	СМІЗА	125	H'5F4	DTCEC7
	СМІЗВ	126	H'5F8	DTCEC6
DMAC	DMTEND0	128	H'600	DTCEC5
	DMTEND1	129	H'604	DTCEC4
	DMTEND2	130	H'608	DTCEC3
	DMTEND3	131	H'60C	DTCEC2
EXDMAC	EXDMTEND0	132	H'610	DTCEC1
	EXDMTEND1	133	H'614	DTCEC0
	EXDMTEND2	134	H'618	DTCEC15
	EXDMTEND3	135	H'61C	DTCEC14
DMAC	DMEEND0	136	H'620	DTCED13
	DMEEND1	137	H'624	DTCED12
	DMEEND2	138	H'628	DTCED11
	DMEEND3	139	H'62C	DTCED10
EXDMAC	EXDMEEND0	140	H'630	DTCECD9
	EXDMEEND1	141	H'634	DTCECD8
	EXDMEEND2	142	H'638	DTCED7
	EXDMEEND3	143	H'63C	DTCED6
			,	
		20	Rev. :	2.00 Oct. 20, 2009 P
			- \	

IGIOD

CMI0A

CMI0B

CMI1A

CMI1B

CMI2A

TMR_0

TMR_1

TMR_2

. . .

116

117

119

120

122

11000

H'5D0

H'5D4

H'5DC

H'5E0

H'5E8



REJ09

DIOLOIT

DTCEC13

DTCEC12

DTCEC11

DTCEC10

DTCEC9

	TGI6C	166	H'698	DTCEE9
	TGI6D	167	H'69C	DTCEE8
TPU_7	TGI7A	169	H'6A4	DTCEE7
	TGI7B	170	H'6A8	DTCEE6
TPU_8	TGI8A	173	H'6B4	DTCEE5
	TGI8B	174	H'6B8	DTCEE4
TPU_9	TGI9A	177	H'6C4	DTCEE3
	TGI9B	178	H'6C8	DTCEE2
	TGI9C	179	H'6CC	DTCEE1
	TGI9D	180	H'6D0	DTCEE0
TPU_10	TGI10A	182	H'6D8	DTCEF15
	TGI10B	183	H'6DC	DTCEF14
	TGI10V	186	H'6E8	DTCEF11
TPU_11	TGI11A	188	H'6F0	DTCEF10
	TGI11B	189	H'6F4	DTCEF9 L
Note: * The	DTCE bits with no	correspondi	ng interrupt are res	erved, and the write val

interrupt, write 0 to the corresponding DTCE bit.

TGI6A

TGI6B

164

165

Rev. 2.00 Oct. 20, 2009 Page 482 of 1340

REJ09B0499-0200

TPU_6

always be 0. To leave software standby mode or all-module-clock-stop mode v

11000

H'690

H'694

DTCEE11

DTCEE10 DTCEE9 DTCEE8 DTCEE7 DTCEE6 DTCEE5 DTCEE4 DTCEE3 DTCEE2 DTCEE1 DTCEE0 DTCEF15 DTCEF14 DTCEF11 DTCEF10 DTCEF9



Table 12.2 shows the DTC transfer modes.

Table 12.2 DTC Transfer Modes

operation.

Transfer Mode	Size of Data Transferred at One Transfer Request	Memory Address Increment or Decrement
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, 1 or fixed
Notes: 1.	Either source or destination is spe	cified to repeat area.

- - 2. Either source or destination is specified to block area.
 - 3. After transfer of the specified transfer count, initial state is recovered to contin

single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Figure 12.4 shows a flowchart of DTC operation, and table 12.3 summarizes the chain t conditions (combinations for performing the second and third transfers are omitted).

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers w




Figure 12.4 Flowchart of DTC Operation

Rev. 2.00 Oct. 20, 2009 Page 484 of 1340

REJ09B0499-0200



1	1	_	0*2	0	_	0	Not 0	Ends at 2nd tr
				0	_	0	0*2	Ends at 2nd tr
				0		1		Interrupt requ
1	1	1	Not 0	_	_	_	_	Ends at 1st tra
								Interrupt requ
Notes:	1.	CRA in non	mal mode trar	nsfer, C	RAL in r	repeat tr	ansfer mod	le, or CRB in bloc

2. When the contents of the CRAH is written to the CRAL in repeat transfer mod

12.5.1 **Bus Cycle Division**

1

1

0

Not 0

When the transfer data size is word and the SAR and DAR values are not a multiple of 2

access data size. Figure 12.5 shows the bus cycle division example.

cycle is divided and the transfer data is read from or written to in bytes.

Table 12.4 Number of Rus Cycle Divisions and Access Size

1 able 12.4	Number of bus	Cycle Divisions	and Access Siz

SAR and DAR Values	Byte (B)	Word (W)	Longword (
Address 4n	1 (B)	1 (W)	1 (LW)
Address 2n + 1	1 (B)	2 (B-B)	3 (B-W-B)
Address 4n + 2	1 (B)	1 (W)	2 (W-W)

Table 12.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle divis

Specified Data Size

Ends at 1st tra




Figure 12.5 Bus Cycle Division Example

REJ09B0499-0200



cleared to 0, the stored vector number is deleted, and the updated vector table and transfinformation are read at the next activation.




Figure 12.6 Transfer Information Read Skip Timing



Rev. 2.00 Oct. 20, 2009 Page

SM1	DM1	SAR	DAR
0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

12.5.4 Normal Transfer Mode

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination addresse specified as incremented, decremented, or fixed. When the specified number of transfers interrupt can be requested to the CPU.

Table 12.6 lists the register function in normal transfer mode. Figure 12.7 shows the men in normal transfer mode.

Table 12.6 Register Function in Normal Transfer Mode

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixed
DAR	Destination address	Incremented/decremented/fixed
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: * Transfer information writeback is skipped.

Rev. 2.00 Oct. 20, 2009 Page 488 of 1340 REJ09B0499-0200



Figure 12.7 Memory Map in Normal Transfer Mode

12.5.5 Repeat Transfer Mode

In repeat transfer mode, one operation transfers one byte, one word, or one longword of the DTS bit in MRB, either the source or destination can be specified as a repeat area. F 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In retransfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH of CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

Table 12.7 lists the register function in repeat transfer mode. Figure 12.8 shows the men in repeat transfer mode.



Rev. 2.00 Oct. 20, 2009 Page

CRAH	ranster count storage	CRAH	CRAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated
Note: *	Transfer informatio	n writeback is skipped.	

Transfer source data area (specified as repeat area)

SAR

Transfer destination data area

Transfer DAR

Figure 12.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

Table 12.8 lists the register function in block transfer mode. Figure 12.9 shows the mem in block transfer mode.

Table 12.8 Register Function in Block Transfer Mode

Register	Function	Written Back Value
SAR	Source address	DTS =0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS =1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1
Note: *	Transfer information writehad	ck is skinned

Note: Transfer information writeback is skipped.




Figure 12.9 Memory Map in Block Transfer Mode

(When Transfer Destination is Specified as Block Area)



Rev. 2.00 Oct. 20, 2009 Page

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit

to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.




Figure 12.10 Operation of Chain Transfer

REJ09B0499-0200






Figure 12.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 12.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size of



Rev. 2.00 Oct. 20, 2009 Page

Figure 12.13 DTC Operation Timing (Example of Short Address Mode in Chain T




Figure 12.14 DTC Operation Timing (Example of Full Address Mode in Normal Transfer Mode or Repeat Tran

Rev. 2.00 Oct. 20, 2009 Page 494 of 1340 REJ09B0499-0200

RENESAS

3*3 3*^{2.3} Block 0*1 2*4 1*5 3•P*6 2•P*7 1•P 3•P*6 2•P*7 1•P transfer [Legend] P: Block size (CRAH and CRAL value) 1. When transfer information read is skipped 2. In full address mode operation

when a longword is transferred while address 4n + 2 is specified

3*2.3

2*4

1*⁵

0*1

Nomai i

Repeat 1

- 3. In short address mode operation
- 4. When the SAR or DAR is in fixed mode
 - 5. When the SAR and DAR are in fixed mode

3*3

 $0*^{1}$

- 6. When a longword is transferred while an odd address is specified in the address register 7. When a word is transferred while an odd address is specified in the address

Rev. 2.00 Oct. 20, 2009 Page

-								
Longword data read S _L	1	1	8	4	2	8	12 + 4m	4
Byte data write S _M	1	1	2	2	2	2	3 + m	2
Word data write S _м	1	1	4	2	2	4	4 + 2m	2
Longword data write S _м	1	1	8	4	2	8	12 + 4m	4
Internal operation S _N						1		
d]								

1

2

2

4 + 2m

[Legend]

m: Number of wait cycles 0 to 7 (For details, see section 9, Bus Controller (BSC).)

1

of all transfers activated by one activation event (the number in which the CHNE bit is se plus 1).

The number of execution cycles is calculated from the formula below. Note that Σ means

Number of execution cycles = $I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_1 + M \cdot S_M) + N \cdot S_M$

12.5.10 DTC Bus Release Timing

Word data read S.

The DTC requests the bus mastership to the bus arbiter when an activation request occurs DTC releases the bus after a vector read, transfer information read, a single data transfer, transfer information writeback. The DTC does not release the bus during transfer information read, single data transfer, or transfer information writeback.

12.5.11 DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU p level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specifie DTCP2 to DTCP0. For details, see section 7, Interrupt Controller.

Rev. 2.00 Oct. 20, 2009 Page 496 of 1340






Figure 12.15 DTC with Interrupt Activation

2. Set the start address of the transfer information for an RXI interrupt at the DTC vecto

the data will be received in DAR, and 126 (f10060) in CRA. CRB can be set to any v

- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the
 - end (RXI) interrupt. Since the generation of a receive error during the SCI reception of will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set RXI interrupt is generated, and the DTC is activated. The receive data is transferred f to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.

6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Terminatio

processing should be performed in the interrupt handling routine.

12.7.2 **Chain Transfer**

An example of DTC chain transfer is shown in which pulse output is performed using the Chain transfer can be used to perform pulse output data transfer and PPG output trigger c updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the cha transfer, and normal mode transfer to the TPU's TGR in the second half. This is because of the activation source and interrupt generation at the end of the specified number of training of training of the specified number of training of training of the specified number of training of training of the specified number of training of tr

restricted to the second half of the chain transfer (transfer when CHNE = 0).

Rev. 2.00 Oct. 20, 2009 Page 498 of 1340

- 4. Set the start address of the NDR transfer information to the DTC vector address.
- 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.
 - 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable th
 - interrupt with TIER. 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in D
 - NDER for which output is to be performed to 1. Using PCR, select the TPU comparbe used as the output trigger.

10. When the specified number of transfers are completed (the TPU transfer CRA value TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is

- 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
- 9. Each time a TGRA compare match occurs, the next output value is transferred to NI
- set value of the next output trigger period is transferred to TGRA. The activation so flag is cleared.
 - CPU. Termination processing should be performed in the interrupt handling routine.

12.7.3 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer of the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-Kbyte input buffer is configured. The input buffer assumed to have been set to start at lower address H'0000. Figure 12.16 shows the chain when the counter value is 0.

for the first data transfer feaches 0, the second data transfer is started. Set the upper en of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'000

- 5. Next, execute the first data transfer the 65536 times specified for the first data transfer means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the fi transfer to H'20. The lower 16 bits of the transfer destination address of the first data and the transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.




Figure 12.16 Chain Transfer when Counter = 0

Operation of the DTC can be disabled or enabled using the module stop control register initial setting is for operation of the DTC to be enabled. Register access is disabled by so module stop state. The module stop state cannot be set while the DTC is activated. For or refer to section 27, Power-Down Modes.

12.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYS not be cleared to 0.

12.9.3 DMAC Transfer End Interrupt

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is controlled by the DTC but its value is modified with the write data regardless of the transcounter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

When the DTC is activated by a DMAC transfer end interrupt, even if DISEL=0, an aut clearing of the relevant activation source flag is not automatically cleared by the DTC. Twrite 1 to the DTE bit by the DTC transfer and clear the activation source flag to 0.

12.9.4 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all are disabled, multiple activation sources can be set at one time (only at the initial setting writing data after executing a dummy read on the relevant register.



12.5.0 Transfer finormation Start Address, Source Address, and Destination Add

address other than address 4n is specified, the lower 2 bits of the address are regarded as The source and destination addresses specified in SAR and DAR, respectively, will be train the divided bus cycles depending on the address and data size.

The transfer information start address to be specified in the vector table should be address

12.9.7 Transfer Information Modification

When IBCCS = 1 and the DMAC is used, clear the IBCCS bit to 0 and then set to 1 again modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

12.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must be same.

RENESAS




Figure 12.17 Example of Procedures for Overwriting the DTCER

Rev. 2.00 Oct. 20, 2009 Page 504 of 1340

REJ09B0499-0200



Ports 2 and F include an open-drain control register (ODR) that controls on/off of the orbuffer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF. Also, I/O ports can drive Darlington transistors when functioning as output ports.

Port 2, J, and K are Schmitt-trigger input. Schmitt-trigger inputs for other ports are enabused as the \overline{IRQ} , TPU, TMR, or IIC2 input.

Table 13.1 Port Functions

				Function			Input
Port	Description	Bit	1/0	Input	Output	Schmitt- Trigger Input* ¹	Pull-up MOS Function
Port 1	General I/O port also functioning as interrupt inputs,	7	P17/SCL0	IRQ7-A/ TCLKD/ ADTRG1	EDRAK1	IRQ7-A, TCLKD, SCL0	_
	SCI I/Os, DMAC I/Os, EXDMAC I/Os, A/D converter inputs, TPU inputs, and IIC2 I/Os	6	P16/SDA0	ĪRQ6-A/ TCLKC	DACK1/ EDACK1-A	IRQ6-A, TCLKC, SDA0	-
		5	P15/SCL1	IRQ5-A/ TCLKB/ RxD5/ IrRxD	TEND1/ ETEND1-A	ĪRQ5-A, TCLKB, SCL1	-
		4	P14/SDA1	DREQ1/ IRQ4-A/ TCLKA/ EDREQ1-A	TxD5/ IrTxD	ĪRQ4-A, TCLKA, SDA1	-
		3	P13	ADTRG0/	EDRAK0	ĪRQ3-A	_

ĪRQ3-A

also functioning as interrupt inputs,		TIOCB5			TIOCB5, TIOCA5
PPG outputs, TPU I/Os, TMR I/Os, and SCI I/Os	6	P26/ TIOCA5	_	PO6/TMO1/ TxD1	All input functions
and dor was	5	P25/ TIOCA4	TMCI1/ RxD1	PO5	P25, TIOCA4, TMCI1
	4	P24/ TIOCB4/ SCK1	TIOCA4/ TMRI1	PO4	P24, TIOCB4, TIOCA4, TMRI1
	3	P23/ TIOCD3	IRQ11-A/ TIOCC3	PO3	P23, TIOCD3, IRQ11-A
	2	P22/ TIOCC3	IRQ10-A	PO2/TMO0/ TxD0	All input functions
	1	P21/ TIOCA3	TMCI0/ RxD0/ IRQ9-A	PO1	P21, IRQ9-A, TIOCA3, TMCI0
	0	P20/ TIOCB3/ SCK0	TIOCA3/ TMRI0/ IRQ8-A	PO0	P20, IRQ8-A, TIOCB3, TIOCA3,

PO7

P27,

TMRI0

Rev. 2.00 Oct. 20, 2009 Page 506 of 1340

1102 1/08

Port 2 General I/O port 7 P27/ TIOCA5

		IRQ4-B		
3	_	P53/AN3/ IRQ3-B	_	ĪRQ3-B
2	_	P52/AN2/ IRQ2-B	_	IRQ2-B
1	_	P51/AN1/ IRQ1-B	_	ĪRQ1-B
0	_	P50/AN0/ IRQ0-B	_	ĪRQ0-B

				DREQ3/ IRQ11-B/ TMS/ EDREQ1-B		IRQ11-B, TMS	
		2	P62/SCK4	TRST	TMO2/ DACK2/ EDACK0-B	ĪRQ10-B, TRST	_
		1	P61	TMCI2/ RxD4/ IRQ9-B	TEND2/ ETEND0-B	TMCI2, IRQ9-B	
		0	P60	TMRI2/ DREQ2/ IRQ8-B/ EDREQ0-B	TxD4	TMRI2, IRQ8-B	_
	Port A General I/O port						
Port A		7	_	PA7	Вф	_	_
Port A	also functioning as system clock	6	PA6	PA7 —	AS/AH/ BS-B	-	_
Port A	also functioning		PA6	PA7 —	AS/AH/		_
Port A	also functioning as system clock output and bus	6		PA7 — — — — — —	AS/AH/ BS-B		_
Port A	also functioning as system clock output and bus	6 5	PA5	PA7	AS/AH/ BS-B	- - -	_
Port A	also functioning as system clock output and bus	6 5 4	PA5 PA4	PA7 BREQ/ WAIT	AS/AH/ BS-B RD	- - - -	_
Port A	also functioning as system clock output and bus	6 5 4 3	PA5 PA4 PA3		AS/AH/ BS-B RD	- - - -	_

TMRI3/

TMRI3,

P63



					CS7-B		
		0	PB0	_	CS0/ CS4/ CS5-B	-	
Port D	General I/O port	7	PD7	_	A7	_	0
*3	*3 also functioning as address outputs	6	PD6	_	A6	_	
	addices calpais	5	PD5	_	A5	-	
		4	PD4	_	A4	-	
		3	PD3		A3	-	
		2	PD2		A2	-	
		1	PD1		A1	-	
		0	PD0		A0		
Port E	General I/O port	7	PE7	_	A15	_	0
*3	also functioning as address outputs	6	PE6	_	A14	_	
	address surputs	5	PE5	_	A13	-	
		4	PE4	_	A12	_	
		3	PE3		A11	-	
		2	PE2		A10	-	
		1	PE1	_	A9	-	
		0	PE0	_	A8	-	

REJ09

	as bi-directional	6	PH6/D6*2	_	_		
	data bus	5	PH5/D5* ²	_	_	-	
		4	PH4/D4* ²	_	_	-	
		3	PH3/D3*2	_	_	-	
		2	PH2/D2*2	_	_	-	
		1	PH1/D1*2	_	_	-	
		0	PH0/D0*2	_	_	-	
Port I	General I/O port	7	PI7/D15*2	_	_	_	0
	also functioning as bi-directional	6	PI6/D14*2	_	_	-	
	data bus	5	PI5/D13* ²	_	_	-	
		4	PI4/D12*2	_	_	-	
		3	PI3/D11*2	_	_	_	
		2	PI2/D10*2	_	_		
		1	PI1/D9* ²	_	_	-	
		0	PI0/D8* ²	_	_	-	
Port J*4	General I/O port	7	PJ7/TIOCB8	TIOCA8/TCLKH	PO23	All input	0
	also functioning PPG I/Os and	6	PJ6/TIOCA8	_	PO22	functions	
	TPU I/Os	5	PJ5/TIOCB7	TIOCA7/TCLKG	PO21	-	
		4	PJ4/TIOCA7	_	PO20	-	
		3	PJ3/TIOCD6	TIOCC6/TCLKF	PO19	- - -	
		2	PJ2/TIOCC6	TCLKE	PO18		
		1	PJ1/TIOCB6	TIOCA6	PO17		
		0	PJ0/TIOCA6	_	PO16	-	

Rev. 2.00 Oct. 20, 2009 Page 510 of 1340 REJ09B0499-0200



		0	PK0/TIOCA9	_	PO24		
Port M	General I/O port	7	_	_	_	_	
also functioning as SCI I/Os	also functioning	6	_	_	_		
	45 551 1/55	5	_	_	_		
		4	PM4	_	_		
		3	PM3	_	_		
		2	PM2	_	_		
		1	PM1	RxD6	_		
		0	PM0	_	TxD6		

TIOCA9

PO25

Notes: 1. Pins without Schmitt-trigger input have CMOS input functions.

PK1/TIOCB9

- 2. Addresses are also output when accessing to the address/data multiplexed la
- 3. Pins are disabled when PCJKE = 1.
- Pins are disabled when PCJKE = 0.

Port K [*]	² 8	0	0	0	0	0	_	
Port M	* ⁶ 5	0	0	0	0	_	_	
[Legend	d]							
O:	Register ex	ists						
—:	No register	exists						
Notes:	1. Do not a	access port D or	E registers	when PCJK	E = 1.			
	2. Do not a	access port J or	K registers	when PCJKI	E = 0.			
The lower six bits are valid and the upper two bits are reserved for port 6 write value should be the same as the initial value.								
	4. The low	er four bits are v	alid and the	e upper four	bits are rese	erved for port	B reg	

The write value should be the same as the initial value.

The write value should be the same as the initial value.

The write value should be the same as the initial value.

Rev. 2.00 Oct. 20, 2009 Page 512 of 1340 RENESAS REJ09B0499-0200



5. The lower five bits are valid and the upper three bits are reserved for port F re-

6. The lower five bits are valid and the upper three bits are reserved for port M re

O

C

O

Port 5

Port 6*3

Port A

Port B*4

Port D*1

Port E*1

Port F*5

Port H

Port I

Port J*2

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7DDR	Pn6DDR	Pn5DDR	Pn4DDR	Pn3DDR	Pn2DDR	Pn1DDR	
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

The lower five bits are valid and the upper three bits are reserved for port F registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

Do not access port J or K registers when PCJKE = 0. Do not access port D or E registers when PCJKE = 1.

Table 13.3 Startup Mode and Initial Value

	Star	tup Mode
Port	External Extended Mode	Single-Chip Mode
Port A	H'80	H'00
Other ports	H'00	H'00

REJ09

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

The lower five bits are valid and the upper three bits are reserved for port F registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

Do not access port J or K registers when PCJKE = 0.

Do not access port D or E registers when PCJKE = 1.

13.1.3 Port Register (PORTn) (n = 1, 2, 5, 6, A, B, D to F, H to K, and M)

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is inv When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are r the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardless ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	
Initial Value	Undefined	Ur						
R/W	R	R	R	R	R	R	R	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

The lower five bits are valid and the upper three bits are reserved for port F registers. The lower five bits are valid and the upper three bits are reserved for port M registers.

Do not access port J or K registers when PCJKE = 0.

Do not access port D or E registers when PCJKE = 1.

Rev. 2.00 Oct. 20, 2009 Page 514 of 1340

REJ09B0499-0200



When PORT is read, the pin state is always read regardless of the ICR value. When the is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, should be modified when the corresponding input pins are not used. For example, an IR modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs a ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ICR	Pn6ICR	Pn5ICR	Pn4ICR	Pn3ICR	Pn2ICR	Pn1ICR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers. The lower five bits are valid and the upper three bits are reserved for port F registers. The lower five bits are valid and the upper three bits are reserved for port M registers.

Do not access port J or K registers when PCJKE = 0.

Do not access port D or E registers when PCJKE = 1.

REJ09

Initial Value 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W The lower five bits are valid and the upper three bits are reserved for port F registers. Note:

Table 13.4 Input Pull-Up MOS State

Port	Pin State	Reset	Hardware Standby Mode	Software Standby Mode	Ot Op
Port D	Address output			OFF	
	Port output			OFF	
	Port input		OFF	ON/	OFF
Port E	Address output			OFF	
	Port output			OFF	
	Port input		OFF	ON/	OFF
Port F	Address output			OFF	
	Port output			OFF	
	Port input		OFF	ON/	OFF
Port H	Data input/output			OFF	
	Port output			OFF	
	Port input		OFF	ON/	OFF
Port I	Data input/output			OFF	
	Port output			OFF	_
	Port input		OFF	ON/	OFF

Rev. 2.00 Oct. 20, 2009 Page 516 of 1340 REJ09B0499-0200



ON/OFF: If PCR is set to 1, the input pull-up MOS is on; if PCR is cleared to 0, the input MOS is off.

13.1.6 Open-Drain Control Register (PnODR) (n = 2 and F)

ODR is an 8-bit readable/writable register that selects the open-drain output function.

If a bit in ODR is set to 1, the pin corresponding to that bit in ODR functions as an NMO drain output. If a bit in ODR is cleared to 0, the pin corresponding to that bit in ODR functions at CMOS output.

The initial value of ODR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ODR	Pn6ODR	Pn5ODR	Pn4ODR	Pn3ODR	Pn2ODR	Pn1ODR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

REJ09

For a pin whose initial value changes according to the activation mode, "initial value E" if the initial value when the LSI is started up in external extended mode and "initial value S indicates the initial value when the LSI is started in single-chip mode.

13.2.1 Port 1

(1) P17/IRQ7-A/TCLKD/SCL0/EDRAK1/ADTRG1

The pin function is switched as shown below according to the combination of the EXDM IIC2 register settings and P17DDR bit setting.

		Setting				
Module		EXDMAC	IIC2	I/O Port		
Name	Pin Function	EDRAK1_OE	SCL0_OE	P17DDR		
EXDMAC	EDRAK1 output	1	_	_		
IIC2	SCL0 input/output	0	1			
I/O port	P17 output	0	0	1		
	P17 input (initial value)	0	0	0		

Rev. 2.00 Oct. 20, 2009 Page 518 of 1340 REJ09B0499-0200



1/0 [oort	P16 input (initial value)	0	0	0
(2)	D15/D	D5/IDD/WEND1/EW	ENDI AMBOE A	/TCI VD/CCI 1	

(3) P15/RxD5/IrRxD/TEND1/ETEND1-A/IRQ5-A/TCLKB/SCL1

The pin function is switched as shown below according to the combination of the EXDN

DMAC and IIC2 register settings and P15DDR bit setting.

			ing		
Module		EXDMAC	DMAC	IIC2	
Name	Pin Function	ETEND1A_OE	TEND1_OE	SCL1_OE	
EXDMAC	ETEND1-A output	1	_	_	
DMAC	TEND1 output	0	1	_	
IIC2	SCL1 input/output	0	0	1	
I/O port	P15 output	0	0	0	
	P15 input (initial value)	0	0	0	

I/O port	P14 output	0	0	0	1
	P14 input (initial value)	0	0	0	0
	(initial value)				

(5) P13/ADTRG0/IRQ3-A/EDRAK0

The pin function is switched as shown below according to the register setting of EXDMA the P13DDR bit setting.

		Setting		
		EXDMAC	I/O Port	
Module Name	Pin Function	EDRAKO_OE	P13DDR	
I/O port	EDRAK0 output	1	_	
	P13 output	0	1	
	P13 input (initial value)	0	0	

Rev. 2.00 Oct. 20, 2009 Page 520 of 1340

I/O port	P12 output	0	0	0	1
	P12 input (initial value)	0	0	0	0
(7) P11/Rx	xD2/TEND0/IRQ1-	-A/ETENDO-A	1		

SCK2 output

The pin function is switched as shown below according to the combination of the EXDM DMAC register settings and P11DDR bit setting.

			Setting	
Module		EXDMAC	DMAC	I/O Port
Name	Pin Function	ETEND0A_OE	TEND0_OE	P11DDR
EXDMAC	ETEND0-A output	1	_	_
DMAC	TEND0 output	0	1	_
I/O port	P11 output	0	0	1
	P11 input (initial value)	0	0	0

(initial value)

13.2.2 Port 2

(1) P27/PO7/TIOCA5/TIOCB5

The pin function is switched as shown below according to the combination of the TPU ar register settings and P27DDR bit setting.

			Setting	
		TPU	PPG	I/O Port
Module Name	Pin Function	TIOCB5_OE	PO7_OE	P27DDR
TPU	TIOCB5 output	1	_	_
PPG	PO7 output	0	1	_
I/O port	P27 output	0	0	1
	P27 input (initial value)	0	0	0

REJ09B0499-0200



PPG	PO6 output	0	0	0	1		
I/O port	P26 output	0	0	0	0		
	P26 input (initial value)	0	0	0	0		
(3) P25/PO5/TIOCA4/TMCI1/RxD1							

5CI

The pin function is switched as shown below according to the combination of the TPU a register settings and P25DDR bit setting.

I XD I output

		Setting				
		TPU	PPG	I/O Por		
Module Name	Pin Function	TIOCA4_OE	PO5_OE	P25DD		
TPU	TIOCA4 output	1	_	_		
PPG	PO5 output	0	1	_		
I/O port	P25 output	0	0	1		
	P25 input (initial value)	0	0	0		
)					

PPG	PO4 output	U	U	ı	
I/O port	P24 output	0	0	0	1
	P24 input (initial value)	0	0	0	0
				'	.,

(5) P23/PO3/TIOCC3/TIOCD3/IRQ11-A

The pin function is switched as shown below according to the combination of the TPU ar register settings and P23DDR bit setting.

			Setting	
		TPU	PPG	I/O Port
Module Name	Pin Function	TIOCD3_OE	PO3_OE	P23DDR
TPU	TIOCD3 output	1	_	_
PPG	PO3 output	0	1	_
I/O port	P23 output	0	0	1
	P23 input (initial value)	0	0	0

Rev. 2.00 Oct. 20, 2009 Page 524 of 1340

PPG	PO2 output	0	0	0	1		
I/O port	P22 output	0	0	0	0		
	P22 input (initial value)	0	0	0	0		
(7) P21/PO1/TIOCA3/TMCI0/RxD0/ TRO9 -A							

SCI

The pin function is switched as shown below according to the combination of the TPU a register settings and P21DDR bit setting.

1 XDU output

		Setting				
		TPU	PPG	I/O Por		
Module Name	Pin Function	TIOCA3_OE	PO1_OE	P21DD		
TPU	TIOCA3 output	1	_	_		
PPG	PO1 output	0	1	_		
I/O port	P21 output	0	0	1		
	P21 input (initial value)	0	0	0		

Rev. 2.00 Oct. 20, 2009 Page

11 4	i Oo oatpat	U	J	•	
I/O port	P20 output	0	0	0	1
	P20 input (initial value)	0	0	0	0

13.2.3 Port 5

(1) P57/AN7/DA1/<u>IRQ7</u>-B

wodule Name	Pin Function
D/A converter	DA1 output

(2) P56/AN6/DA0/IRQ6-B

Module Name	Pin Function

D/A converter	DA0 output

Rev. 2.00 Oct. 20, 2009 Page 526 of 1340

RENESAS REJ09B0499-0200

EXDMAC	EDACK1-B output	Except for	1	_	_	
DMAC	DACK3 output	boundary	0	1	_	
TMR	TMO3 output	– scan _ enabled	0	0	1	
I/O port	P65 output	mode*	0	0	0	
	P65 input (initial value)		0	0	0	
	hese pins are bound	ary scan de	dicated inp	out pins during	boundary scan	en

(2) P64/TMCI3/TEND3/ETEND1-B/TDI

The pin function is switched as shown below according to the combination of the EXDM

DMAC register settings and P64DDR bit setting.

Module Name	Pin Function	Mode	ETEND1B_OE	TEND3_OE	Ρ
EXDMAC	ETEND1-B output	Except for	1	_	
DMAC	TEND3 output	boundary -scan enabled	0	1	
I/O port	P64 output	_ mode*	0	0	1
	P64 input (initial value)	_	0	0	0

MCU

Operating

These pins are boundary scan dedicated input pins during boundary scan en Note: mode.

Setting

DMAC

1/0

EXDMAC

mode.

4) P62/TMO2/SCK4/DACK2/EDACK0-B/IRQ10-B/TRST

The pin function is switched as shown below according to the combination of the EXDM DMAC, TMR, and SCI register settings and P62DDR bit setting.

				Setting	9	
		MCU	EXDMAC	DMAC	TMR	SCI
Module Name	Module Operating Name Pin Function Mode	EDACK0B_OE	DACK2_OE	TMO2_OE	SCK4_OE	
EXDMAC	EDACK0-B output	Except for boundary scan enabled mode*	1	_	_	_
DMAC	DACK2 output		0	1	_	_
TMR	TMO2 output		0	0	1	_
SCI	SCK4 output		0	0	0	1
I/O port	P62 output		0	0	0	0
	P62 input (initial value)	_	0	0	0	0

Note: * These pins are boundary scan dedicated input pins during boundary scan ena mode.

RENESAS

I/O port	P61 output	U	0	l
	P61 input (initial value)	0	0	0

(6) P60/TMRI2/TxD4/DREQ2/EDREQ0-B/IRQ8-B

The pin function is switched as shown below according to the combination of the SCI resetting and P60DDR bit setting.

			Setting
		SCI	I/O Port
Module Name	Pin Function	TxD4_OE	P60DDR
SCI	TxD4 output	1	_
I/O port	P60 output	0	1
_	P60 input (initial value)	0	0

PA7 input	(
(initial value S)	

[Legend]

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

(2) $PA6/\overline{AS}/\overline{AH}/\overline{BS}-B$

The pin function is switched as shown below according to the combination of operating r the EXPE bit, the bus controller register, the port function control register (PFCR), and the PA6DDR bit settings.

		Setting				
		Bus Controller		I/O Port		
Module Name	Pin Function	AH_OE	BS-B_OE	ĀS_OE	PA6	
Bus controller	AH output*	1	_	_	_	
	BS-B output*	0	1	_	_	
	AS output* (initial value E)	0	0	1		
I/O port	PA6 output	0	0	0	1	
	PA6 input (initial value S)	0	0	0	0	

[Legend]

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Oct. 20, 2009 Page 530 of 1340

	(initial value S)
[Legend]	·
Initial value E:	Initial value in external extended mode
Initial value S:	Initial value in single-chip mode

Valid in external extended mode (EXPE = 1)

PA5 input

PA4/LHWR/LUB

The pin function is switched as shown below according to the combination of operating the EXPE bit, the bus controller register, the port function control register (PFCR), and PA4DDR bit settings.

0

		Setting		
		Bus Controller		I/O Port
Module Name	Pin Function	LUB_OE*2	LHWR_OE*2	PA4DDR
Bus controller	LUB output*1	1	_	_
	LHWR output*1 (initial value E)	_	1	_
I/O port	PA4 output	0	0	1
	PA4 input (initial value S)	0	0	0

[Legend]

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

2. When the byte control SRAM space is accessed while the byte control SRAM

specified or while LHWROE = 1, this pin functions as the \overline{LUB} output; otherw LHWR output.



Rev. 2.00 Oct. 20, 2009 Page REJ09

0

I/O port	PA3 output	0	0	1
	PA3 input (initial value S)	0	0	0
[Legend]	Initial value in exte	ernal extend	ed mode	

Initial value E: Initial value in external extended mod

Initial value S: Initial value in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

2. If the byte control SRAM space is accessed, this pin functions as the $\overline{\text{LLB}}$ outpotherwise, the $\overline{\text{LLWR}}$.

(6) PA2/BREQ/WAIT

The pin function is switched as shown below according to the combination of the bus corregister settings and the PA2DDR bit setting.

		Setting			
		Bus	s Controller	I/O Port	
Module Name	Pin Function	BCR_BRLE	BCR_WAITE	PA2DDF	
Bus controller	BREQ input	1	_	_	
	WAIT input	0	1	_	
I/O port	PA2 output	0	0	1	
	PA2 input (initial value)	0	0	0	



Bus controller	BACK output *	1	_	_	_
	RD/WR output *	0	1	_	_
		0	0	1	_
I/O port	PA1 output	0	0	0	1
	PA1 input (initial value)	0	0	0	0
Note: * Valid	in external extended	d mode (E	XPE = 1)		

PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating the EXPE bit, the bus controller register, the port function control register (PFCR), and PA0DDR bit settings.

		Setting		
		I/O Port	Bus Controller	I/O Port
Module Name	Pin Function	BS-A_OE	BREQO_OE	PA0DDI
Bus controller	BS-A output*	1	_	_
	BREQO output*	0	1	_
I/O port	PA0 output	0	0	1
	PA0 input (initial value)	0	0	0

Note: * Valid in external extended mode (EXPE = 1)



Rev. 2.00 Oct. 20, 2009 Page REJ09

	CS7-A output*	_	1	_
I/O port	PB3 output	0	0	1
	PB3 input (initial value)	0	0	0
Note: * Va	alid in external extende	d mode (EXPI	Ξ = 1)	

(2) $PB2/\overline{CS2}-A/\overline{CS6}-A$

Bus controller

The pin function is switched as shown below according to the combination of operating r the EXPE bit, the port function control register (PFCR), and the PB2DDR bit settings. Setting

			3		
	Pin Function	I/O Port			
Module Name		CS2A_OE	CS6A_OE	PB2DDR	
Bus controller	CS2-A output*	1	_	_	
	CS6-A output*	_	1	_	
I/O port	PB2 output	0	0	1	
	PB2 input (initial value)	0	0	0	
Note: * Valid	in external extended	d mode (EXPE = 1)	•		

Rev. 2.00 Oct. 20, 2009 Page 534 of 1340

	CSS-A output	_		ı	_		
	CS6-B output*	_	_	_	1	_	
	CS7-B output*	_	_	_	_	1	
I/O port	PB1 output	0	0	0	0	0	
	PB1 input (initial value)	0	0	0	0	0	_
Note: * Va	alid in external extended	d mode (E	XPE = 1)		II.		

PB0/CS0/CS4/CS5-B

The pin function is switched as shown below according to the combination of operating the EXPE bit, the bus controller register, the port function control register (PFCR), and

PB0DDR bit sett	ings.				
		Setting			
			I/O) Port	
Module Name	Pin Function	CS0_OE	CS4_OE	CS5B_OE	PE
Bus controller	CSO output (initial value E)	1	_	_	
	CS4 output		1	_	_
	CS5-B output			1	_
I/O port	PB0 output	0	0	0	1
	PB0 input (initial value S)	0	0	0	0
[Legend]				_	

Initial value E: Initial value in on-chip ROM disabled external mode Initial value S: Initial value in other modes

Note: * Valid in external extended mode (EXPE = 1)



Rev. 2.00 Oct. 20, 2009 Page RENESAS REJ09 EXPE bit, and the PDnDDR bit settings.

			I/O Port
Module Name	Pin Function	MCU Operating Mode	PDnDDF
Bus controller	Address output	On-chip ROM disabled extended mode	
		On-chip ROM enabled extended mode	1
I/O port	PDn output	Single-chip mode*	1
	PDn input (initial value)	Modes other than on-chip ROM disabled extended mode	0


Setting

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode

(EXPE = 1)





		Setting	
			I/O Por
Module Name	Pin Function	MCU Operating Mode	PEnDD
Bus controller	Address output	On-chip ROM disabled extended mode	_
		On-chip ROM enabled extended mode	1
I/O port	PEn output	Single-chip mode*	1
	PEn input (initial value)	Modes other than on-chip ROM disabled extended mode	0

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode (EXPE = 1)

REJ09

disabled extended mode		•		
on-chin ROM	Bus controller	A20 output*	1	_
	I/O port	PF4 output	0	1
		PF4 input (initial value)	0	0
Note: * Valid in 6	external extended	mode (EXPE = 1)		

Bus controller

(2) PF3/A19

On-chip Roivi

The pin function is switched as shown below according to the combination of operating r EXPE bit, the port function control register (PFCR), and the PF3DDR bit settings.

				Setting
MCU			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A19_OE	PF3DDR
On-chip ROM disabled extended mode	Bus controller	A19 output	_	_
Modes other than	Bus controller	A19 output*	1	_
on-chip ROM disabled extended	I/O port	PF3 output	0	1
mode		PF3 input (initial value)	0	0

Rev. 2.00 Oct. 20, 2009 Page 538 of 1340

RENESAS

Modes other than	Bus controller	A18 output*	1	_
on-chip ROM disabled extended	I/O port	PF2 output	0	1
mode		PF2 input (initial value)	0	0
Note: * Valid in 6	external extended	mode (EXPE = 1))	
(A) DE4/14E				

(4) **PF1/A17**

The pin function is switched as shown below according to the combination of operating EXPE bit, the port function control register (PFCR), and the PF1DDR bit settings.

				Setting
MCU			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A17_OE	PF1DDR
On-chip ROM disabled extended mode	Bus controller	A17 output	_	_
Modes other than on-chip ROM disabled extended	Bus controller	A17 output*	1	_
	I/O port	PF1 output	0	1
mode		PF1 input (initial value)	0	0
		. (=)(==		

Note: * Valid in external extended mode (EXPE = 1)

Modes other than on-chip ROM disabled extended mode	Bus controller	A16 output*	1	_
	I/O port	PF0 output	0	1
		PF0 input (initial value)	0	0
Note: * Valid in 6	external extended	mode (EXPE = 1)	,	

13.2.10 Port H

PH7/D7, PH6/D6, PH5/D5, PH4/D4, PH3/D3, PH2/D2, PH1/D1, PH0/D0

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PHnDDR bit settings.

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PHnDDR	
Bus controller	Data I/O* (initial value E)	1	_	
I/O port	PHn output	0	1	
	PHn input (initial value S)	0	0	
[Legend]				

Initial value S:

Initial value E: Initial value in external extended mode Initial value in single-chip mode

n: 0 to 7

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Oct. 20, 2009 Page 540 of 1340 REJ09B0499-0200

RENESAS

Bus controller	(initial value E)	I	_
I/O port	PIn output	0	1
	PIn input (initial value S)	0	0
[Legend]			_

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

0 to 7 n:

Note: * Valid in external extended mode (EXPE = 1)

PPG and TPU, setting of the port function control register (PFCR), and the PJ7DDR bit s

			Setting	
		PPG	TPU	I/O Port
Module Name	Pin Function	PO23_OE	TIOCB8_OE	PJ7DDR
PPG	PO23 output*	1	_	
TPU	TIOCB8 output*	0	1	_
I/O port	PJ7 output*	0	0	1
	PJ7 input*	0	0	0

Note: * Valid when PCJKE = 1.

(2) **PJ6/TIOCA8/PO22**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ6DDR bit s

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO22_OE	TIOCA8_OE	PJ6DDR
PPG	PO22 output*	1	_	_
TPU	TIOCA8 output*	0	1	_
I/O port	PJ6 output*	0	0	1
	PJ6 input*	0	0	0

Note: * Valid when PCJKE = 1.

Rev. 2.00 Oct. 20, 2009 Page 542 of 1340

RENESAS

i/O port		i oo oatpat	U	O	
		PJ5 input*	0	0	0
Note:	Valid w	hen PCJKE = 1.			,

Valid when PCJKE = 1.

(4) PJ4/TIOCA7/PO20

The pin function is switched as shown below according to the combination of register se PPG and TPU, setting of the port function control register (PFCR), and the PJ4DDR bit

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO20_OE	TIOCA7_OE	PJ4DDF
PPG	PO20 output*	1	_	_
TPU	TIOCA7 output*	0	1	_
I/O port	PJ4 output*	0	0	1
	PJ4 input*	0	0	0

Note: Valid when PCJKE = 1.

i/O poi	·	1 33 output	U	U	·
		PJ3 input*	0	0	0
Note:	* Valid v	vhen PCJKE = 1.		<u> </u>	

PJ2/PO18/TIOCC6/TCLKE

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ2DDR bit s

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO18_OE	TIOCC6_OE	PJ2DDR
PPG	PO18 output*	1	_	_
TPU	TIOCC6 output*	0	1	
I/O port	PJ2 output*	0	0	1
	PJ2 input*	0	0	0

Valid when PCJKE = 1. Note:

Rev. 2.00 Oct. 20, 2009 Page 544 of 1340

70 port	1 0 1 Oatpat	0	0	'
	PJ1 input*	0	0	0
 	DO IVE			

Note: * Valid when PCJKE = 1.

(8) PJ0/PO16/TIOCA6

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ0DDR bit

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO16_OE	TIOCA6_OE	PJ0DDF
PPG	PO16 output*	1	_	_
TPU	TIOCA6 output*	0	1	_
I/O port	PJ0 output*	0	0	1
	PJ0 input*	0	0	0

Note: * Valid when PCJKE = 1.

PPG and TPU, setting of the port function control register (PFCR), and the PK7DDR bit

			Setting	
		PPG	TPU	I/O Port
Module Name	Pin Function	PO31_OE	TIOCB11_OE	PK7DDR
PPG	PO31 output*	1	_	_
TPU	TIOCB11 output*	0	1	_
I/O port	PK7 output*	0	0	1
	PK7 input*	0	0	0

Note: * Valid when PCJKE = 1.

(2) PK6/PO30/TIOCA11

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PK6DDR bit

		Setting			
		PPG	TPU	I/O Port	
Module Name	Pin Function	PO30_OE	TIOCA11_OE	PK6DDR	
PPG	PO30 output*	1	_	_	
TPU	TIOCA11 output*	0	1	_	
I/O port	PK6 output*	0	0	1	
	PK6 input*	0	0	0	

Note: * Valid when PCJKE = 1.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 546 of 1340 REJ09B0499-0200

ı, o poi		1 No oatpat	•	•	•	
		PK5 input*	0	0	0	
Note:	*	Valid when PCJKE = 1.				

Valid when PCJKE = 1.

PK4/PO28/TIOCA10 **(4)**

The pin function is switched as shown below according to the combination of register se PPG and TPU, setting of the port function control register (PFCR), and the PK4DDR bi

		Setting			
		PPG	TPU	I/O Port	
Module Name	Pin Function	PO28_OE	TIOCA10_OE	PK4DDI	
PPG	PO28 output*	1	_	_	
TPU	TIOCA10 output*	0	1	_	
I/O port	PK4 output*	0	0	1	
	PK4 input*	0	0	0	

Note: Valid when PCJKE = 1.

i/O port	i No output	U	O	•
	PK3 input*	0	0	0
Note: *	Valid when PCJKE = 1.		<u> </u>	•

(6) **PK2/PO26/TIOCC9**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PK2DDR bit

		Setting			
		PPG	TPU	I/O Port	
Module Name	Pin Function	PO26_OE	TIOCC9_OE	PK2DDR	
PPG	PO26 output*	1	_	_	
TPU	TIOCC9 output*	0	1	_	
I/O port	PK2 output*	0	0	1	
	PK2 input*	0	0	0	

Valid when PCJKE = 1. Note:

REJ09B0499-0200

"O port	1 Iti oatpat	•	•	ı
	PK1 input*	0	0	0
Note: *	Valid when PCJKE = 1.			

vana whom come

(8) PK0/PO24/TIOCA9

The pin function is switched as shown below according to the combination of register see PPG and TPU, setting of the port function control register (PFCR), and the PK0DDR bit

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO24_OE	TIOCA9_OE	PK0DD
PPG	PO24 output*	1	_	_
TPU	TIOCA9 output*	0	1	_
I/O port	PK0 output*	0	0	1
	PK0 input*	0	0	0

Note: * Valid when PCJKE = 1.

I/O port	PM4 output	0	1
	PM4 input (initial value)	0	0

(2) PM3

The pin function is switched as shown below according to the combination of the PM3DI setting.

		Setting
		I/O Port
Module Name	Pin Function	PM3DDR
I/O port	PM3 output	1
	PM3 input (initial value)	0

(3) PM2

The pin function is switched as shown below according to the combination of the PM2Dl

		Setting	
		I/O Port	
Module Name	Pin Function	PM2DDR	
/O port	PM2 output	1	
	PM2 input (initial value)	0	

Rev. 2.00 Oct. 20, 2009 Page 550 of 1340

(5) PM0/TxD6

The pin function is switched as shown below according to the combination of the SCI resetting and PM0DDR bit setting.

			Setting
		SCI	I/O Port
Module Name	Pin Function	TxD6_OE	PM0DDR
SCI	TxD6 output	1	_
I/O port	PM0 output	0	1
	PM0 input (initial value)	0	0

Rev. 2.00 Oct. 20, 2009 Page

REJ09

	TEND1_OE	TEND1	PFCR7.DMAS1[A,B] = 00	DMDR_1.TENDE = 1
	SCL1_OE	SCL1		ICCRA.ICE = 1
4	TxD5_OE	TxD5		SCR.TE = 1, IrCR.IrE = 0
	IrTxD_OE	IrTxD		SCR.TE = 1, IrCR.IrE = 1
	SDA1_OE	SDA1		ICCRA.ICE = 1
3	EDRAKO_OE	EDRAK0	PFCR8.EDMAS0[A,B] = 00	SYSCR.EXPE = 1, EDMDR_0.EDRA
2	EDACK0A_OE	EDACK0	PFCR8.EDMAS0[A,B] = 00	SYSCR.EXPE = 1, EDACR_0.AMS = EDMDR_0.EDACKE = 1
	DACK0_OE	DACK0	PFCR7.DMAS0[A,B] = 00	DMAC.DACR_0.AMS = 1, DMDR_0.
	SCK2_OE	SCK2		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 01 or SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or SMR.C/A = 1, SCR.CKE 1 = 0
1	ETENDOA_OE	ETEND0	PFCR8.EDMAS0[A,B] = 00	SYSCR.EXPE = 1, EDMDR_0.ETEN
	TEND0_OE	TEND0	PFCR7.DMAS0[A,B] = 00	DMDR_0.TENDE = 1
0	TxD2_OE	TxD2		SCR.TE = 1

SDA0

ETEND1A_OE ETEND1 PFCR8.EDMAS1[A,B] = 00

RENESAS

ICCRA.ICE = 1

SYSCR.EXPE = 1, EDMDR_1.ETEN

Rev. 2.00 Oct. 20, 2009 Page 552 of 1340

SDA0_OE

SCK1_OE SCK1 When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 wh SMR.GM = 0, SCR.CKE [1, 0] : SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 wh SMR.C/A = 0, SCR.CKE [1, 0] : SMR.C/A = 1, SCR.CKE [1, 0] : SMR.C/A = 1, SCR.CKE 1 = 0			TPU.TIOR_4.IOB[1,0] = 01/10/11 When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 0 SMR.GM = 1
SCR.TE = 1 or SCR.RE = 1 wh SMR.GM = 0, SCR.CKE [1, 0] = SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 wh SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0 PO4_OE PO4 NDERL.NDER4 = 1 TPU.TMDR.BFB = 0, TPU.TIORL_3.IOD3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 PO3_OE PO3 NDERL.NDER3 = 1 TPU.TMDR.BFA = 0, TPU.TMDR.BFA = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 TMO0_OE TMO0 TMR.TCSR_0.OS[3,2] = 01/10/ TMR.TCSR_0.OS[1,0] = 01/10/	SCK1_OE	SCK1	SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 0 SMR.GM = 1 When SCMR.SMIF = 0:
3 TIOCD3_OE TIOCD3 TPU.TMDR.BFB = 0, TPU.TIORL_3.IOD3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 PO3_OE PO3 NDERL.NDER3 = 1 2 TIOCC3_OE TIOCC3 TPU.TMDR.BFA = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 TMO0_OE TMO0 TMR.TCSR_0.OS[3,2] = 01/10/ TMR.TCSR_0.OS[1,0] = 01/10/			SMR.C/A = 0, SCR.CKE [1, 0] = 0
TPU.TIORL_3.IOD3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 PO3_OE PO3 NDERL.NDER3 = 1 2 TIOCC3_OE TIOCC3 TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 TMOO_OE TMO0 TMR.TCSR_0.OS[3,2] = 01/10/	PO4_OE	PO4	NDERL.NDER4 = 1
2 TIOCC3_OE TIOCC3 TPU.TMDR.BFA = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 TMOO_OE TMO0 TMR.TCSR_0.OS[3,2] = 01/10/ TMR.TCSR_0.OS[1,0] = 01/10/	TIOCD3_OE	TIOCD3	· · · · · · · · · · · · · · · · · · ·
TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10 TMO0_OE TMO0 TMR.TCSR_0.OS[3,2] = 01/10/ TMR.TCSR_0.OS[1,0] = 01/10/	PO3_OE	PO3	NDERL.NDER3 = 1
TMR.TCSR_0.OS[1,0] = 01/10/	TIOCC3_OE	TIOCC3	•
	TMO0_OE	TMO0	TMR.TCSR_0.OS[3,2] = 01/10/11 TMR.TCSR_0.OS[1,0] = 01/10/11
	TxD0_OE	TxD0	SCR.TE = 1
PO2_OE PO2 NDERL.NDER2 = 1	PO2_OE	PO2	NDERL.NDER2 = 1
			Rev. 2.00 Oct. 20, 2009 Pag
			REJO
	_	TIOCD3_OE PO3_OE TIOCC3_OE TMO0_OE TxD0_OE	TIOCD3_OE TIOCD3 PO3_OE PO3 TIOCC3_OE TIOCC3 TMO0_OE TMO0 TxD0_OE TxD0

PO6_OE

PO5_OE

TIOCA4_OE

5

PO6

PO5

TIOCA4

NDERL.NDER6 = 1

NDERL.NDER5 = 1

TPU.TIOR_4.IOA3 = 0,

TPU.TIOR_4.IOA[1,0] = 01/10/11

					SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or SMR.C/A = 1, SCR.CKE 1 = 0
		PO0_OE	PO0		NDERL.NDER0 = 1
P6	5	EDACK1B_OE	EDACK1	PFCR8.EDMAS1[A,B] = 01	SYSCR.EXPE = 1, EDACR_1.AMS = EDMDR_1.EDACKE = 1
		DACK3_OE	DACK3	PFCR7.DMAS3[A,B] = 01	DMAC.DACR_3.AMS = 1, DMDR_3.DACKE = 1
		TMO3_OE	ТМО3		TMR.TCSR_3.OS[3,2] = 01/10/11 or TMR.TCSR_3.OS[1,0] = 01/10/11
	4	ETEND1B_OE	ETEND1	PFCR8.EDMAS1[A,B] = 01	SYSCR.EXPE = 1, EDMDR_1.ETEN
		TEND3_OE	TEND3	PFCR7.DMAS3[A,B] = 01	DMDR_3.TENDE = 1
	2	EDACK0B_OE	EDACK0	PFCR8.EDMAS0[A,B] = 01	SYSCR.EXPE = 1, EDACR_0.AMS = EDMDR_0.EDACKE = 1
		DACK2_OE	DACK2	PFCR7.DMAS2[A,B] = 01	DMAC.DACR_2.AMS = 1, DMDR_2.DACKE = 1
		TMO2_OE	TMO2		TMR.TCSR_2.OS[3,2] = 01/10/11 or TMR.TCSR_2.OS[1,0] = 01/10/11
		SCK4_OE	SCK4		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 01 of SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 01 of SMR.C/A = 1, SCR.CKE 1 = 0
		· ·		•	

SMR.GM = 1

When SCMR.SMIF = 0:

Rev. 2.00 Oct. 20, 2009 Page 554 of 1340

		LHWR_OE	LHWR		SYSCR.EXPE = 1, PFCR6.LHWR0
	3	LLB_OE	LLB		SYSCR.EXPE = 1, SRAMCR.BCS
		LLWR_OE	LLWR		SYSCR.EXPE = 1
	1	BACK_OE	BACK		SYSCR.EXPE = 1,BCR1.BRLE = 1
		(RD/WR)_OE	RD/WR		SYSCR.EXPE = 1, PFCR2.RDWR SRAMCR.BCSELn = 1
	0	BSA_OE	BS	PFCR2.BSS = 0	SYSCR.EXPE = 1, PFCR2.BSE =
		BREQO_OE	BREQO		SYSCR.EXPE = 1, BCR1.BRLE = BCR1.BREQOE = 1
РВ	3	CS3_OE	CS3		SYSCR.EXPE = 1, PFCR0.CS3E =
		CS7A_OE	CS7	PFCR1.CS7S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS7E =
	2	CS2A_OE	CS2	PFCR2.CS2S = 0	SYSCR.EXPE = 1, PFCR0.CS2E =
		CS6A_OE	CS6	PFCR1.CS6S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS6E =
	1	CS1_OE	CS1		SYSCR.EXPE = 1, PFCR0.CS1E =
		CS2B_OE	CS2	PFCR2.CS2S = 1	SYSCR.EXPE = 1, PFCR0.CS2E =
		CS5A_OE	CS5	PFCR1.CS5S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS5E =
		CS6B_OE	CS6	PFCR1.CS6S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS6E =
		CS7B_OE	CS7	PFCR1.CS7S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS7E =
	0	CS0_OE	CS0		SYSCR.EXPE = 1, PFCR0.CS0E =
		CS4_OE	CS4		SYSCR.EXPE = 1, PFCR0.CS4E =
		CS5B_OE	CS5	PFCR1.CS5S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS5E =
				2	Rev. 2.00 Oct. 20, 2009 Page
				RENESA	S REJOS

 $\overline{\mathsf{AS}}_{\mathsf{OE}}$

RD_OE

LUB_OE

5

4

 $\overline{\mathsf{AS}}$

 $\overline{\mathsf{RD}}$

LUB

SYSCR.EXPE = 1, PFCR2.ASOE :

SYSCR.EXPE = 1, PFCR6.LHWR0

SYSCR.EXPE = 1

SRAMCR.BCSELn = 1

	0	A0_OE	A0	SYSCR.EXPE = 1, PDDDR.PD0DDF
PE	7	A15_OE	A15	SYSCR.EXPE = 1, PEDDR.PE7DDF
	6	A14_OE	A14	SYSCR.EXPE = 1, PEDDR.PE6DDF
	5	A13_OE	A13	SYSCR.EXPE = 1, PEDR.PE5DDR :
	4	A12_OE	A12	SYSCR.EXPE = 1, PEDDR.PE4DDF
	3	A11_OE	A11	SYSCR.EXPE = 1, PEDDR.PE3DDF
	2	A10_OE	A10	SYSCR.EXPE = 1, PEDDR.PE2DDF
	1	A9_OE	A9	SYSCR.EXPE = 1, PEDDR.PE1DDF
	0	A8_OE	A8	SYSCR.EXPE = 1, PEDDR.PE0DDF
PF	4	A20_OE	A20	SYSCR.EXPE = 1, PFCR4.A20E = 1
	3	A19_OE	A19	SYSCR.EXPE = 1, PFCR4.A19E = 1
	2	A18_OE	A18	SYSCR.EXPE = 1, PFCR4.A18E = 1
	1	A17_OE	A17	SYSCR.EXPE = 1, PFCR4.A17E = 1
	0	A16_OE	A16	SYSCR.EXPE = 1, PFCR4.A16E = 1
PH	7	D7_E	D7	SYSCR.EXPE = 1
	6	D6_E	D6	SYSCR.EXPE = 1
	5	D5_E	D5	SYSCR.EXPE = 1
	4	D4_E	D4	SYSCR.EXPE = 1
	3	D3_E	D3	SYSCR.EXPE = 1

SYSCR.EXPE = 1

SYSCR.EXPE = 1

SYSCR.EXPE = 1

Rev. 2.00 Oct. 20, 2009 Page 556 of 1340

RENESAS

D2

D1

D0

D2_E

D1_E

D0_E

FJ	,	HOCB8_OE	TIOCB8	TPU.TIOR_8.IOB3 = 0, TPU.TIOR_8.IOB[1,0] = 01/10/11
		PO 23_OE	PO23	NDERL_1.NDER23 = 1
	6	TIOCA8_OE	TIOCA8	TPU.TIOR_8.IOA3 = 0, TPU.TIOR_8.IOA[1,0] = 01/10/11
		PO 22_OE	PO22	NDERL_1.NDER22 = 1
	5	TIOCB7_OE	TIOCB7	TPU.TIOR_7.IOB3 = 0, TPU.TIOR_7.IOB[1,0] = 01/10/11
		PO 21_OE	PO21	NDERL_1.NDER21 = 1
	4	TIOCA7_OE	TIOCA7	TPU.TIOR_7.IOA3 = 0, TPU.TIOR_7.IOA[1,0] = 01/10/11
		PO 20_OE	PO20	NDERL_1.NDER20 = 1
	3	TIOCD6_OE	TIOCD6	TPU.TMDR_6.BFB = 0, TPU.TIORL_6.IOD3 =0, TPU.TIORL_6.IOD[1,0] = 01/10/11
		PO 19_OE	PO19	NDERL_1.NDER19 = 1
	2	TIOCC6_OE	TIOCC6	TPU.TMDR_6.BFA = 0, TPU.TIORL_6.IOC3 = 0, TPU.TIORL_6.IOC[1,0] = 01/10/11
		PO 18_OE	PO18	NDERL_1.NDER18 = 1
	1	TIOCB6_OE	TIOCB6	TPU.TIORH_6.IOB3 = 0, TPU.TIORH_6.IOB[1,0] = 01/10/11
		PO 17_OE	PO17	NDERL_1.NDER17 = 1
	0	TIOCA6_OE	TIOCA6	TPU.TIORH_6.IOA3 = 0, TPU.TIORH_6.IOA[1,0] = 01/10/11
		PO 16_OE	PO16	NDERL_1.NDER16 = 1
				Rev. 2.00 Oct. 20, 2009 Page
				REJOS

0

ΡJ

D8_E

TIOCB8_OE

D8

TIOCB8

SYSCR.EXPE = 1, ABWCR.ABW[I

TPU.TIOR_8.IOB3 = 0,

	PO28_OE	PO28	NDERH_1.NDER28 = 1
3	TIOCD9_OE	TIOCD9	TPU.TMDR_9.BFB = 0, TPU.TIORL_9. TPU.TIORL_9.IOD[1,0] = 01/10/11
	PO27_OE	PO27	NDERH_1.NDER27 = 1
2	TIOCC9_OE	TIOCC9	TPU.TMDR_9.BFA = 0, TPU.TIORL_9. TPU.TIORL_9.IOC[1,0] = 01/10/11
	PO26_OE	PO26	NDERH_1.NDER26 = 1
1	TIOCB9_OE	TIOCB9	TPU.TIORH_9.IOB3 = 0, TPU.TIORH_9.IOB[1,0] = 01/10/11
	PO25_OE	PO25	NDERH_1.NDER25 = 1
0	TIOCA9_OE	TIOCA9	TPU.TIORH_9.IOA3 = 0, TPU.TIORH_9.IOA[1,0] = 01/10/11
	PO24_OE	PO24	NDERH_1.NDER24 = 1

PO29

TIOCA10

11 0.11011_10.10D[1,0] = 01/10/11

 $NDERH_1.NDER29 = 1$

TPU.TIOR_10.IOA3 = 0, TPU.TIOR_10.IOA[1,0] = 01/10/11

PO29_OE

TIOCA10_OE

- Port function control register o (PPCRO)
- Port function control register 7 (PFCR7)
- Port function control register 8 (PFCR8)
- Port function control register 9 (PFCR9)
- Port function control register A (PFCRA)
- Port function control register B (PFCRB)
- Port function control register C (PFCRC)
- Port function control register D (PFCRD)

REJ09

Bit	Bit Name	Initial Value	R/W	Description
DIL	DIL Mame	value	m/ W	Description
7	CS7E	0	R/W	CS7 to CS0 Enable
6	CS6E	0	R/W	These bits enable/disable the corresponding \overline{C}
5	CS5E	0	R/W	output.
4	CS4E	0	R/W	0: Pin functions as I/O port
3	CS3E	0	R/W	1: Pin functions as CSn output pin
2	CS2E	0	R/W	-(n = 7 to 0)
1	CS1E	0	R/W	-
0	CS0E	Undefined*	R/W	-

Note: * 1 in external extended mode, 0 in other modes.

Rev. 2.00 Oct. 20, 2009 Page 560 of 1340 REJ09B0499-0200

RENESAS

enabled (CS6E = 1) 00: Specifies pin PB2 as CS6-A output 01: Specifies pin PB1 as CS6-B output 10: Setting prohibited 11: Setting prohibited 3 CS5SA* 0 R/W CS5 Output Pin Select	5	CS6SA*	0	R/W	CS6 Output Pin Select
01: Specifies pin PB1 as $\overline{\text{CS6}}$ -B output 10: Setting prohibited 11: Setting prohibited 3	4	CS6SB*	0	R/W	Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ out enabled (CS6E = 1)
10: Setting prohibited 11: Setting prohibited 3					00: Specifies pin PB2 as CS6-A output
11: Setting prohibited 3					01: Specifies pin PB1 as CS6-B output
3 CS5SA* 0 R/W CS5 Output Pin Select 2 CS5SB* 0 R/W Selects the output pin for CS5 when CS5 out enabled (CS5E = 1) 00: Specifies pin PB1 as CS5-A output 01: Specifies pin PB0 as CS5-B output 10: Setting prohibited					10: Setting prohibited
2 CS5SB* 0 R/W Selects the output pin for $\overline{\text{CS5}}$ when $\overline{\text{CS5}}$ out enabled (CS5E = 1) 00: Specifies pin PB1 as $\overline{\text{CS5}}$ -A output 01: Specifies pin PB0 as $\overline{\text{CS5}}$ -B output 10: Setting prohibited					11: Setting prohibited
enabled (CS5E = 1) 00: Specifies pin PB1 as CS5-A output 01: Specifies pin PB0 as CS5-B output 10: Setting prohibited	3	CS5SA*	0	R/W	CS5 Output Pin Select
01: Specifies pin PB0 as CS5 -B output 10: Setting prohibited	2	CS5SB*	0	R/W	Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ out enabled (CS5E = 1)
10: Setting prohibited					00: Specifies pin PB1 as CS5-A output
					01: Specifies pin PB0 as CS5-B output
11: Setting prohibited					10: Setting prohibited
					11: Setting prohibited

DΙΙ

7

6

DIL Mame

CS7SA*

CS7SB*

value

0

M/ VV

R/W

R/W

Description

CS7 Output Pin Select

enabled (CS7E = 1)

10: Setting prohibited11: Setting prohibited

Selects the output pin for $\overline{\text{CS7}}$ when $\overline{\text{CS7}}$ out

00: Specifies pin PB3 as $\overline{\text{CS7}}$ -A output 01: Specifies pin PB1 as $\overline{\text{CS7}}$ -B output

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

section 9.5.3, Chip Select Signals.

13.3.3 Port Function Control Register 2 (PFCR2)

PFCR2 selects the $\overline{\text{CS}}$ output pin, enables/disables bus control I/O, and selects the bus copins.

Bit	7	6	5	4	3	2	1	
Bit Name	_	CS2S	BSS	BSE	_	RDWRE	ASOE	
Initial Value	0	0	0	0	0	0	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
6	CS2S*1	0	R/W	CS2 Output Pin Select
				Selects the output pin for $\overline{CS2}$ when $\overline{CS2}$ outpenabled (CS2E = 1)
				0: Specifies pin PB2 as CS2-A output pin
				1: Specifies pin PB1 as CS2-B output pin

Rev. 2.00 Oct. 20, 2009 Page 562 of 1340

REJ09B0499-0200



				This bit is always read as 0. The write value s always be 0.
2	RDWRE*2	0	R/W	RD/WR Output Enable
				Enables/disables the RD/WR output
				0: Disables the RD/WR output
				1: Enables the RD/WR output
1	ASOE	1	R/W	AS Output Enable
				Enables/disables the \overline{AS} output
				0: Specifies pin PA6 as I/O port
				1: Specifies pin PA6 as \overline{AS} output pin

Reserved

R

R

0

0

This bit is always read as 0. The write value s always be 0.

Notes: 1. If multiple \overline{CS} outputs are specified to a single pin according to the \overline{CS} output select bit (n = 2) multiple \overline{CS} signals are output from the pin. For details, see

Reserved

output regardless of the RDWRE bit value.

3

0

DIL	Bit Name	value	Ft/ VV	Description
7 to 5	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
4	A20E	0/1*	R/W	Address A20 Enable
				Enables/disables the address output (A20)
				0: Disables the A20 output
				1: Enables the A20 output
3	A19E	0/1*	R/W	Address A19 Enable
				Enables/disables the address output (A19)
				0: Disables the A19 output
				1: Enables the A19 output
2	A18E	0/1*	R/W	Address A18 Enable
				Enables/disables the address output (A18)
				0: Disables the A18 output
				1: Enables the A18 output
1	A17E	0/1*	R/W	Address A17 Enable
				Enables/disables the address output (A17)
				0: Disables the A17 output
				1: Enables the A17 output
0	A16E	0/1*	R/W	Address A16 Enable
				Enables/disables the address output (A16)
				0: Disables the A16 output
				1: Enables the A16 output

Rev. 2.00 Oct. 20, 2009 Page 564 of 1340 RENESAS REJ09B0499-0200



5 —		1	R/W	Specifies pin PA4 as I/O port Specifies pin PA4 as LHWR output pin Reserved
5 —		1	R/W	
5 —	_	1	R/W	Reserved
				This bit is always read as 1. The write value s always be 1.
4 —	_	0	R	Reserved
				This is a read-only bit and cannot be modified
3 To	CLKS	0	R/W	TPU External Clock Input Pin Select
				Selects the TPU external clock input pins.
				0: The TPU external clock input pins cannot l
				1: Specifies pins P14 to P17 as external cloc pins.
2 to 0 —	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.

DΙΙ

7

6

DIL Mame

LHWROE 1

value

IT/ VV

R/W

R/W

Description

always be 1.

LHWR Output Enable

extended mode).

This bit is always read as 1. The write value s

Enables/disables LHWR output (valid in exter

Reserved



RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

6	DMAS3B	0	R/W	Selects the I/O port to control DMAC_3. 00: DMAC_3 control pins are disabled.
				·
				01: Charifica nina DCC to DCE as DMAC
				01: Specifies pins P63 to P65 as DMAC con
				10: Setting prohibited
				11: Setting prohibited
5	DMAS2A	0	R/W	DMAC Control Pin Select
4	DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.
				00: DMAC_2 control pins are disabled.
				01: Specifies pins P60 to P62 as DMAC con
				10: Setting prohibited
				11: Setting prohibited
3	DMAS1A	0	R/W	DMAC Control Pin Select
2	DMAS1B	0	R/W	Selects the I/O port to control DMAC_1.
				00: Specifies pins P14 to P16 as DMAC con
				01: Setting prohibited
				10: Setting prohibited
				11: Setting prohibited
1	DMAS0A	0	R/W	DMAC Control Pin Select
0	DMAS0B	0	R/W	Selects the I/O port to control DMAC_0.
				00: Specifies pins P10 to P12 as DMAC con
				01: Setting prohibited
				10: Setting prohibited
				11: Setting prohibited
	00 Oct. 20, 200	09 Page 5		PENIESAS
RE INGE	30499-0200		ı	RENESAS

Ft/ VV

R/W

Description

DMAC Control Pin Select

bit name value

DMAS3A 0

7

DEDMASOB 0 R/W Selects the I/O port to control EXDMAC_0. 00: Specifies pins P10 to P13 as EXDMAC c 01: Specifies pins P60 to P62 as EXDMAC c 10: Setting prohibited				11: Setting prohibited
00: Specifies pins P10 to P13 as EXDMAC c 01: Specifies pins P60 to P62 as EXDMAC c 10: Setting prohibited	1	EDMASOA (R/W	EXDMAC Control Pin Select
01: Specifies pins P60 to P62 as EXDMAC c 10: Setting prohibited	0	EDMASOB (R/W	Selects the I/O port to control EXDMAC_0.
10: Setting prohibited				00: Specifies pins P10 to P13 as EXDMAC co
• .				01: Specifies pins P60 to P62 as EXDMAC co
				10: Setting prohibited
11: Setting prohibited				11: Setting prohibited

DΙΙ

3

2

7 to 4

DIL Mame

EDMAS1A 0

EDMAS1B 0

value

IT/ VV

R/W

R/W

R/W

Description

Reserved bit

The write value should always be 0.

Selects the I/O port to control EXDMAC_1. 00: Specifies pins P14 to P17 as EXDMAC co 01: Specifies pins P63 to P65 as EXDMAC co

EXDMAC Control Pin Select

10: Setting prohibited

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

	DIL Name	value	17/ VV	Description
7	TPUMS5	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA5 function.
				0: Specifies pin P26 as output compare output a capture
				1: Specifies P27 as input capture input and P26 output compare
6	TPUMS4	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA4 function.
				0: Specifies P25 as output compare output and capture
				1: Specifies P24 as input capture input and P25 output compare
5	TPUMS3A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA3 function.
				0: Specifies P21 as output compare output and capture
				1: Specifies P20 as input capture input and P21 output compare
4	TPUMS3B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC3 function.
				0: Specifies P22 as output compare output and capture
				1: Specifies P23 as input capture input and P22 output compare
_		411.0	D/4/	Decembed
3 to 0	_	All 0	R/W	Reserved

FT/ VV

Dit Name value

				output compare
6	TPUMS10	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA10 function.
				0: Specifies PK4 as output compare output a capture
				1: Specifies PK5 as input capture input and output compare
5	TPUMS9A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA9 function.
				0: Specifies PK0 as output compare output a capture
				1: Specifies PK1 as input capture input and output compare
4	TPUMS9B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC9 function.
				0: Specifies PK2 as output compare output capture
				1: Specifies PK3 as input capture input and output compare

DIL Mame

TPUMS11

value

0

M/ VV

R/W

Description

input capture

TPU I/O Pin Multiplex Function Select

0: Specifies pin PK6 as output compare output

1: Specifies PK7 as input capture input and P

Selects TIOCA11 function.

			output compare
TPUMS6A	0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA6 function.
			Specifies PJ0 as output compare output and capture
			Specifies PJ1 as input capture input and PJ0 output compare
TPUMS6B	0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC6 function.
			Specifies PJ2 as output compare output and capture

capture

1: Specifies PJ5 as input capture input and PJ4

1: Specifies PJ3 as input capture input and PJ3

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 570 of 1340

RENESAS

output compare

H8SX/1655 G	aroup
11007/1000	iioup

Bit

Initial

R/W

Bit Name Value

7 to 4		All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
• H8S	SX/1655M Gr	•		
Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
6	ITS14	0	R/W	LVD Interrupt Select
				Enables/Disables the LVD interrupt select.
				0: Disables the LVD interrupt
				1: Enables the LVD interrupt
5 to 4	_	0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
3	ITS11	0	R/W	IRQ11 Pin Select
				Selects an input pin for $\overline{\text{IRQ11}}$.
				0: Selects pin P23 as IRQ11-A input

Description

1: Selects pin P63 as IRQ11-B input

0	ITS8	0	R/W	IRQ8 Pin Select		
				Selects an input pin for IRQ8.		
				0: Selects pin P20 as IRQ8-A input		
				1: Selects pin P60 as IRQ8-B input		

				1: Selects pin P56 as IRQ6-B input
5	ITS5	0	R/W	ĪRQ5 Pin Select
				Selects an input pin for $\overline{\text{IRQ5}}$.
				0: Selects pin P15 as IRQ5-A input
				1: Selects pin P55 as IRQ5-B input
4	ITS4	0	R/W	IRQ4 Pin Select
				Selects an input pin for $\overline{\text{IRQ4}}$.
				0: Selects pin P14 as IRQ4-A input
				1: Selects pin P54 as IRQ4-B input
3	ITS3	0	R/W	IRQ3 Pin Select
				Selects an input pin for $\overline{\text{IRQ3}}$.
				0: Selects pin P13 as IRQ3-A input
				1: Selects pin P53 as IRQ3-B input

DIL Mame

ITS7

ITS6

6

value

0

0

IT/ VV

R/W

R/W

Description

IRQ7 Pin Select

IRQ6 Pin Select

Selects an input pin for IRQ7. 0: Selects pin P17 as IRQ7-A input 1: Selects pin P57 as IRQ7-B input

Selects an input pin for $\overline{IRQ6}$. 0: Selects pin P16 as IRQ6-A input

Rev. 2.00 Oct. 20, 2009 Page

)	IIS0	0	R/W	IRQ0 Pin Select
				Selects an input pin for $\overline{\text{IRQ0}}$.
				0: Selects pin P10 as IRQ0-A input
				1: Selects pin P50 as IRQ0-B input

13.3.12 Port Function Control Register D (PFCRD)

PFCRD enables/disables the pin functions of ports J and K.

Bit	7	6	5	4	3	2	1	
Bit Name	PCJKE*	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		I !A! I						

Bit	Bit Name	Initial Value	R/W	Description
7	PCJKE*	0	R/W	Ports J and K Enable
				Enables/disables ports J and K.
				0: Ports J and K are disabled
				1: Ports J and K are enabled
6 to 0	_	0	R/W	Reserved
				These bits are always read as 0 and cannot be

Mote: * This bit is valid during single-chip mode. The initial value should not be change for the single-chip mode.

Rev. 2.00 Oct. 20, 2009 Page 574 of 1340

RENESAS

3. When a pin is used as an output, data to be output from the pin will be latched as the if the input function corresponding to the pin is enabled. To use the pin as an output, the input function for the pin by setting ICR.

13.4.2 Notes on Port Function Control Register (PFCR) Settings

- 1. Port function controller controls the I/O port.
 - Before enabling a port function, select the input/output destination.
- 2. When changing input pins, this LSI may malfunction due to the internal edge general pin level difference before and after the change.
- To change input pins, the following procedure must be performed.
 - A. Disable the input function by the corresponding on-chip peripheral module settinB. Select another input pin by PFCR
- C. Enable its input function by the corresponding on-chip peripheral module setting

 3. If a pin function has both a select bit that modifies the input/output destination and a
- bit that enables the pin function, first specify the input/output destination by the sele and then enable the pin function by the enable bit.4. Modifying the PCJKE bit should be done in the initial setting right after activation.
- 4. Modifying the PCJKE bit should be done in the initial setting right after activation. So bits after setting the PCJKE bit.
- 5. Do not change the PCJKE bit setting once it is set.

REJ09

Rev. 2.00 Oct. 20, 2009 Page 576 of 1340

REJ09B0499-0200



- Maximum 10-pulse input/output Selection of eight counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match

 - Input capture function — Counter clear operation

 - Synchronous operations:
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture possible

Maximum of 15-phase PWM output possible by combination with synchronous

- Simultaneous input/output for registers possible by counter synchronous oper
- operation
- Buffer operation settable for channels 0, 3, 6, and 9
- Phase counting mode settable independently for each of channels 1, 2, 4, 5, 7, 8, 10,
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated
- Conversion start trigger for the A/D converter can be generated (unit 0 only)
- Module stop state can be set

ocumer of		compare match or input capture	compare match or input capture	compare match
Compare	0 output	_	_	_
match output	1 output	_	_	_
odipat	Toggle output	_	_	_
Input captu	ure function	0	0	_
Synchrono operation	ous	0	0	0
PWM mod	е	0	0	0
Phase counting mode		_	0	0
Buffer operation		0	_	_
DTC activation		TGR compare match or input capture	TGR compare match or input capture	TGR compare match
[Legend] O: Possi —: Not p	ble ossible			

TOTID_0

TGRC_0

TGRD_0

TGR

TOTID_T

TGR

1 01 10_2

TGR

TOTID_0

TGRC_3

TGRD_3

TIOCA3

TIOCB3

TIOCC3 TIOCD3

compare

match or

capture

TGR

input

0

0

0

0

0

0

O TGR

compare

match or

input

capture

TOTID_+

TIOCA4

TIOCB4

TGR

input

0

0

0

0

0

0

0

TGR

input

compare

match or

capture

compare

match or

capture

ΤI

ΤI

T

CC

m

in

ca

0

0

0

0

0

0

0

T

CC

m

in

ca

(1011)

I/O pins

General registers/

Counter clear function

buffer registers

input capture 0A	input capture 1A	Compare match 2B	input capture 3A	input capture 4A	ir
Compare match or input capture 0B	Compare match or input capture 1B		Compare match or input capture 3B	Compare match or input capture 4B	n ir
Compare match or input capture 0C			Compare match or input capture 3C		
Compare match or input capture 0D			Compare match or input capture 3D		
Overflow	Overflow	Overflow	Overflow	Overflow	C
	Underflow	Underflow		Underflow	ι

1 01 17 1_07

TGRB_0

compare

match or

input

Interrupt sources

capture

5 sources

Compare match or

1 41 1/ 1/

TGRB_1

compare

match or

capture

4 sources

Compare

match or

input

input

1 01 1/ (_2/

TGRB_2

compare

4 sources

Compare

match 2A

match

1 01 1/ 1_0/

TGRB_3

compare

match or

capture

5 sources

Compare

match or

4 sources

Compare

match or

4

(

r

input

		input capture	input capture	input capture
Compare	0 output	0	0	0
match output	1 output	0	0	0
output	Toggle output	0	0	0
Input capt	ure function	0	0	0
Synchrono operation	ous	0	0	0
PWM mod	le	0	0	0
Phase counting mode		_	0	0
Buffer ope	ration	0	_	_
DTC active	ation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
[Legend] O: Poss —: Not p	ible ossible			
Rev. 2.00 Oct. 20, 2009 Page 580 of 1340 REJ09B0499-0200				

TOTID_0

TGRC_6

TGRD_6

TIOCA6

TIOCB6 TIOCC6

TIOCD6

compare

match or

TGR

TOTID_/

TIOCA7

TIOCB7

TGR

compare

match or

TOTID_0

TIOCA8

TIOCB8

TGR

compare

match or

TOTID_5

TGRC_9 TGRD_9

TIOCA9

TIOCB9

TIOCC9

TIOCD9

compare

match or

TGR

input

0

0

0

0

0

0

O TGR

compare

match or

capture

input

capture

TOTID_TO

TIOCA₁₀

TIOCB10

TGR

input

0

0

0

0

0

0

0

TGR

input

capture

compare

match or

capture

compare

match or

ΤI

ΤI

T

CC

m

in

ca

0

0

0

0

0

0

0

T

CC

m

in

ca

(1011)

I/O pins

General registers/

Counter clear function

buffer registers

Compare match or input capture 6B	Compare match or input capture 7B	Compare match or input capture 8B	Compare match or input capture 9B	10A Compare match or input
Compare match or input capture 6C			Compare match or input capture 9C	capture 10B
Compare match or input capture 6D			Compare match or input capture 9D	
Overflow	Overflow	Overflow	Overflow	Overflow
	Underflow	Underflow		Underflow

5 sources

Compare

match or

input

4 sources

Compare

match or

input

4 sources

Compare

match or

input

capture 6A capture 7A capture 8A capture 9A capture

5 sources

Compare

match or

input

4 sources

Compare

match or

input

r

İI

1

C

Interrupt sources

Rev. 2.00 Oct. 20, 2009 Page




Figure 14.1 Block Diagram of TPU (Unit 0)

Rev. 2.00 Oct. 20, 2009 Page 582 of 1340

REJ09B0499-0200






Figure 14.2 Block Diagram of TPU (Unit 1)

REJ09

3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM of
	TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM o
	TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM o
	TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM o
4	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM o
	TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM o
5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM o
	TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM o

Input

Input

TCLKC

TCLKD

RENESAS

(Charmer i and 5 phase counting mode b phase input)

(Channel 2 and 4 phase counting mode A phase input)

(Channel 2 and 4 phase counting mode B phase input)

External clock C input pin

External clock D input pin

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 584 of 1340

	TIOCB9	I/O	TGRB_9 input capture input/output compare output/PWM
	TIOCC9	I/O	TGRC_9 input capture input/output compare output/PWM
	TIOCD9	I/O	TGRD_9 input capture input/output compare output/PWM
10	TIOCA10	I/O	TGRA_10 input capture input/output compare output/PWI
	TIOCB10	I/O	TGRB_10 input capture input/output compare output/PWN
11	TIOCA11	I/O	TGRA_11 input capture input/output compare output/PWN
	TIOCB11	I/O	TGRB_11 input capture input/output compare output/PWN
	,		

HOCA6

TIOCB6

TIOCC6

TIOCD6

TIOCA7

TIOCB7

TIOCA8

TIOCB8

TIOCA9

7

8

9

1/0

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O



RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

IGRA_6 input capture input/output compare output/PWM

TGRB_6 input capture input/output compare output/PWM

TGRC 6 input capture input/output compare output/PWM

TGRD_6 input capture input/output compare output/PWM

TGRA_7 input capture input/output compare output/PWM

TGRB 7 input capture input/output compare output/PWM

TGRA 8 input capture input/output compare output/PWM

TGRB_8 input capture input/output compare output/PWM

TGRA_9 input capture input/output compare output/PWM

— Timer mode register_0 (TMDR_0) — Timer I/O control register H_0 (TIORH_0) — Timer I/O control register L_0 (TIORL_0) — Timer interrupt enable register_0 (TIER_0) — Timer status register_0 (TSR_0) — Timer counter_0 (TCNT_0) — Timer general register A_0 (TGRA_0) — Timer general register B_0 (TGRB_0) — Timer general register C_0 (TGRC_0) — Timer general register D_0 (TGRD_0) Channel 1 — Timer control register_1 (TCR_1) — Timer mode register_1 (TMDR_1) — Timer I/O control register _1 (TIOR_1) — Timer interrupt enable register_1 (TIER_1) — Timer status register_1 (TSR_1) — Timer counter_1 (TCNT_1) — Timer general register A_1 (TGRA_1)

— Timer general register B_1 (TGRB_1)

Rev. 2.00 Oct. 20, 2009 Page 586 of 1340

REJ09B0499-0200



- Channel 3 — Timer control register_3 (TCR_3) — Timer mode register_3 (TMDR_3)
 - Timer I/O control register H_3 (TIORH_3)

 - Timer I/O control register L_3 (TIORL_3) — Timer interrupt enable register_3 (TIER_3)
 - Timer status register 3 (TSR 3)
 - Timer counter 3 (TCNT 3)
 - Timer general register A_3 (TGRA_3)
 - Timer general register B_3 (TGRB_3)
 - Timer general register C_3 (TGRC_3)
 - Timer general register D_3 (TGRD_3)
 - Channel 4
 - Timer control register_4 (TCR_4)
 - Timer mode register_4 (TMDR_4)
 - Timer I/O control register _4 (TIOR_4)
 - Timer interrupt enable register_4 (TIER_4)
 - Timer status register_4 (TSR_4)
 - Timer counter_4 (TCNT_4) — Timer general register A_4 (TGRA_4)
 - Timer general register B_4 (TGRB_4)

REJ09

- Common Registers
 - Timer start register (TSTR)
 - Timer synchronous register (TSYR)

Unit 1

- Channel 6
 - Timer control register_6 (TCR_6)
 - Timer mode register_6 (TMDR_6)
 - Timer I/O control register H_6 (TIORH_6)
 - Timer I/O control register L_6 (TIORL_6)
 - Timer interrupt enable register_6 (TIER_6)
 - Timer status register_6 (TSR_6)
 - Timer counter_6 (TCNT_6)
 - Timer general register A_6 (TGRA_6)
 - Timer general register B_6 (TGRB_6)
 - Timer general register C_6 (TGRC_6)
 - Timer general register D_6 (TGRD_6)

- Channel 8
 Timer control register_8 (TCR_8)
 Timer mode register_8 (TMDR_8)
 Timer I/O control register_8 (TIOR_8)
 Timer interrupt enable register_8 (TIER_8)
 Timer status register_8 (TSR_8)
 Timer counter_8 (TCNT_8)
 Timer general register A_8 (TGRA_8)
 Timer general register B_8 (TGRB_8)
- Channel 9
 - Timer control register_9 (TCR_9)
 - Timer mode register_9 (TMDR_9)
 - Timer I/O control register H_9 (TIORH_9)Timer I/O control register L_9 (TIORL_9)
 - Timer interrupt enable register_9 (TIER_9)
 - Timer status register_9 (TSR_9)
 - Timer counter_9 (TCNT_9)
 - Timer general register A_9 (TGRA_9)
 - Timer general register B_9 (TGRB_9)
 - Timer general register C_9 (TGRC_9)
 - Timer general register D_9 (TGRD_9)

REJ09

- Channel 11
 - Timer control register_11 (TCR_11)
 - Timer mode register_11 (TMDR_11)
 - Timer I/O control register_11 (TIOR_11)
 - Timer interrupt enable register_11 (TIER_11)
 - Timer status register_11 (TSR_11)
 - Timer counter_11 (TCNT_11)
 - Timer general register A_11 (TGRA_11)
 - Timer general register B_11 (TGRB_11)
- Common Registers
 - Timer start register (TSTRB)
 - Timer synchronous register (TSYRB)

REJ09B0499-0200



				edges, the input clock period is halved (e.g. Poedges = $P\phi/2$ rising edge). If phase counting mused on channels 1, 2, 4, 5, 7, 8, 10, and 11, t is ignored and the phase counting mode settin priority. Internal clock edge selection is valid winput clock is $P\phi/4$ or slower. This setting is igniput clock is $P\phi/1$, or when overflow/underflow channel is selected.
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The
0	TPSC0	0	R/W	source can be selected independently for each See tables 14.7 to 14.12 for details. To select to clock as the clock source, the DDR bit and ICF corresponding pin should be set to 0 and 1, reserved to details, see section 13, I/O Ports.

Initial

Value

0

0

0

0

0

Bit Name

CCLR2

CCLR1

CCLR0

CKEG1

CKEG0

Bit

7

6

4

3

R/W

R/W

R/W

R/W

R/W

R/W

Description

Counter Clear 2 to 0

Clock Edge 1 and 0

tables 14.4 and 14.5 for details.

These bits select the TCNT counter clearing so

These bits select the input clock edge. For deta table 14.6. When the input clock is counted using

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

					capture*2			
		1	1	0	TCNT cleared by TGRD compare mate capture*2			
		1	1	1	TCNT cleared by counter clearing for a channel performing synchronous cleari synchronous operation*1			
Notes:	1.	Synchrono	us operatio	n is selected	by setting the SYNC bit in TSYR to 1.			
	2.		When TGRC or TGRD is used as a buffer register, TCNT is not cleared becau buffer register setting has priority, and compare match/input capture does not					

0

0

1

1

Rit 7

Table 14.5 CCLR2 to CCLR0 (Channels 1, 2, 4, 5, 7, 8, 10, and 11)

Rit 5

Rit 6

0

1

Channel	Reserved* ²	CCLR1	CCLR0	Description
1, 2, 4, 5, 7, 8, 10, 11	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare matc capture
	0	1	0	TCNT cleared by TGRB compare mato capture
	0	1	1	TCNT cleared by counter clearing for a

synchronous operation*

TCNT clearing disabled

TCNT cleared by TGRC compare mate

channel performing synchronous cleari

synchronous operation*1

- Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1. 2. Bit 7 is reserved in channels 1, 2, 4, 5, 7, 8, 10, and 11. It is always read as 0 is

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 592 of 1340

cannot be modified.



Channel	Bit 2 TPSC
0, 6	0
	0
	0
	0
	1
	1
	1

TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	Internal clock: counts on Pφ/1
0	0	1	Internal clock: counts on P
0	1	0	Internal clock: counts on P
0	1	1	Internal clock: counts on P
1	0	0	External clock: counts on TCLKA pin i
1	0	1	External clock: counts on TCLKB pin in
	Bit 2 TPSC2 0 0 0 0 1		

0

1

Table 14.7 TPSC2 to TPSC0 (Channels 0 and 0)

1

1

Rev. 2.00 Oct. 20, 2009 Page

External clock: counts on TCLKC pin i

External clock: counts on TCLKD pin i

1	I	U	internal clock: counts on P\$/256
 1	1	1	Counts on TCNT2* overflow/underflow

Notes: This setting is ignored when channel 1 is in phase counting mode.

Table 14.9 TPSC2 to TPSC0 (Channels 2 and 8)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2, 8	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on P
	0	1	1	Internal clock: counts on P
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKB pin in
	1	1	0	External clock: counts on TCLKC pin in
	1	1	1	Internal clock: counts on Pφ/1024

Note: This setting is ignored when channel 2 is in phase counting mode.



^{*} Counts on TCNT8 overflow/underflow in the case of TCR_7.

1	1	0	Internal clock: counts on Pφ/256
 1	1	1	Internal clock: counts on Po/4096

Table 14.11 TPSC2 to TPSC0 (Channels 4 and 10)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
4, 10	0	0	0	Internal clock: counts on Po/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Po/16
	0	1	1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKC pin in
	1	1	0	Internal clock: counts on Po/1024
	1	1	1	Counts on TCNT5* overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

^{*} Counts on TCNT11 overflow/underflow in the case of TCR_10.

1	1	0	Internal clock: counts on P\psi/256
 1	1	1	External clock: counts on TCLKD pin in

Note: This setting is ignored when channel 5 is in phase counting mode.

14.3.2 Timer Mode Register (TMDR)

TMDR sets the operating mode for each channel. The TPU has 12 TMDR registers, one thannel. TMDR register settings should be made only while TCNT operation is stopped.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	BFB	BFA	MD3	MD2	MD1	
Initial Value	1	1	0	0	0	0	0	
R/W	_	_	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1		Reserved
				These bits are always read as 1 and cannot be m
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to normally operate, of and TGRD are to be used together for buffer ope When TGRD is used as a buffer register, TGRD is capture/output compare is not generated.
				In channels 1, 2, 4, 5, 7, 8, 10, and 11, which hav TGRD, bit 5 is reserved. It is always read as 0 an cannot be modified.
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer ope

Rev. 2.00 Oct. 20, 2009 Page 596 of 1340 REJ09B0499-0200

RENESAS

				1: TGRA and TGRC used together for buffer op
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	Set the timer operating mode.
1	MD1	0	R/W	MD3 is a reserved bit. The write value should al
0	MD0	0	R/W	0. See table 14.13 for details.

Table 14.13 MD3 to MD0

Bit 3 MD3* ¹	Bit 2 MD2* ²	Bit 1 MD1	Bit 0 MD0	Description
0	0	0	0	Normal operation
0	0	0	1	Reserved
0	0	1	0	PWM mode 1
0	0	1	1	PWM mode 2
0	1	0	0	Phase counting mode 1
0	1	0	1	Phase counting mode 2
0	1	1	0	Phase counting mode 3
0	1	1	1	Phase counting mode 4
1	Х	Χ	Х	_

[Legend]

X: Don't care

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

2. Phase counting mode cannot be set for channels 0, 3, 6, and 9. In this case, always be written to MD2.

operates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding should be set to 0 and 1, respectively. For details, see section 13, I/O Ports.

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

Bit	7	6	5	4	3	2	1	
Bit Name	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• TIORL_0, TORL_3

Bit	7	6	5	4	3	2	1	
Bit Name	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 598 of 1340 REJ09B0499-0200



1	IOA1	0		For details, see tables 14.22, 14.24 to 14.26,
0	IOA0	0	R/W	14.29.

- TIORL_0, TIORL_3 (Unit 0)
- TIORL_6, TIORL_9 (Unit 1)

Bit	Bit Name	Initial Value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	For details, see tables 14.15, and 14.19.
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	For details, see tables 14.23, and 14.27.
0	IOC0	0	R/W	

REJ09

0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	х	
1	1	Х	Х	

1 x x Input capture Capture input source is channel 1/coun register Input capture at TCNT_1 count-up/cour

[Legend]

X: Don't care

Note: 1. In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA0 pin outp

2. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used as th TCNT_1 count clock, this setting is invalid and input capture is not generated.

Rev. 2.00 Oct. 20, 2009 Page 600 of 1340

REJ09B0499-0200



U	ı	U	U	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	Χ	
1	1	Х	Х	

[Legend]
1 Logonar

X: Don't care

- Notes: 1. In PWM mode 1, the settings of bits IOD3 to IOD0 control the TIOCC0 pin ou
 - When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

 When hit TRCCO to TRCCO in TCR_1 are cattle Place and Pt/1 is used as the place.

Input capture

register*2

3. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P ϕ /1 is used as t TCNT_1 count clock, this setting is invalid and input capture is not generated

down*3

Capture input source is channel 1/co

Input capture at TCNT_1 count-up/c

U	I	U	U	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	Χ	
1	1	Х	Х	

register

Input capture

TGRC_0 compare match/input captur Input capture at generation of TGRC_ compare match/input capture

[Legend]

X: Don't care

Note: * In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA1 pin outp



Rev. 2.00 Oct. 20, 2009 Page 602 of 1340

0	1	0	1		
0	1	1	0		
0	1	1	1		
1	Х	0	0		
1	Χ	0	1		
1	Х	1	Х	Input capture register	Capture input source is TIOCB2 pin Input capture at both edges

[Legend]

X: Don't care

Note: * In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA2 pin out

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 0 0	0	0	Input	Capture input source is TIOCB3 pin	
		capture —— register	Input capture at rising edge		
1	0	0	1	— register	Capture input source is TIOCB3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB3 pin
					Input capture at both edges
1	1	x	x		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/coun
[Lege	∍nd]				
X:	Don't c	care			

TCNT_4 count clock, this setting is invalid and input capture is not generated.

Rev. 2.00 Oct. 20, 2009 Page 604 of 1340 RENESAS

Notes: 1. In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA3 pin outp

2. When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and P ϕ /1 is used as th



Initial output is 0 output

Toggle output at compare match

REJ09B0499-0200

					1 output at compare match						
0	1	1	1		Initial output is 1 output						
					Toggle output at compare match						
1	0	0	0	Input	Capture input source is TIOCD3 pin						
				capture — register*²	Input capture at rising edge						
1	0	0	1	— register	Capture input source is TIOCD3 pin						
			Input capture at falling edge								
1	0	1	х		Capture input source is TIOCD3 pin						
					Input capture at both edges						
1	1	х	х		Capture input source is channel 4/cour						
											Input capture at TCNT_4 count-up/cou
[Lege	end]										
X:	Don't o	are									
Notes	s: 1. In F	PWM mo	de 1, the	settings of bits	IOD3 to IOD0 control the TIOCC3 pin ou						
					to 1 and TGRD_3 is used as a buffer required to the compare is not generated.						

TCNT_4 count clock, this setting is invalid and input capture is not generated

0

0

0

0

1

1

1

1

0

0

1

1

0

1

0

3. When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and Pφ/1 is used as t

Rev. 2.00 Oct. 20, 2009 Page

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB4 pin
				capture — register	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCB4 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB4 pin
					Input capture at both edges
1	1	х	х		Capture input source is TGRC_3 compa match/input capture
					Input capture at generation of TGRC_3 or match/input capture

Initial output is 0 output

Toggle output at compare match

X: Don't care

Note: * In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA4 pin outp

[Legend]

Rev. 2.00 Oct. 20, 2009 Page 606 of 1340



REJ09B0499-0200

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 x	0	0 0	0 Input	Capture input source is TIOCB5	
				capture	Input capture at rising edge
1	х	0	1	—— register	Capture input source is TIOCB5
					Input capture at falling edge
1	х	1	х		Capture input source is TIOCB5
					Input capture at both edges
[Lege	end]	"	'		
X:	Don't o	care			
Note:	: * In F	PWM mod	de 1, the	settings of bits	s IOB3 to IOB0 control the TIOCA5

Initial output is 0 output

Toggle output at compare match

pin

pin

pin

pin ou

0

0

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 0 0	0	0	Input	Capture input source is TIOCB6 pin	
		capture — register	Input capture at rising edge		
1	0	0	1	register	Capture input source is TIOCB6 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCB6 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 7/count
					Input capture at TCNT_7 count-up/count
[Lege	end]	ľ	,		
X:	Don't o	are			

Rev. 2.00 Oct. 20, 2009 Page 608 of 1340

REJ09B0499-0200

RENESAS

Notes: 1. In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA6 pin outp

2. When the bits TPSC2 to TPSC0 in TCR_7 are set to B'000 and P\psi/1 is used a count clock of TCNT_7, this setting is invalid and input capture is not generate

Initial output is 0 output

Toggle output at compare match

					•
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD6 pin
		capture —— register*²	Input capture at rising edge		
1	0	0	1	1 register* -	Capture input source is TIOCD6 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCD6 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 7/cou
					Input capture at TCNT_7 count-up/co
[Leger	nd]				
X:	Don't c	are			
Notes	: 1. In F	PWM mod	de 1, the	settings of bits	IOD3 to IOD0 control the TIOCC6 pin of
	2. W	hen the F	3FB bit in	TMDR 6 is se	t to 1 and TGRD_6 is used as a buffer

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

setting is invalid and input capture/output compare is not generated.

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 0 0	0	0	0 Input	Capture input source is TIOCB7 pin	
				capture — register	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCB7 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCB7 pin
					Input capture at both edges
1	1	Х	Х		TGRC_6 compare match/input capture
					Input capture at generation of TGRC_6 of match/input capture
[Lege	nd]		"	ń	
X:	Don't c	care			
Note:	* In F	PWM mod	de 1, the s	settings of bits	IOB3 to IOB0 control the TIOCA7 pin outp

Note:

REJ09B0499-0200



Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Oct. 20, 2009 Page 610 of 1340

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 X	X 0	0	0 Input	Capture input source is TIOCB8	
				capture — register	Input capture at rising edge
1	Х	0	1		Capture input source is TIOCB8
					Input capture at falling edge
1	Х	1	Х	<	Capture input source is TIOCB8
					Input capture at both edges
[Lege X:	end] Don't d	are			
Note:	* In I	PWM mo	de 1, the	settings of bits	s IOB3 to IOB0 control the TIOCA8

Initial output is 0 output

Toggle output at compare match

pin

pin

pin

pin ou

Rev. 2.00 Oct. 20, 2009 Page

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB9 pin
				capture — register	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCB9 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCB9 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 10/coun
					Input capture at TCNT_10 count-up/coul

Initial output is 0 output

Toggle output at compare match

[Legend]

0

X: Don't care

Notes: 1. In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA9 pin outp

2. When the bits TPSC2 to TPSC0 in TCR_10 are set to B'000 and P ϕ /1 is used

count clock of TCNT_10, this setting is invalid and input capture is not generate

Rev. 2.00 Oct. 20, 2009 Page 612 of 1340

REJ09B0499-0200

RENESAS

					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD9 pin
		capture —— register*²	Input capture at rising edge		
1	0	0	1		Capture input source is TIOCD9 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCD9 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 10/cd
					Input capture at TCNT_10 count-up/c
[Lege	nd]		-		
	Don't o				

When the BFB bit in TMDR_9 is set to 1 and TGRD_9 is used as a buffer reg setting is invalid and input capture/output compare is not generated.
 When the bits TPSC2 to TPSC0 in TCR_10 are set to B'000 and Pφ/1 is used count clock of TCNT_10, this setting is invalid and input capture is not generated.

Rev. 2.00 Oct. 20, 2009 Page

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

tegister Capture register Input capture at rising edge					99
0 output at compare match Initial output is 1 output 1 output at compare match Initial output is 1 output Toggle output at compare match Initial output is 1 output Toggle output at compare match Capture input source is TIOCB10 Input capture at rising edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at both edges Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture		1	0		Output disabled
Initial output is 1 output	1 0 1		_	Initial output is 1 output	
1 output at compare match Initial output is 1 output Toggle output at compare match Toggle output at compare match Capture input source is TIOCB10 Input capture at rising edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at both edges Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture					0 output at compare match
Initial output is 1 output Toggle output at compare match		1	0	_	Initial output is 1 output
Toggle output at compare match 1 0 0 0 Input capture register 1 0 0 1 X Capture input source is TIOCB10 Input capture at rising edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at both edges 1 1 X X X Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture					1 output at compare match
1 0 0 1 Input capture register 1 0 1 X X X X Capture input source is TIOCB10 Input capture at rising edge Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at both edges Capture input source is TIOCB10 Input capture at both edges Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture		1	1		Initial output is 1 output
1 0 0 1 X Capture input capture at rising edge 1 0 1 X Capture input source is TIOCB10 Input capture at falling edge 1 1 X X Capture input source is TIOCB10 Input capture at both edges 1 1 X X X Capture input source is TGRC_9 match/input capture Input capture Input capture at generation of TG match/input capture					Toggle output at compare match
1 0 0 1	0	0	0	Input	Capture input source is TIOCB10 pin
1 0 0 1 Capture input source is TIOCB10 Input capture at falling edge Capture input source is TIOCB10 Input capture at both edges 1 1 X X X Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture				-	Input capture at rising edge
1 0 1 X Capture input source is TIOCB10 Input capture at both edges 1 1 X X X Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture		0	1	— register	Capture input source is TIOCB10 pin
Input capture at both edges 1					Input capture at falling edge
1 1 X X Capture input source is TGRC_9 match/input capture Input capture at generation of TG match/input capture		0	X	_	Capture input source is TIOCB10 pin
match/input capture Input capture at generation of TG match/input capture					Input capture at both edges
match/input capture		1	Х	_	Capture input source is TGRC_9 compa match/input capture
					Input capture at generation of TGRC_9 match/input capture
[Legend]		<u>d]</u>			
X: Don't care		Don't ca			

* In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA10 pin our

Note: * In P\

REJ09B0499-0200



RENESAS

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Oct. 20, 2009 Page 614 of 1340

0	1	0	0	_	Output disabled		
0	1	0	1	_	Initial output is 1 output		
					0 output at compare match		
0	1	1	0	_	Initial output is 1 output		
					1 output at compare match		
0	1	1	1	_	Initial output is 1 output		
			Toggle output at compare match				
1	Х	0	0	Input	Input capture source is TIOCB11 pin		
				capture — register	Input capture at rising edge		
1	Х	0	1	— register	Input capture source is TIOCB11 pin		
					Input capture at falling edge		
1	Х	1	Х	_	Input capture source is TIOCB11 pin		
					Input capture at both edges		
[Legend]							
X: Don't care							
Note: * In PWM mode 1, the settings of bits IOB3 to IOB0 control the TIOCA11 pin o							
Twole. The wind mode is, the settings of bits 1003 to 1000 control the 1100ATT pint							

Initial output is 0 output

Toggle output at compare match

0

0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	1	
1	0	0	0	
1	0	1	х	
1	1	Х	х	

1 x x Input capture register

Capture input source is channel 1/coun Input capture at TCNT_1 count-up/cour

[Legend]

X: Don't care

Note: * When

When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P ϕ /1 is used as th TCNT_1 count clock, this setting is invalid and input capture is not generated.

Rev. 2.00 Oct. 20, 2009 Page 616 of 1340

RENESAS

U	I	U	U	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	Χ	
1	1	Х	Х	

-				
- 1	Ί.	201	anı	•

X: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P\psi/1 is used as t

TCNT_1 count clock, this setting is invalid and input capture is not generated 2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

Input capture

register*2

Capture input source is channel 1/co

Input capture at TCNT_1 count-up/c

down*1

U	ı	U	U	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	Χ	

1 X X Input capture register

Capture input source is TGRA_0 commatch/input capture

Input capture at generation of channe
0/TGRA_0 compare match/input capt

[Legend]

X: Don't care

Rev. 2.00 Oct. 20, 2009 Page 618 of 1340



0	1	0	1		
0	1	1	0		
0	1	1	1		
1	Х	0	0		
1	Х	0	1		
1	Χ	1	Χ	Input capture	Capture input source
				register	Input capture at both

[Legend]

X: Don't care

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA3 pin
				capture	Input capture at rising edge
1	0	0	1	register	Capture input source is TIOCA3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCA3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/coun
[Lege	end]				
X:	Don't o	care			

Initial output is 0 output

Toggle output at compare match

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 620 of 1340

Note:

RENESAS

When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and P\u00f6/1 is used as th

TCNT_4 count clock, this setting is invalid and input capture is not generated.

0 0	0	0	Input	Initial output is 1 output Toggle output at compare match Capture input source is TIOCC3 pin
	0	0	•	
	0	0	•	Capture input source is TIOCC3 pin
0				5 apraispar 55 a. 66 10 110 000 pm
0			capture - register*²	Input capture at rising edge
O	0	1	- legister	Capture input source is TIOCC3 pin
			Input capture at falling edge	
0	1	х	-	Capture input source is TIOCC3 pin
		Input capture at both edges		
1	х	х	-	Capture input source is channel 4/cou
				Input capture at TCNT_4 count-up/cou
]				-
Don't care	Э			
TCNT	_4 count	clock, this	s setting is ir	nvalid and input capture is not generat
	0 1 Don't care 1. When	0 1 1 x Don't care 1. When bits TPS TCNT_4 count	0 1 x 1 x x Don't care 1. When bits TPSC2 to TPSTCNT_4 count clock, this	0 1 x 1 x x Don't care 1. When bits TPSC2 to TPSC0 in TCR_

setting is invalid and input capture/output compare is not generated.

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

0

0

0

0

1

1

1

1

0

0

1

1

0

1

0



Rev. 2.00 Oct. 20, 2009 Page

					33 1				
0	1	0	0	_	Output disabled				
0	1	0	1	_	Initial output is 1 output				
					0 output at compare match				
0	1	1	0	_	Initial output is 1 output				
					1 output at compare match				
0	1	1	1	_	Initial output is 1 output				
					Toggle output at compare match				
1	0	0	0	Input	Capture input source is TIOCA4 pin				
				capture — register	Input capture at rising edge				
1	0	0	1	— register	Capture input source is TIOCA4 pin				
					Input capture at falling edge				
1	0	1	х	_	Capture input source is TIOCA4 pin				
					Input capture at both edges				
1	1	х	Х	_	Capture input source is TGRC_3 compa match/input capture				
					Input capture at generation of TGRC_3 on match/input capture				
[Lege	nd]	1							
X:	X: Don't care								

Rev. 2.00 Oct. 20, 2009 Page 622 of 1340

RENESAS

Initial output is 0 output

Toggle output at compare match

					30 1
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	х	0	0	Input	Capture input source is TIOCA5 pin
				capture — register	Input capture at rising edge
1	х	0	1	— register	Capture input source is TIOCA5 pin
					Input capture at falling edge
1	х	1	х		Capture input source is TIOCA5 pin
					Input capture at both edges
[Lege	end]	"	1		
X:	Don't o	are			

0

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Initial output is 0 output

Toggle output at compare match

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	1	Input	Capture input source is TIOCA6 pin
				capture	Input capture at falling edge
1	0	0	0	register	Capture input source is TIOCA6 pin
					Input capture at rising edge
1	0	1	Х		Capture input source is TIOCA6 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 7/count
					Input capture at TCNT_7 count-up/coun
[Lege	end]	1			
X:	Don't o	are			

Rev. 2.00 Oct. 20, 2009 Page 624 of 1340

Note:

RENESAS REJ09B0499-0200



When the bits TPSC2 to TPSC0 in TCR_7 are set to B'000 and P\psi/1 is used a

count clock of TCNT_7, this setting is invalid and input capture is not generate

Initial output is 0 output

Toggle output at compare match

					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC6 pin
		capture — register*²	Input capture at rising edge		
1	0	0	1	— legister	Capture input source is TIOCC6 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC6 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 7/cour
					Input capture at TCNT_7 count-up/cou
[Lege	nd]	1	i e	,	
X:	Don't c	are			
Notes					ΓCR_7 are set to B'000 and Pφ/1 is used is invalid and input capture is not genera
	2. Wh	en the Bl	FA bit in T	MDR_6 is set	to 1 and TGRC_6 is used as a buffer reg

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

RENESAS

setting is invalid and input capture/output compare is not generated.

Rev. 2.00 Oct. 20, 2009 Page

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0 0 0 Input		Capture input source is TIOCA7 pin		
				capture —— register	Input capture at rising edge
1	0	0	1	— Iegistei	Capture input source is TIOCA7 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA7 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is TGRA_6 compa match/input capture
					Input capture at generation of channel 6 compare match/input capture
[Lege	end]	1			
X:	Don't c	care			

Rev. 2.00 Oct. 20, 2009 Page 626 of 1340

REJ09B0499-0200

RENESAS

Initial output is 0 output

Toggle output at compare match

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	Х	0	0	Input	Capture input source is TIOCA8 pin
				capture — register	Input capture at rising edge
1	Х	0	1	register	Capture input source is TIOCA8 pin
					Input capture at falling edge
1	Х	1	Х		Capture input source is TIOCA8 pin
					Input capture at both edges
Lege	nd]	1	1	'	
X:	Don't o	care			
۸.	Dont	Jaie			

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Oct. 20, 2009 Page

U		U	U		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA9 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCA9 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA9 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 10/cour
					Input capture at TCNT_10 count-up/count
[Lege	end]				
X:	Don't c	are			

When the bits TPSC2 to TPSC0 in TCR_10 are set to B'000 and P ϕ /1 is used Note:

1

0

0

count clock of TCNT_10, this setting is invalid and input capture is not generat

Rev. 2.00 Oct. 20, 2009 Page 628 of 1340 RENESAS REJ09B0499-0200



Initial output is 0 output

Output disabled

Toggle output at compare match

					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC9 pin
				capture — register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCC9 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC9 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 10/cor
					Input capture at TCNT_10 count-up/co
[Leger	nd]	()	1		
X:	Don't c	are			
Notes:					ΓCR_10 are set to B'000 and Pφ/1 is use g is invalid and input capture is not gener
	2. Wh	en the Bf	A bit in T	ΓMDR_9 is set	to 1 and TGRC_9 is used as a buffer reg

Initial output is 0 output

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

setting is invalid and input capture/output compare is not generated.

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA10 pin
				capture	Input capture at rising edge
1	0	0	1	register	Capture input source is TIOCA10 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCA10 pin
					Input capture at both edges
1	1	Х	Χ		Capture input source is TGRA_9 compa match/input capture
					Input capture at generation of TGRA_9 on match/input capture
[Lege	end]				
X:	Don't c	are			
					·

Rev. 2.00 Oct. 20, 2009 Page 630 of 1340

RENESAS

Initial output is 0 output

Toggle output at compare match

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	Х	0	0	Input	Input capture source is TIOCA11 pin
				capture — register	Input capture at rising edge
1	Х	0	1	— register	Input capture source is TIOCA11 pin
					Input capture at falling edge
1	Х	1	Х		Input capture source is TIOCA11 pin
					Input capture at both edges
[Lege	end]	,	,		
X:	Don't o	are			

Initial output is 0 output

Toggle output at compare match

0

Rev. 2.00 Oct. 20, 2009 Page

Initial

		muai		
Bit	Bit Name	value	R/W	Description
7	TTGE*	0	R/W	A/D Conversion Start Request Enable
				Enables/disables generation of A/D conversion requests by TGRA input capture/compare match
				0: A/D conversion start request generation disab
				1: A/D conversion start request generation enab
6	_	1	_	Reserved
				This bit is always read as 1 and cannot be modi
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables/disables interrupt requests (TCIU) by the flag when the TCFU flag in TSR is set to 1 in ch. 2, 4, 5, 7, 8, 10, and 11.
				In channels 0, 3, 6, and 9, bit 5 is reserved. It is read as 0 and cannot be modified.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables/disables interrupt requests (TCIV) by the flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled

Rev. 2.00 Oct. 20, 2009 Page 632 of 1340

				when the TGFC bit in TSR is set to 1 in channels 0, 3
				In channels 1, 2, 4, 5, 7, 8, 10, and 11, bit 2 is reserv always read as 0 and cannot be modified.
				0: Interrupt requests (TGIC) by TGFC bit disabled
				1: Interrupt requests (TGIC) by TGFC bit enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables/disables interrupt requests (TGIB) by the TG when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables/disables interrupt requests (TGIA) by the TG

value should not be changed. Timer Status Register (TSR) 14.3.5

when the TGFA bit in TSR is set to 1.

The bit 7 in TIER of unit 1 is a reserved bit This bit is always read as 0 and th

0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit enabled

R/(W)*

R/(W)*

Note:

R/W

TSR indicates the status of each channel. The TPU has 12 TSR registers, one for each channel.

Bit 7 6 5 3 2 1 Bit Name **TCFD TCFU TCFV** TGFD **TGFC TGFB** Initial Value 1 1 0 0 0 0 0

R/(W)* Note: * Only 0 can be written to bits 5 to 0, to clear flags.

R



R/(W)*

R/(W)*

			` '	9
				Status flag that indicates that a TCNT underflow has when channels 1, 2, 4, 5, 7, 8, 10, and 11 are set to produce the counting mode.
				In channels 0, 3, 6, and 9, bit 5 is reserved. It is alwa as 0 and cannot be modified.
				[Setting condition]
				When the TCNT value underflows (changes from H'0 H'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading TCFU = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the after writing 0 to it.)
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that a TCNT overflow has o
				[Setting condition]
				When the TCNT value overflows (changes from H'FF H'0000)
				[Clearing condition]
				When a 0 is written to TCFV after reading TCFV = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the

after writing 0 to it.)

RENESAS

R/(W)* Underflow Flag

5

TCFU

Rev. 2.00 Oct. 20, 2009 Page 634 of 1340

				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
2	TGFC	0	R/(W)*	Input Capture/Output Compare Flag C
				Status flag that indicates the occurrence of TG capture or compare match in channels 0, 3, 6,
				In channels 1, 2, 4, 5, 7, 8, 10, and 11, bit 2 is is always read as 0 and cannot be modified.
				[Setting conditions]
				• When TCNT = TGRC while TGRC is function output compare register
				 When TCNT value is transferred to TGRC to capture signal while TGRC is functioning as capture register
				[Clearing conditions]
				 When DTC is activated by a TGIC interrupt DISEL bit in MRB of DTC is 0
				When 0 is written to TGFC after reading TG
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Rev. 2.00 Oct. 20, 2009 Page

capture signal while TGRD is functioning as

• When DTC is activated by a TGID interrupt

• When 0 is written to TGFD after reading TG

DISEL bit in MRB of DTC is 0

capture register [Clearing conditions]

RENESAS

				[Clearing conditions]
				 When DTC is activated by a TGIB interrupt w DISEL bit in MRB of DTC is 0
				When 0 is written to TGFB after reading TGF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGR capture or compare match.

capture register

[Setting conditions]

capture register [Clearing conditions]

output compare register

When TCNT = TGRA while TGRA is function

 When TCNT value is transferred to TGRA by capture signal while TGRA is functioning as

When DTC is activated by a TGIA interrupt v

 When 0 is written to TGFA after reading TGF (When the CPU is used to clear this flag by v while the corresponding interrupt is enabled,

to read the flag after writing 0 to it.)

DISEL bit in MRB of DTC is 0

When DMAC is activated by a TGIA interrup the DTA bit in DMDR of DTC is 1

Only 0 can be written to clear the flag.

Note:

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

14.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and in capture registers. The TPU has 32 TGR registers, four each for channels 0, 3, 6, and 9 at each for channels 1, 2, 4, 5, 7, 8, 10, and 11. TGRC and TGRD for channels 0, 3, 6, and be designated for operation as buffer registers. The TGR registers cannot be accessed in units; they must always be accessed in 16-bit units. TGR and buffer register combination buffer operations are TGRA–TGRC and TGRB–TGRD.

Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

7, 6	_	All 0	_	Reserved
				The write value should always be 0.
5	CST5	0	R/W	Counter Start 5 to 0
4	CST4	0	R/W	These bits select operation or stoppage for TCN
3	CST3	0	R/W	If 0 is written to the CST bit during operation with
2	CST2	0	R/W	TIOC pin designated for output, the counter stop TIOC pin output compare output level is retained
1	CST1	0	R/W	is written to when the CST bit is cleared to 0, the
0	CST0	0	R/W	output level will be changed to the set initial outp
				0: TCNT_5 to TCNT_0* count operation is stopp

Description

Initial

value

R/W

Bit Name

Bit

1: TCNT_5 to TCNT_0* performs count operation In the case of unit 1, these bits select operation or stoppage for TCNT_11 to T Note:

REJ09B0499-0200



Rev. 2.00 Oct. 20, 2009 Page 638 of 1340

Bit	Bit Name	value	R/W	Description	
7, 6	_	All 0	R/W	Reserved	
				The write value should always be 0.	
5	SYNC5	0	R/W	Timer Synchronization 5 to 0	
4	SYNC4	0	R/W	These bits select whether operation is independent	
3	SYNC3	0	R/W	synchronized with other channels.	
2	SYNC2	0	R/W	When synchronous operation is selected, synch presetting of multiple channels, and synchronous through counter clearing on another channel ar To set synchronous operation, the SYNC bits for two channels must be set to 1. To set synchron clearing, in addition to the SYNC bit, the TCNT source must also be set by means of bits CCLF CCLR0 in TCR.	
1	SYNC1	0	R/W		
0	SYNC0	0	R/W		
				0: TCNT_5 to TCNT_0* operate independently presetting/clearing is unrelated to other char	
				 TCNT_5 to TCNT_0* perform synchronous of (TCNT synchronous presetting/synchronous is possible) 	

Initial

Note: * In the case of unit 1, these bits select independent or synchronous operation TCNT_11 to TCNT_6.



When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspondent channel starts counting. TCNT can operate as a free-running counter, periodic counter, at

(a) Example of count operation setting procedure

Figure 14.3 shows an example of the count operation setting procedure.




Figure 14.3 Example of Counter Operation Setting Procedure




Figure 14.4 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is deas an output compare register, and counter clearing by compare match is selected by me CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up of a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests a After a compare match, TCNT starts counting up again from H'0000.

Figure 14.5 illustrates periodic counter operation.



Rev. 2.00 Oct. 20, 2009 Page

Figure 14.5 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a comatch.

(a) Example of setting procedure for waveform output by compare match

Figure 14.6 shows an example of the setting procedure for waveform output by a compar




Figure 14.6 Example of Setting Procedure for Waveform Output by Compare I






Figure 14.7 Example of 0-Output/1-Output Operation

Figure 14.8 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing by compare match B), and settings have been made so that output is toggled by both commatch A and compare match B.




Figure 14.8 Example of Toggle Output Operation



Rev. 2.00 Oct. 20, 2009 Page

(a) Example of setting procedure for input capture operation

Figure 14.9 shows an example of the setting procedure for input capture operation.




Figure 14.9 Example of Setting Procedure for Input Capture Operation







Figure 14.10 Example of Input Capture Operation

Rev. 2.00 Oct. 20, 2009 Page

Figure 14.11 shows an example of the synchronous operation setting procedure.



- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set the CST bits in TSTR for the relevant channels to 1, to start the count operation.

Figure 14.11 Example of Synchronous Operation Setting Procedure

Rev. 2.00 Oct. 20, 2009 Page 646 of 1340



For details on PWM modes, see section 14.4.5, PWM Modes.




Figure 14.12 Example of Synchronous Operation

Rev. 2.00 Oct. 20, 2009 Page

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3
6	TGRA_6	TGRC_6
	TGRB_6	TGRD_6
9	TGRA_9	TGRC_9
	TGRB_9	TGRD_9

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding of transferred to the timer general register.

This operation is illustrated in figure 14.13.




Figure 14.13 Compare Match Buffer Operation

Figure 14.14 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 14.15 shows an example of the buffer operation setting procedure.




Figure 14.15 Example of Buffer Operation Setting Procedure

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

For details on PWM modes, see section 14.4.5, PWM Modes.




Figure 14.16 Example of Buffer Operation (1)






Figure 14.17 Example of Buffer Operation (2)

Table 14.4/ shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is i and the counter operates independently in phase counting mode.

Table 14.47 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5
Channels 7 and 8	TCNT_7	TCNT_8
Channels 10 and 11	TCNT_10	TCNT_11

(1) Example of Cascaded Operation Setting Procedure

Figure 14.18 shows an example of the setting procedure for cascaded operation.




Figure 14.18 Cascaded Operation Setting Procedure




Figure 14.19 Example of Cascaded Operation (1)

Figure 14.20 illustrates the operation when counting upon TCNT_5 overflow/underflow set for TCNT_4, and phase counting mode has been designated for channel 5.

TCNT_4 is incremented by TCNT_5 overflow and decremented by TCNT_5 underflow




Figure 14.20 Example of Cascaded Operation (2)

Rev. 2.00 Oct. 20, 2009 Page

There are two PWM modes, as described below.

1. PWM mode 1

TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at commatches B and D, respectively. The initial output value is the value set in TGRA or T the set values of paired TGRs are identical, the output value does not change when a match occurs.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with T

In PWM mode 1, a maximum 8-phase PWM output is possible.

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty or registers. The output specified in TIOR is performed by means of compare matches. It counter clearing by a synchronous register compare match, the output value of each prinitial value set in TIOR. If the set values of the cycle and duty cycle registers are ide output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use wit synchronous operation.

The correspondence between PWM output pins and registers is shown in table 14.48.

TGRB_3		TIOCB3
TGRC_3	TIOCC3	TIOCC3
TGRD_3		TIOCD3
TGRA_4	TIOCA4	TIOCA4
TGRB_4		TIOCB4
TGRA_5	TIOCA5	TIOCA5
TGRB_5		TIOCB5
TGRA_6	TIOCA6	TIOCA6
TGRB_6		TIOCB6
TGRC_6	TIOCC6	TIOCC6
TGRD_6		TIOCD6
TGRA_7	TIOCA7	TIOCA7
TGRB_7		TIOCB7
TGRA_8	TIOCA8	TIOCA8
TGRB_8		TIOCB8
TGRA_9	TIOCA9	TIOCA9
TGRB_9		TIOCB9
TGRC_9	TIOCC9	TIOCC9
TGRD_9		TIOCD9
TGRA_10	TIOCA10	TIOCA10
TGRB_10		TIOCB10
	Rev. 2	.00 Oct. 20, 2009 Pag
	TGRC_3 TGRD_3 TGRA_4 TGRB_4 TGRA_5 TGRB_5 TGRB_6 TGRC_6 TGRD_6 TGRA_7 TGRB_7 TGRA_8 TGRA_8 TGRB_8 TGRA_9 TGRA_9 TGRC_9 TGRD_9 TGRD_9 TGRA_10	TGRC_3 TIOCC3 TGRD_3 TIOCA4 TGRA_4 TIOCA4 TGRB_4 TIOCA5 TGRB_5 TIOCA6 TGRB_6 TIOCA6 TGRD_6 TIOCA7 TGRB_7 TIOCA7 TGRA_8 TIOCA8 TGRB_8 TIOCA9 TGRB_9 TIOCA9 TGRD_9 TIOCC9 TGRA_10 TIOCA10

TIOCA3

TIOCA3

TGRA_2 TGRB_2

TGRA_3

2

3




Figure 14.21 Example of PWM Mode Setting Procedure




Figure 14.22 Example of PWM Mode Operation (1)

Figure 14.23 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 3 and 4, TGRB_4 commatch is set as the TCNT clearing source, and 0 is set for the initial output value and 1 foutput value of the other TGR registers (TGRA_3 to TGRD_3, TGRA_4), to output a 5 PWM waveform.

In this case, the value set in TGRB_4 is used as the cycle, and the values set in the other the duty cycle.

Rev. 2.00 Oct. 20, 2009 Page




Figure 14.23 Example of PWM Mode Operation (2)

Rev. 2.00 Oct. 20, 2009 Page 658 of 1340






Figure 14.24 Example of PWM Mode Operation (3)

Rev. 2.00 Oct. 20, 2009 Page

This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when us occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an ind whether TCNT is counting up or down.

Table 14.49 shows the correspondence between external clock pins and channels.

Table 14.49 Clock Input Pins in Phase Counting Mode

	Exter	nal Clock Pin
Channels	A-Phase	B-Phase
When channel 1, 5, 7, or 11 is set to phase counting mode	TCLKA	TCLKB
When channel 2, 4, 8, or 10 is set to phase counting mode	TCLKC	TCLKD



<Phase counting mode>

Figure 14.25 Example of Phase Counting Mode Setting Procedure



Rev. 2.00 Oct. 20, 2009 Page




Figure 14.26 Example of Phase Counting Mode 1 Operation

Table 14.50 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKC (Channels 2, 4, 8, and 10)	TCLKD (Channels 2, 4, 8, and 10)	Operation
High level	<u>_</u>	Up-count
Low level	¥	_
<u></u>	Low level	_
T.	High level	_
High level	₹.	Down-count
Low level		_
<u>_</u>	High level	_
Ŧ.	Low level	_

Rev. 2.00 Oct. 20, 2009 Page 662 of 1340

REJ09B0499-0200

₹: Falling edge





Figure 14.27 Example of Phase Counting Mode 2 Operation

Table 14.51 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1, 5, 7, and 11) TCLKC (Channels 2, 4, 8, and 10)	•	Operation
High level	<u> </u>	Don't care
Low level	¥	Don't care
<u></u>	Low level	Don't care
₹_	High level	Up-count
High level	₹_	Don't care
Low level	<u>_</u>	Don't care
<u></u>	High level	Don't care
<u> </u>	Low level	Down-count
[Legend]		

F: Rising edge

L: Falling edge




Figure 14.28 Example of Phase Counting Mode 3 Operation

Table 14.52 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1, 5, 7, and 11) TCLKC (Channels 2, 4, 8, and 10)	TCLKB (Channels 1, 5, 7, and 11) TCLKD (Channels 2, 4, 8, and 10)	Operation
High level	<u>_</u>	Don't care
Low level	₹_	Don't care
<u>_</u>	Low level	Don't care
T.	High level	Up-count
High level	₹_	Down-count
Low level	_	Don't care
<u>_</u>	High level	Don't care
T	Low level	Don't care

[Legend]

Falling edge




Figure 14.29 Example of Phase Counting Mode 4 Operation

Table 14.53 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1, 5, 7, and 11) TCLKC (Channels 2, 4, 8, and 10)	TCLKB (Channels 1, 5, 7, and 11) TCLKD (Channels 2, 4, 8, and 10)	Operation
High level	<u></u>	Up-count
Low level	₹_	
<u></u>	Low level	Don't care
Ł	High level	
High level	₹_	Down-count
Low level	<u>_</u>	
<u>F</u>	High level	Don't care
₹.	Low level	
[Legend]		

▼: Falling edge

in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input cap source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, channel 0 TGRA_TGRC_0 compare matches are selected as the input capture source, and the up/down-couvalues for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.




Figure 14.30 Phase Counting Mode Application Example

Rev. 2.00 Oct. 20, 2009 Page 666 of 1340 REJ09B0499-0200



channel is fixed. For details, see section 7, Interrupt Controller.

Table 14.54 lists the TPU interrupt sources.

Table 14.54 TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	DM <i>A</i> Acti
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0	Possible	Pos
	TGI0B	TGRB_0 input capture/compare match	TGFB_0	Possible	Not
	TGI0C	TGRC_0 input capture/compare match	TGFC_0	Possible	Not
	TGI0D	TGRD_0 input capture/compare match	TGFD_0	Possible	Not
	TCI0V	TCNT_0 overflow	TCFV_0	Not possible	Not
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	Possible	Pos
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	Possible	Not
	TCI1V	TCNT_1 overflow	TCFV_1	Not possible	Not
	TCI1U	TCNT_1 underflow	TCFU_1	Not possible	Not
2	TGI2A	TGRA_2 compare match	TGFA_2	Possible	Pos
	TGI2B	TGRB_2 compare match	TGFB_2	Possible	Not
	TCI2V	TCNT_2 overflow	TCFV_2	Not possible	Not
	TCI2U	TCNT_2 underflow	TCFU_2	Not possible	Not

6	TGI6A	TGRA_6 input capture/compare m
	TGI6B	TGRB_6 input capture/compare m
	TGI6C	TCRC_6 input capture/compare m
	TGI6D	TCRD_6 input capture/compare m
7	TGI7A	TGRA_7 input capture/compare m
	TGI7B	TGRB_7 input capture/compare m
	TCI7V	TCNT_7 overflow
	TCI7U	TCNT_7 underflow
8	TGI8A	TGRA_8 input capture/compare m
	TGI8B	TGRB_8 input capture/compare m
	TCI8V	TCNT_8 overflow
	TCI8U	TCNT_8 underflow
9	TGI9A	TGRA_9 input capture/compare m
	TGI9B	TGRB_9 input capture/compare m
	TGI9C	TGRC_9 input capture/compare m
	TGI9D	TGRD_9 input capture/compare m
	TCI9V	TCNT_9 overflow

IOITV

TCI4U

TGI5A

TGI5B

TCI5V

TCI5U

5

TOTAL TOTAL TOTAL

TCNT_4 underflow

TCNT 5 overflow

TCNT_5 underflow

TGRA_5 input capture/compare match

TGRB_5 input capture/compare match



101 V_-

TCFU_4

TGFA_5

TGFB_5

TCFV_5

TCFU_5

TGFA_6

TGFB_6

TGFC_6

TGFD_6

TGFA_7

TGFB_7

TCFV_7

TCFU_7

TGFA_8

TGFB_8

TCFV_8

TCFU_8

TGFA_9

TGFB_9

TGFC_9

TGFD_9

TCFV_9

NOT POSSIBIC

Not possible

Not possible

Not possible

Possible

Possible

Possible

Possible

Possible

Possible

Possible

Possible

Not possible

Not possible

Not possible

Not possible

Possible

Possible

Possible

Possible

Possible

Possible

Not possible

NOLP

Not p

Possi

Not p

Not p

Not p

Not p



Note: This table shows the initial state immediately after a reset. The relative channel p levels can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR i by the occurrence of a TGR input capture/compare match on a channel. The interrupt re cancelled by clearing the TGF flag to 0. The TPU has 32 input capture/compare match i four each for channels 0, 3, 6, and 9, and two each for channels 1, 2, 4, 5, 7, 8, 10, and 1

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TS 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cancelled clearing the TCFV flag to 0. The TPU has s12 overflow interrupts, one for each channel

(3) Underflow Interrupt

4, 5, 7, 8, 10, and 11.

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TS 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cancelled clearing the TCFU flag to 0. The TPU has eight underflow interrupts, one each for channel.

For details, see section 10, DMA Controller (DMAC).

In TPU, one in each channel, totally 12 TGRA input capture/compare match interrupts can as DMAC activation sources.

14.8 A/D Converter Activation

Concerning the unit 0 in TPU, the TGRA input capture/compare match for each channel activate the A/D converter. (However, the A/D converter cannot be activated in unit 1.)

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrer TGRA input capture/compare match on a particular channel, a request to start A/D conversent to the A/D converter. If the TPU conversion start trigger has been selected on the A/converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A converter conversion start sources, one for each channel of unit 0.

RENESAS




Figure 14.31 Count Timing in Internal Clock Operation




Figure 14.32 Count Timing in External Clock Operation

Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 14.33 Output Compare Output Timing

(3) Input Capture Signal Timing

Figure 14.34 shows input capture signal timing.




Figure 14.34 Input Capture Input Signal Timing

Rev. 2.00 Oct. 20, 2009 Page 672 of 1340



N		
	N	N

Figure 14.35 Counter Clear Timing (Compare Match)




Figure 14.36 Counter Clear Timing (Input Capture)




Figure 14.37 Buffer Operation Timing (Compare Match)




Figure 14.38 Buffer Operation Timing (Input Capture)






Figure 14.39 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 14.40 shows the timing for setting of the TGF flag in TSR by input capture occur the TGI interrupt request signal timing.




Figure 14.40 TGI Interrupt Timing (Input Capture)



Rev. 2.00 Oct. 20, 2009 Page




Figure 14.41 TCIV Interrupt Setting Timing




Figure 14.42 TCIU Interrupt Setting Timing






Figure 14.43 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P ϕ after DMAC transfer has started, as shown in figure 14.44. If conflict occurs for clearing the and interrupt request signal due to activation of multiple DTC or DMAC transfers, it witto five clock cycles (P ϕ) for clearing them, as shown in figure 14.45. The next transfer masked for a longer period of either a period until the current transfer ends or a period f clock cycles (P ϕ) from the beginning of the transfer. Note that in the DTC transfer, the smay be cleared during outputting the destination address.

Rev. 2.00 Oct. 20, 2009 Page

Figure 14.44 Timing for Status Flag Clearing by DTC/DMAC Activation (




Figure 14.45 Timing for Status Flag Clearing by DTC/DMAC Activation (2

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly win arrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 14.46 shows the ir conditions in phase counting mode.




Figure 14.46 Phase Difference, Overlap, and Pulse Width in Phase Counting

. Tarroot value

14.10.4 Conflict between TCNT Write and Clear Operations

If the counter-clearing signal is generated in the T2 state of a TCNT write cycle, TCNT catakes precedence and the TCNT write is not performed. Figure 14.47 shows the timing in case.




Figure 14.47 Conflict between TCNT Write and Clear Operations

Rev. 2.00 Oct. 20, 2009 Page 680 of 1340






Figure 14.48 Conflict between TCNT Write and Increment Operations

14.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes proposed and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 14.49 shows the timing in this case.




Figure 14.49 Conflict between TGR Write and Compare Match



Rev. 2.00 Oct. 20, 2009 Page




Figure 14.50 Conflict between Buffer Register Write and Compare Match

14.10.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that i will be the data after input capture transfer.

Figure 14.51 shows the timing in this case.




Figure 14.51 Conflict between TGR Read and Input Capture

Rev. 2.00 Oct. 20, 2009 Page 682 of 1340 REJ09B0499-0200






Figure 14.52 Conflict between TGR Write and Input Capture

Rev. 2.00 Oct. 20, 2009 Page




Figure 14.53 Conflict between Buffer Register Write and Input Capture




Figure 14.54 Conflict between Overflow and Counter Clearing

14.10.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 14.55 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 14.55 Conflict between TCNT Write and Overflow



Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 686 of 1340



- Four output groups
 - Selectable output trigger signals
 - Non-overlapping mode
 - Can operate together with the data transfer controller (DTC) and DMA controller (D
 - Inverted output can be set
 - Module stop state specifiable

Table 15.1 List of PPG Functions

Function			PPG0	PPG1
PPG output trigger	TPU0	Compare match	Possible	Not possibl
		Input capture	Possible	Not possibl
	TPU1	Compare match	Not possible	Possible
		Input capture	Not possible	Not possib
Non-overlapping mo	ode		Possible	Possible
Output data transfer		DTC	Possible	Possible
		DMAC	Possible	Possible
Inverted output			Possible	Possible




Figure 15.1 Block Diagram of PPG (Unit 0)

Rev. 2.00 Oct. 20, 2009 Page 688 of 1340






Figure 15.2 Block Diagram of PPG (Unit 1)

PO4	Output	Group 1 pulse output
PO5	Output	_
PO6	Output	_
P07	Output	_
PO16	Output	Group 4 pulse output
PO17	Output	_
PO18	Output	_
PO19	Output	_
PO20	Output	Group 5 pulse output
PO21	Output	_
PO22	Output	_
PO23	Output	_
PO24	Output	Group 6 pulse output
PO25	Output	_
PO26	Output	_
PO27	Output	_
PO28	Output	Group 7 pulse output
PO29	Output	_
PO30	Output	_
PO31	Output	_

Rev. 2.00 Oct. 20, 2009 Page 690 of 1340 REJ09B0499-0200

RENESAS

- Next data register H (NDRI)
 - Next data register L (NDRL)
 - Next data register L (NDKI
 - PPG output control register (PCR)
 - PPG output mode register (PMR)

Unit 1:

- Next data enable register H_1 (NDERH_1)
- Next data enable register L_1 (NDERL_1)
- Output data register H_1 (PODRH_1)
- Output data register L_1 (PODRL_1)
- Next data register H_1 (NDRH_1)
- Next data register L_1 (NDRL_1)
- PPG output control register_1 (PCR_1)
- PPG output mode register_1 (PMR_1)

NDERL

Bit	7	6	5	4	3	2	1	
Bit Name	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• NDERH

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDER15	0	R/W	Next Data Enable 15 to 8
6	NDER14	0	R/W	These are read-only bits and cannot be modified
5	NDER13	0	R/W	
4	NDER12	0	R/W	
3	NDER11	0	R/W	
2	NDER10	0	R/W	
1	NDER9	0	R/W	
0	NDER8	0	R/W	

Rev. 2.00 Oct. 20, 2009 Page 692 of 1340

REJ09B0499-0200



)	NDER0	0	R/W
1	NDER1	0	R/W

• NDERH_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDER31	0	R/W	Next Data Enable 31 to 24
6	NDER30	0	R/W	When a bit is set to 1, the value in the correspo
5	NDER29	0	R/W	NDRH_1 bit is transferred to the PODRH_1 bit selected output trigger. Values are not transferred.
4	NDER28	0	R/W	NDRH_1 to PODRH_1 for cleared bits.
3	NDER27	0	R/W	
2	NDER26	0	R/W	
1	NDER25	0	R/W	
0	NDER24	0	R/W	

0	NDER16	0	R/W
0	NDED40	0	DAM
1	NDER17	0	R/W

15.3.2 Output Data Registers H, L (PODRH, PODRL)

PODRH and PODRL store output data for use in pulse output. A bit that has been set for output by NDER is read-only and cannot be modified.

• PODRH

Bit	7	6	5	4	3	2	1	
Bit Name	POD15	POD14	POD13	POD12	POD11	POD10	POD9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
• PODRL	ı							

Bit	7	6	5	4	3	2	1	
Bit Name	POD7	POD6	POD5	POD4	POD3	POD2	POD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 694 of 1340 REJ09B0499-0200



POD9	0	R/W
POD8	0	R/W

• PODRL

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD7	0	R/W	Output Data Register 7 to 0
6	POD6	0	R/W	For bits which have been set to pulse output by
5	POD5	0	R/W	the output trigger transfers NDRL values to this
4	POD4	0	R/W	during PPG operation. While NDERL is set to 1 cannot write to this register. While NDERL is clean.
3	POD3	0	R/W	initial output value of the pulse can be set.
2	POD2	0	R/W	
1	POD1	0	R/W	
0	POD0	0	R/W	

1	POD25	0	R/W
0	POD24	0	R/W

• PODRL_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD23	0	R/W	Output Data Register 23 to 16
6	POD22	0	R/W	For bits which have been set to pulse output by
5	POD21	0	R/W	NDERL_1, the output trigger transfers NDRL_1 this register during PPG operation. While NDER
4	POD20	0	R/W	to 1, the CPU cannot write to this register. While
3	POD19	0	R/W	NDERL_1 is cleared, the initial output value of the
2	POD18	0	R/W	can be set.
1	POD17	0	R/W	
0	POD16	0	R/W	
	7 6 5 4 3 2	7 POD23 6 POD22 5 POD21 4 POD20 3 POD19 2 POD18 1 POD17	7 POD23 0 6 POD22 0 5 POD21 0 4 POD20 0 3 POD19 0 2 POD18 0 1 POD17 0	Bit Bit Name Value R/W 7 POD23 0 R/W 6 POD22 0 R/W 5 POD21 0 R/W 4 POD20 0 R/W 3 POD19 0 R/W 2 POD18 0 R/W 1 POD17 0 R/W

• NDRL

Bit	7	6	5	4	3	2	1	
Bit Name	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• NDRH

If pulse output groups 2 and 3 have the same output trigger, all eight bits are mapped same address and can be accessed at one time, as shown below.

Bit	Bit Name	Initial Value	R/W	Description
7	NDR15	0	R/W	Next Data Register 15 to 8
6	NDR14	0	R/W	These are read-only bits and cannot be modifie
5	NDR13	0	R/W	
4	NDR12	0	R/W	
3	NDR11	0	R/W	
2	NDR10	0	R/W	
1	NDR9	0	R/W	
0	NDR8	0	R/W	

Rev. 2.00 Oct. 20, 2009 Page

•		•	,
2	NDR2	0	R/W
1	NDR1	0	R/W
0	NDR0	0	R/W

If pulse output groups 0 and 1 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below.

Bit	Bit Name	Initial Value	R/W	Description
7	NDR7	0	R/W	Next Data Register 7 to 4
6	NDR6	0	R/W	The register contents are transferred to the
5	NDR5	0	R/W	corresponding PODRL bits by the output trigger with PCR.
4	NDR4	0	R/W	WITH PCR.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
Bit 7 to 4	Bit Name		R/W	Description Reserved
	Bit Name	Value	R/W	Reserved
	Bit Name NDR3	Value	R/W	·
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be r

0

NDR0

0

R/W

2	NDR26	0	R/W	
1	NDR25	0	R/W	
0	NDR24	0	R/W	
I	f pulse output g	groups 6	and 7 have differ	ent output triggers, the upper fou

2 1

NDR24

0

0

R/W

ur bits and bits are mapped to different addresses as shown below. Initial

Bit	Bit Name	Value	R/W	Description
7	NDR31	0	R/W	Next Data Register 31 to 28
6	NDR30	0	R/W	The register contents are transferred to the
5	NDR29	0	R/W	corresponding PODRH_1 bits by the output trip
4	NDR28	0	R/W	specified with PCR_1.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
Bit 7 to 4	Bit Name		R/W	Description Reserved
	Bit Name	Value	R/W	·
	Bit Name NDR27	Value	R/W	Reserved
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be

INDITIO	U	1 t/ V V
NDR18	0	R/W
NDR17	0	R/W
NDR16	0	R/W

Initial

2 1 0

If pulse output groups 4 and 5 have different output triggers, the upper four bits and lebits are mapped to different addresses as shown below.

Bit	Bit Name	Value	R/W	Description
7	NDR23	0	R/W	Next Data Register 23 to 20
6	NDR22	0	R/W	The register contents are transferred to the
5	NDR21	0	R/W	corresponding PODRL_1 bits by the output trigg specified with PCR_1.
4	NDR20	0	R/W	specified with FOR_1.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
D:4				
Bit	Bit Name	Value	R/W	Description
7 to 4	Bit Name	Value All 1	R/W	Description Reserved
	Bit Name		R/W	•
	Bit Name NDR19		R/W	Reserved
7 to 4	_	All 1	_	Reserved These bits are always read as 1 and cannot be r

R/W

0

NDR16

0

Rev. 2.00 Oct. 20, 2009 Page 700 of 1340

				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
1	G0CMS1	1	R/W	Group 0 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3

Initial

Value

1

1

1

1

1

R/W

R/W R/W

R/W

R/W

R/W

R/W

Description

Group 3 Compare Match Select 1 and 0

Group 2 Compare Match Select 1 and 0 These are read-only bits and cannot be modified

Group 1 Compare Match Select 1 and 0

These are read-only bits and cannot be modified

These bits select output trigger of pulse output

Bit Name

G3CMS1

G3CMS0

G2CMS1

G2CMS0

G1CMS1

G1CMS0

Bit

7

6

5

4

3

2

Rev. 2.00 Oct. 20, 2009 Page

4	G2CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
3	G1CMS1	1	R/W	Group 5 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
1	G0CMS1	1	R/W	Group 4 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7

Rev. 2.00 Oct. 20, 2009 Page 702 of 1340 RENESAS REJ09B0499-0200



10: Compare match in TPU channel 8 11: Compare match in TPU channel 9

		Initial		
Bit	Bit Name	Value	R/W	Description
7	G3INV	1	R/W	Group 3 Inversion
				These are read-only bits and cannot be modified
6	G2INV	1	R/W	Group 2 Inversion
				These are read-only bits and cannot be modified
5	G1INV	1	R/W	Group 1 Inversion
				Selects direct output or inverted output for pulse group 1.
				0: Inverted output
				1: Direct output
4	G0INV	1	R/W	Group 0 Inversion
				Selects direct output or inverted output for pulse group 0.
				0: Inverted output

1: Direct output

R/W

R/W

R/W

R/W

R/W

Initial Value

R/W

R/W

R/W

			 Non-overlapping operation (output values upd compare match A or B in the selected TPU ch
G0NOV	0	R/W	Group 0 Non-Overlap
			Selects normal or non-overlapping operation for output group 0.
			Normal operation (output values updated at comatch A in the selected TPU channel)
			Non-overlapping operation (output values upd compare match A or B in the selected TPU ch

match A in the selected TPU channel)

REJ09B0499-0200



Rev. 2.00 Oct. 20, 2009 Page 704 of 1340

				group 6.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 5 Inversion
				Selects direct output or inverted output for pulsi group 5.
				0: Inverted output
				1: Direct output

Group 4 Inversion

0: Inverted output1: Direct output

group 4.

R/W

Selects direct output of inverted output for puls

Selects direct output or inverted output for puls

4

G0INV

1

				Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
1	G1NOV	0	R/W	Group 5 Non-Overlap
				Selects normal or non-overlapping operation for output group 5.
				 Normal operation (output values updated by c match A on the selected TPU channel)
				Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
0	G0NOV	0	R/W	Group 4 Non-Overlap

output group 4.


output group 6.

0: Normal operation (output values updated by o match A on the selected TPU channel)

Selects normal or non-overlapping operation for

0: Normal operation (output values updated by o match A on the selected TPU channel) 1: Non-overlapping operation (output values upo compare match A or B on the selected TPU c

REJ09B0499-0200






Figure 15.3 Schematic Diagram of PPG

15.4.1 **Output Timing**

If pulse output is enabled, the NDR contents are transferred to PODR and output when t specified compare match event occurs. Figure 15.4 shows the timing of these operations case of normal output in groups 2 and 3, triggered by compare match A.




Figure 15.4 Timing of Transfer and Output of NDR Contents (Example

Rev. 2.00 Oct. 20, 2009 Page

REJ09

RENESAS




Figure 15.5 Setup Procedure for Normal Pulse Output (PPG0)




Figure 15.6 Setup Procedure for Normal Pulse Output (PPG1)

Rev. 2.00 Oct. 20, 2009 Page




Figure 15.7 Normal Pulse Output Example (5-Phase Pulse Output)

- Set up TGRA in TPU which is used as the output trigger to be an output compare regard a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.
- 2. Write H'F8 to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRH.
- 3. The timer counter in the TPU channel starts. When compare match A occurs, the NDI contents are transferred to PODRH and output. The TGIA interrupt handling routine next output data (H'C0) in NDRH.
- 4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequentl writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrup If the DTC or DMAC is set for activation by the TGIA interrupt, pulse output can be without imposing a load on the CPU.

RENESAS




Figure 15.8 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur compare match A.

The NDR contents should not be altered during the interval from compare match B to comatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that data must be written before the next compare match B occurs.



Rev. 2.00 Oct. 20, 2009 Page




Figure 15.9 Non-Overlapping Operation and NDR Write Timing

Rev. 2.00 Oct. 20, 2009 Page 712 of 1340

REJ09B0499-0200






Figure 15.10 Setup Procedure for Non-Overlapping Pulse Output (PPG)




Figure 15.11 Setup Procedure for Non-Overlapping Pulse Output (PPG1)




Figure 15.12 Non-Overlapping Pulse Output Example (4-Phase Complemen

to I (the change from 0 to I is delayed by the value set in IGRA).

The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.

4. 4-phase complementary non-overlapping pulse output can be obtained subsequently b H'59, H'56, H'95... at successive TGIA interrupts.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse can be output with imposing a load on the CPU.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 716 of 1340




Figure 15.13 Inverted Pulse Output (Example)

Ρφ	
TIOC pin	
Input capture signal	
NDR	N
PODR	M
РО	M X N

Figure 15.14 Pulse Output Triggered by Input Capture (Example)

Pins PO0 to PO7 are also used for other peripheral functions such as the TPU. When ou another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.

15.5.3 TPU Setting when PPG1 is in Use

When using PPG1, output toggling on compare-matches must be specified in the TIOR the TPU that acts as the activation source and output must be selected as the PPG1 functions.

Rev. 2.00 Oct. 20, 2009 Page 720 of 1340

REJ09B0499-0200



the same functions. Unit 2 and unit 3 can generate baud rate clock for SCI and have the functions.

16.1 Features

- Selection of seven clock sources
 - The counters can be driven by one of six internal clock signals (P ϕ /2, P ϕ /8, P ϕ /32, PP ϕ /1024, or P ϕ /8192) or an external clock input (only internal clock available in unit
 - $P\varphi,\,P\varphi/2,\,P\varphi/8,\,P\varphi/32,\,P\varphi/64,\,P\varphi/1024,$ and $P\varphi/8192).$
- Selection of three ways to clear the counters
 - The counters can be cleared on compare match A or B, or by an external reset signal available only in unit 0 and unit 1.)
- Timer output control by a combination of two compare match signals
 The timer output signal in each channel is controlled by a combination of two indepercompare match signals, enabling the timer to output pulses with a desired duty cycle output.
- Cascading of two channels

Operation as a 16-bit timer is possible, using TMR_0 for the upper 8 bits and TMR_lower 8 bits (16-bit count mode).

TMR_1 can be used to count TMR_0 compare matches (compare match count mode

- Three interrupt sources
 - Compare match A, compare match B, and overflow interrupts can be requested inde (This is available only in unit 0 and unit 1.)
- Generation of trigger to start A/D converter conversion (available in unit 0 to unit 3)
- Capable of generating baud rate clock for SCI_5 and SCI_6. (This is available only and unit 3). For details, see section 18, Serial Communication Interface (SCI, IrDA,
- Module stop state specifiable






Figure 16.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev. 2.00 Oct. 20, 2009 Page 722 of 1340 REJ09B0499-0200






Figure 16.2 Block Diagram of 8-Bit Timer Module (Unit 1)



Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 16.3 Block Diagram of 8-Bit Timer Module (Unit 2)

Rev. 2.00 Oct. 20, 2009 Page 724 of 1340 REJ09B0499-0200






Figure 16.4 Block Diagram of 8-Bit Timer Module (Unit 3)

		Timer clock input pin	TMCI1	Input	Inputs external clock for co
		Timer reset input pin	TMRI1	Input	Inputs external reset to co
1	2	Timer output pin	TMO2	Output	Outputs compare match
		Timer clock input pin	TMCI2	Input	Inputs external clock for co
		Timer reset input pin	TMRI2	Input	Inputs external reset to co
	3	Timer output pin	ТМОЗ	Output	Outputs compare match
		Timer clock input pin	TMCI3	Input	Inputs external clock for co
		Timer reset input pin	TMRI3	Input	Inputs external reset to co
2	4	_	_	_	_
	5				
3	6	<u> </u>			
	7				

Output Outputs compare match

rimer output pin

Rev. 2.00 Oct. 20, 2009 Page 726 of 1340

- Timer counter control register_0 (TCCR_0) — Timer control/status register_0 (TCSR_0) • Channel 1 (TMR 1): — Timer counter_1 (TCNT_1) — Time constant register A_1 (TCORA_1) — Time constant register B_1 (TCORB_1) — Timer control register 1 (TCR 1) — Timer counter control register_1 (TCCR_1) — Timer control/status register_1 (TCSR_1) Unit 1: • Channel 2 (TMR_2): — Timer counter 2 (TCNT 2) — Time constant register A_2 (TCORA_2) — Time constant register B_2 (TCORB_2) — Timer control register_2 (TCR_2) — Timer counter control register_2 (TCCR_2) — Timer control/status register_2 (TCSR_2) • Channel 3 (TMR 3):
- - Timer counter_3 (TCNT_3)
 - Time constant register A_3 (TCORA_3)
 - Time constant register B_3 (TCORB_3)
 - Timer control register_3 (TCR_3)
 - Timer counter control register_3 (TCCR_3)

- Timer counter_3 (TCN1_3) — Time constant register A_5 (TCORA_5) — Time constant register B 5 (TCORB 5) — Timer control register 5 (TCR 5) — Timer counter control register 5 (TCCR 5) — Timer control/status register_5 (TCSR_5) Unit 3: • Channel 6 (TMR 6): — Timer counter 6 (TCNT 6) — Time constant register A_6 (TCORA_6) — Time constant register B_6 (TCORB_6) — Timer control register 6 (TCR 6) — Timer counter control register_6 (TCCR_6) — Timer control/status register 6 (TCSR 6) — Timer counter 7 (TCNT 7) — Time constant register A 7 (TCORA 7)
- Channel 7 (TMR 7):
 - Time constant register B 7 (TCORB 7)
 - Timer control register 7 (TCR 7)
 - Timer counter control register_7 (TCCR_7)
 - Timer control/status register_7 (TCSR_7)

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

16.3.2 Time Constant Register A (TCORA)

register so they can be accessed together by a word transfer instruction. The value in TC continually compared with the value in TCNT. When a match is detected, the correspon CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the TCORA write cycle. The timer output from the TMO pin can be freely controlled by this match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCOR initialized to H'FF.

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a sir

				TCOF	RA 0							_TCOF	RA 1_		
Bit /	7	6	5		3	2	1	0 /	7	6	5	4	3	2	
Bit Name															_
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit Name															
Initial Value															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/

16.3.4 **Timer Control Register (TCR)**

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/di interrupt requests.

Bit		7	6	5	4	3	2	1	
Bit Nan	ne	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	
Initial V	alue	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			Initial						
Bit	Bit	t Name	Value	R/W	Description				
7	C۱	ИEВ	0	R/W	Compare Ma	tch Interru	pt Enable E	3	
					Selects whet enabled or d to 1. *2		•		
					0: CMFB inte	errupt reque	ests (CMIB) are disab	led

Rev. 2.00 Oct. 20, 2009 Page 730 of 1340 REJ09B0499-0200



1: CMFB interrupt requests (CMIB) are enabled

				to 1.
				0: OVF interrupt requests (OVI) are disabled
				1: OVF interrupt requests (OVI) are enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0*1
3	CCLR0	0	R/W	These bits select the method by which TCNT is
				00: Clearing is disabled
				01: Cleared by compare match A

				0) of the external reset input or when the e
				reset input is high (TMRIS in TCCR is set t
2	CKS2	0	R/W	Clock Select 2 to 0*1
1	CKS1	0	R/W	These bits select the clock input to TCNT and

10: Cleared by compare match B

11: Cleared at rising edge (TMRIS in TCCR is

condition. See table 16.2. CKS₀ 0 R/W Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the correpin should be set to 0 and 1, respectively. For details, see section 13, I/O Poi

2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For det

- section 16.7, Interrupt Sources.
- 3. Available only in unit 0 and unit 1.

				These bits are always read as 0. It should not be
3	TMRIS	0	R/W	Timer Reset Input Select*
				Selects an external reset input when the CCLR1 CCLR0 bits in TCR are B'11.
				0: Cleared at rising edge of the external reset
				1: Cleared when the external reset is high
2	_	0	R	Reserved
				This bit is always read as 0. It should not be set
1	ICKS1	0	R/W	Internal Clock Select 1 and 0
0	ICKS0	0	R/W	These bits in combination with bits CKS2 to CK

Reserved

All 0

R

RENESAS

select the internal clock. See table 16.2.

Available only in unit 0 and unit 1. The write value should always be 0 in unit 2

REJ09B0499-0200

7 to 4

Note:

Rev. 2.00 Oct. 20, 2009 Page 732 of 1340

						<u> </u>
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_1 overflow signal*1.
TMR_1	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	0	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_0 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2

1

0

0

1

1

setting.

1

0

1

0

2. To use the external clock, the DDR and ICR bits in the corresponding pin sho to 0 and 1, respectively. For details, see section 13, I/O Ports.

1



Notes: 1. If the clock input of channel 0 is the TCNT_1 overflow signal and that of chan

edges*2.

TCNT_0 compare match signal, no incrementing clock is generated. Do not u

REJ09

Uses external clock. Counts at both rising an

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_3 overflow signal*1.
TMR_3	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_2 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2.

1

0

0

1

1

0

1

0

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses external clock. Counts at both rising and

2. To use the external clock, the DDR and ICR bits in the corresponding pin shou to 0 and 1, respectively. For details, see section 13, I/O Ports.

Rev. 2.00 Oct. 20, 2009 Page 734 of 1340

RENESAS

edges*2.

TCNT_2 compare match signal, no incrementing clock is generated. Do not us

Notes: 1. If the clock input of channel 2 is the TCNT 3 overflow signal and that of channel

1

setting.

1

		0	0	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	0	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at rising edge of
					1	1	Uses internal clock. Counts at falling edge of
		1	0	0	_	_	Counts at TCNT_4 compare match A*.
All		1	0	1			Setting prohibited
		1	1	0	_	_	Setting prohibited
		1	1	1	_	_	Setting prohibited
Note:	*						e TCNT_5 overflow signal and that of char or incrementing clock is generated. Do not u

0

0

1

1

0

0

setting.

TMR_5

1

0

0

1

0

0

0

0

1

0

1



Rev. 2.00 Oct. 20, 2009 Page

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at falling edge of

Counts at TCNT_5 overflow signal*.

Clock input prohibited

				0	1	Uses internal clock. Counts at rising edge of F
				1	0	Uses internal clock. Counts at falling edge of I
				1	1	Uses internal clock. Counts at falling edge of I
	0	1	0	0	0	Uses internal clock. Counts at rising edge of F
				0	1	Uses internal clock. Counts at rising edge of F
				1	0	Uses internal clock. Counts at falling edge of I
				1	1	Uses internal clock. Counts at falling edge of I
	0	1	1	0	0	Uses internal clock. Counts at rising edge of F
				0	1	Uses internal clock. Counts at rising edge of F
				1	0	Uses internal clock. Counts at rising edge of F
				1	1	Uses internal clock. Counts at falling edge of l
	1	0	0			Counts at TCNT_6 compare match A*.
All	1	0	1			Setting prohibited
	1	1	0		_	Setting prohibited
	1	1	1			Setting prohibited
Note: *	If the	clock ir	put of	channel	6 is the	e TCNT_7 overflow signal and that of chan

0

0

1

1

0

0

0

1

0

1

0

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P internal clock. Counts at rising edge of P internal clock. Counts at falling edge of F internal clock. Counts at falling edge of F internal clock. Counts at rising edge of P internal clock. Counts at rising edge of P internal clock. Counts at falling edge of F internal clock. Counts at falling edge of F

Counts at TCNT_7 overflow signal*.

Clock input prohibited

TCNT_6 compare match signal, no incrementing clock is generated. Do not us

setting.

Rev. 2.00 Oct. 20, 2009 Page 736 of 1340

0

1

0

0

TMR_7

1

0

0

0

1

0

0

1

Bit	7	6	5	4	3	2	1
Bit Name	CMFB	CMFA	OVF	_	OS3	OS2	OS.
Initial Value	0	0	0	1	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R	R/W	R/W	R/W
Note: * Or	nly 0 can be v	vritten to this b	oit, to clear the	e flag.			

• TCSR_0, TCSR_4

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*1	Compare Match Flag B
				[Setting condition]
				When TCNT matches TCORB
				[Clearing conditions]
				• When writing 0 after reading CMFB = 1
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				When the DTC is activated by a CMIB inter the DISEL bit in MRB of the DTC is 0.

				When the DTC is activated by a CMIA interru
				the DISEL bit in MRB in the DTC is 0
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				When writing 0 after reading OVF = 1
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	ADTE	0	R/W	A/D Trigger Enable
				Selects enabling or disabling of A/D converter st requests by compare match A.
				0: A/D converter start requests by compare mate disabled

11: Output is inverted when compare match B or (toggle output)

Rev. 2.00 Oct. 20, 2009 Page 738 of 1340

0

0

R/W

R/W

RENESAS

enabled

Output Select 3 and 2*2

1: A/D converter start requests by compare mate

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs.

00: No change when compare match B occurs

10: 0 is output when compare match B occurs

10: 1 is output when compare match B occurs

REJ09B0499-0200

OS3

OS2

3

2

- Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.
 - 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un compare match occurs after a reset.
 - TCSR_1, TCSR_5

			Initial		
	Bit	Bit Name	Value	R/W	Description
•	7	CMFB	0	R/(W)*1	Compare Match Flag B
					[Setting condition]
					When TCNT matches TCORB
					[Clearing conditions]
					• When writing 0 after reading CMFB = 1
					(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
					 When the DTC is activated by a CMIB inter- the DISEL bit in MRB of the DTC is 0*3

Rev. 2.00 Oct. 20, 2009 Page

				• When the DTC is activated by a CMIA interru
				the DISEL bit in wind of the DTC is 0.
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				Cleared by reading OVF when $OVF = 1$, then wr OVF
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

Reserved

Output Select 3 and 2*2

(toggle output)

This bit is always read as 1 and cannot be modif

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs. 00: No change when compare match B occurs 01: 0 is output when compare match B occurs 10: 1 is output when compare match B occurs 11: Output is inverted when compare match B or

1

0

0

R

R/W

R/W

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 740 of 1340

4

3

2

OS3

OS2

Notes: 1. Only 0 can be written to bits / to 5, to clear these flags.

- Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 u compare match occurs after a reset.
- 3. Available only in unit 0 and unit 1.



compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCOF pulse width determined by TCORB. No software intervention is required. The timer outputtil the first compare match occurs after a reset.




Figure 16.5 Example of Pulse Output

RENESAS

input determined by TCORA and with a pulse width determined by TCORB and TCOR




Figure 16.6 Example of Reset Input

Rev. 2.00 Oct. 20, 2009 Page




Figure 16.7 Count Timing for Internal Clock Input




Figure 16.8 Count Timing for External Clock Input






Figure 16.9 Timing of CMF Setting at Compare Match

16.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the to OS0 in TCSR. Figure 16.10 shows the timing when the timer output is toggled by the match A signal.




Figure 16.10 Timing of Toggled Timer Output at Compare Match A

Figure 16.11 Timing of Counter Clear by Compare Match

16.5.5 Timing of TCNT External Reset*

TCNT is cleared at the rising edge or high level of an external reset input, depending on to settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 state Figures 16.12 and 16.13 shows the timing of this operation.

Note: * Clearing by an external reset is available only in units 0 and 1.




Figure 16.12 Timing of Clearance by External Reset (Rising Edge)

REJ09B0499-0200



16.5.6 Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when TCNT overflows (changes from H'FF to H'00). F 16.14 shows the timing of this operation.




Figure 16.14 Timing of OVF Setting

Rev. 2.00 Oct. 20, 2009 Page

timer with channel o occupying the upper 8 bits and channel 1 occupying the lower 8 bits

(1) Setting of Compare Match Flags

- The CMF flag in TCSR 0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare match event occurs.

(2) Counter Clear Specification

16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare ma occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter c the TMRI0 pin has been set.

• If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare r

 The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits c cleared independently.

(3) Pin Output

- Control of output from the TMO0 pin by the bits OS3 to OS0 in TCSR_0 is in accord the 16-bit compare match conditions.
- Control of output from the TMO1 pin by the bits OS3 to OS0 in TCSR_1 is in accord the lower 8-bit compare match conditions.

16.6.2 Compare Match Count Mode

When the bits CKS2 to CKS0 in TCR_1 are set to B'100, TCNT_1 counts compare match channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of the flag, generation of interrupts, output from the TMO pin, and counter clear are in accordant the settings for each channel.

RENESAS

 $Table\ 16.6\quad 8\text{-Bit}\ Timer\ (TMR_0\ or\ TMR_1)\ Interrupt\ Sources\ (in\ Unit\ 0\ and\ Unit\ 0\$

Signal			Interrupt	DTC	
Name	Name	Interrupt Source	Flag	Activation	Pr
CMIA0	CMIA0	TCORA_0 compare match	CMFA	Possible	Ë
CMIB0	CMIB0	TCORB_0 compare match	CMFB	Possible	4
OVI0	OVI0	TCNT_0 overflow	OVF	Not possible	Lo
CMIA1	CMIA1	TCORA_1 compare match	CMFA	Possible	Hi
CMIB1	CMIB1	TCORB_1 compare match	CMFB	Possible	4
OVI1	OVI1	TCNT_1 overflow	OVF	Not possible	Lo

• Interrupt in unit 2 and unit 3

There are two interrupt sources for the 8-bit timer (TMR_4 or TMR_5): CMIA, CMIB. interrupt signal is CMI only. The interrupt sources are shown in table 16.7. When enablidisabling is set by the interrupt enable bit in TCR or TCSR, and when either CMIA or Conterrupt source is generated, CMI is sent to the interrupt controller. To verify which intersource is generated, confirm by checking each flag in TCSR. No overflow-related interrexists. DTC cannot be activated by this interrupt.

The A/D converter can be activated by a compare match A for the even channels of each unit. *

If the ADTE bit in TCSR is set to 1 when the CMFA flag in TCSR is set to 1 by the occur a compare match A, a request to start A/D conversion is sent to the A/D converter. If the timer conversion start trigger has been selected on the A/D converter side at this time, A/conversion is started.

Note: * For the corresponding A/D converter channels, see section 21, A/D Converter

Rev. 2.00 Oct. 20, 2009 Page 750 of 1340 REJ09B0499-0200



- φ: Operating frequency
- N: TCOR value

16.8.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle, the clear priority and the write is not performed as shown in figure 16.15.




Figure 16.15 Conflict between TCNT Write and Clear




Figure 16.16 Conflict between TCNT Write and Increment

16.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T₂ state of a TCOR write cycle, the TCOR writerity and the compare match signal is inhibited as shown in figure 16.17.




Figure 16.17 Conflict between TCOR Write and Compare Match

Rev. 2.00 Oct. 20, 2009 Page 752 of 1340 REJ09B0499-0200

RENESAS

0-output			
No change			

16.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched 16.9 shows the relationship between the timing at which the internal clock is switched (to the bits CKS1 and CKS0) and the TCNT operation.


When the TCNT clock is generated from an internal clock, the rising or falling edge of t clock pulse are always monitored. Table 16.9 assumes that the falling edge is selected. I signal levels of the clocks before and after switching change from high to low as shown the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated

TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and edges of the internal clock, and when switching between internal and external clocks.

REJ09

Lo



Notes: 1. Includes switching from low to stop, and from stop to low. 2. Includes switching from stop to high.

- 3. Includes switching from high to stop.
- 4. Generated because the change of the signal levels is considered as a falling e TCNT is incremented.

Rev. 2.00 Oct. 20, 2009 Page 754 of 1340



CKS bits chang

module stop state. For details, see section 27, Power-Down Modes.

16.8.9 Interrupts in Module Stop State

If the module stop state is entered when an interrupt has been requested, it will not be porclear the CPU interrupt source or the DTC activation source. Interrupts should therefore disabled before entering the module stop state.

Rev. 2.00 Oct. 20, 2009 Page 756 of 1340

REJ09B0499-0200



17.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
 - In watchdog timer mode
 If the counter overflows, the WDT outputs WDTOVF. It is possible to select wh not the entire LSI is reset at the same time.
 - In interval timer mode
 If the counter overflows, the WDT generates an interval timer interrupt (WOVI).

Rev. 2.00 Oct. 20, 2009 Page




Figure 17.1 Block Diagram of WDT

17.2 Input/Output Pin

Table 17.1 shows the WDT pin configuration.

Table 17.1 Pin Configuration

Name	Symbol	I/O	Function
Watchdog timer overflow*	WDTOVF	Output	Outputs a counter overflow signal in watchdog timer mode

Note: * In boundary scan valid mode, counter overflow signal output cannot be used.

Rev. 2.00 Oct. 20, 2009 Page 758 of 1340

REJ09B0499-0200



17.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TN TCSR is cleared to 0.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	

17.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

Bit	7	6	5	4	3	2	1	
Bit Name	OVF	WT/IT	TME	_	_	CKS2	CKS1	
Initial Value	0	0	0	1	1	0	0	
R/W	R/(W)*	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Oct. 20, 2009 Page

				1: Watchdog timer mode
				When TCNT overflows, the WDTOVF signal i
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. Note that is cleared, TCNT stops counting and is initial H'00.
4, 3	_	All 1	R	Reserved
				These are read-only bits and cannot be modified

0

0

0

R/W

R/W

R/W

R/W

WT/IT

CKS2

CKS1

CKS₀

6

2

1

0

Note:

101: Clock Pφ/8192 (cycle: 104.9 ms) 110: Clock P₀/32768 (cycle: 419.4 ms) 111: Clock Po/131072 (cycle: 1.68 s)

Cleared by reading TCSR when OVF = 1, then v

(When the CPU is used to clear this flag while th corresponding interrupt is enabled, be sure to re

Selects whether the WDT is used as a watchdoo

When TCNT overflows, an interval timer inter-

Select the clock source to be input to TCNT. The cycle for $P\phi = 20$ MHz is indicated in parenthese

to OVF.

flag after writing 0 to it.)

0: Interval timer mode

Clock Select 2 to 0

000: Clock P₀/2 (cycle: 25.6 μs) 001: Clock Pφ/64 (cycle: 819.2 μs) 010: Clock P_Φ/128 (cycle: 1.6 ms) 011: Clock Po/512 (cycle: 6.6 ms) 100: Clock Po/2048 (cycle: 26.2 ms)

(WOVI) is requested.

Timer Mode Select

interval timer.

Rev. 2.00 Oct. 20, 2009 Page 760 of 1340 RENESAS REJ09B0499-0200

Only 0 can be written to this bit, to clear the flag.



Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdo mode. This bit cannot be set in interval timer m only 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to I watchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then v WOVF
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operation
				0: LSI is not reset even if TCNT overflows (Tho LSI is not reset, TCNT and TCSR in WDT ar
				1: LSI is reset if TCNT overflows
5		0	R/W	Reserved
				Although this bit is readable/writable, reading fr writing to this bit does not affect operation.
4 to 0	_	All 1	R	Reserved
				These are read-only bits and cannot be modified
Note:	* Only 0 ca	an be writte	en to this	bit, to clear the flag.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the $\overline{\text{WDTOVF}}$ signal. If a reset caused by a sig to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin has priority and the WOVF bit in RSTCSR is cleared to 0.

cycles of P ϕ when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycle. When RSTE = 1, an internal reset signal is generated. Since the system clock control region

The $\overline{\text{WDTOVF}}$ signal is output for 133 cycles of P\phi when RSTE = 1 in RSTCSR, and for

When RSTE = 1, an internal reset signal is generated. Since the system clock control reg (SCKCR) is initialized, the multiplication ratio of P ϕ becomes the initial value.

When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multip ratio of P ϕ is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. I overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.

RENESAS




Figure 17.2 Operation in Watchdog Timer Mode



Rev. 2.00 Oct. 20, 2009 Page




Figure 17.3 Operation in Interval Timer Mode

17.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The must be cleared to 0 in the interrupt handling routine.

Table 17.2 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activatio
WOVI	TCNT overflow	OVF	Impossible

byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform of transfer as shown in figure 17.4. The transfer instruction writes the lower byte data to TCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte trainstruction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in figure 17.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in figure 17.4. In this case transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.




Figure 17.4 Writing to TCNT, TCSR, and RSTCSR



Rev. 2.00 Oct. 20, 2009 Page




Figure 17.5 Conflict between TCNT Write and Increment

17.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could o the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) by values of bits CKS2 to CKS0 are changed.

17.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the operating, errors could occur in the incrementation. The watchdog timer must be stopped clearing the TME bit to 0) before switching the timer mode.

Rev. 2.00 Oct. 20, 2009 Page 766 of 1340

REJ09B0499-0200



If the \overline{WDTOVF} signal is input to the \overline{RES} pin, this LSI will not be initialized correctly. sure that the \overline{WDTOVF} signal is not input logically to the \overline{RES} pin. To reset the entire s means of the \overline{WDTOVF} signal, use a circuit like that shown in figure 17.6.




Figure 17.6 Circuit for System Reset by WDTOVF Signal (Example)

17.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is se Instead, a transition to sleep mode is made.

When the WDT operates in watchdog timer mode, a transition to software standby mode

To transit to software standby mode, the SLEEP instruction must be executed after halti WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode is through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.



Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 768 of 1340

REJ09B0499-0200



communication mode. SCI_5 enables transmitting and receiving IrDA communication v based on the IrDA Specifications version 1.0. This LSI incorporates the on-chip CRC (C Redundancy Check) computing unit that realizes high reliability of high-speed data tran

Figure 18.1 shows a block diagram of the SCI 0 to SCI 4. Figure 18.2 shows a block diagram the SCI 5 and SCI 6.

the CRC computing unit is not connected to SCI, operation is executed by writing data t

Features 18.1

registers.

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected The external clock can be selected as a transfer clock source (except for the smart ca
- interface). Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Four interrupt sources

The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and reerror. The transmit-data-empty and receive-data-full interrupt sources can activate the

- Module stop state specifiable

DMAC.



- 16-MHz operation: 115.192 kbps, 460.784 kbps, or 720 kbps can be selected
- 32-MHz operation: 720 kbps
- Average transfer rate generator (SCI_5, SCI_6)
- 8-MHz operation: 460.784 kbps can be selected
 - o will operation. 400.704 kbps can be selected
 - 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected
 - 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected
 - 16-MHz operation: 115.196 kbps, 460.784 kbps, 720 kbps, or 921.569 kbps can be se 24-MHz operation: 115.132 kbps, 460.526 kbps, 720 kbps, or 921.053 kbps can be se
 - 32-MHz operation: 720 kbps can be selected

Clocked Synchronous Mode (SCI_0, 1, 2, and 4):

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported

Rev. 2.00 Oct. 20, 2009 Page 770 of 1340

			115.192 kbps	460.7
				115.1
	P	_	_	921.0
				720 k
				460.5
				115.1
	P	_	720 kbps	720 k

Pφ = 12 MHz

Pφ = 16 MHz

REJ09

Rev. 2.00 Oct. 20, 2009 Page

115.192 KDPS

720 kbps

460 784kbps

115.

460.5 230.2

921.5

720 k




Figure 18.1 Block Diagram of SCI_0, 1, 2, and 4




Figure 18.2 Block Diagram of SCI_5 and SCI_6

2	SCK2	I/O	Channel 2 clock input/output
	RxD2	Input	Channel 2 receive data input
	TxD2	Output	Channel 2 transmit data output
4	SCK4	I/O	Channel 4 clock input/output
	RxD4	Input	Channel 4 receive data input
	TxD4	Output	Channel 4 transmit data output
5	RxD5/IrRxD	Input	Channel 5 receive data input
	TxD5/IrTxD	Output	Channel 5 transmit data output
6	RxD6	Input	Channel 6 receive data input
	TxD6	Output	Channel 6 transmit data output
Note: *	Pin names SCh channel design		are used in the text for all channels, omitting t

1/0

Input

Output

Channel 1 receive data input

Channel 1 transmit data output

SUNI

RxD1

TxD1

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 774 of 1340

RENESAS

- Receive data register_0 (RDR_0)
 - Transmit data register_0 (TDR_0)
 - Serial mode register_0 (SMR_0)

 - Serial control register_0 (SCR_0)
 - Serial status register_0 (SSR_0)
 - Smart card mode register_0 (SCMR_0) Bit rate register_0 (BRR_0)

Channel 1:

- Receive shift register_1 (RSR_1)
- Transmit shift register_1 (TSR_1)
- Receive data register_1 (RDR_1)
- Transmit data register_1 (TDR_1)
- Serial mode register_1 (SMR_1)
- Serial control register_1 (SCR_1)
- Serial status register_1 (SSR_1)
- Smart card mode register_1 (SCMR_1)
 - Bit rate register_1 (BRR_1)

• Serial extended mode register_2 (SEMR_2)

Channel 4:

- Receive shift register 4 (RSR 4)
- Transmit shift register_4 (TSR_4)
- Receive data register_4 (RDR_4)
- Transmit data register_4 (TDR_4)
- Serial mode register_4 (SMR_4)
- Serial control register_4 (SCR_4)
- Serial status register 4 (SSR 4)
- Smart card mode register 4 (SCMR 4)
- Bit rate register_4 (BRR_4)

Channel 5:

- Receive shift register_5 (RSR_5)
- Transmit shift register_5 (TSR_5)
- Receive data register_5 (RDR_5)
- Transmit data register_5 (TDR_5)
- Serial mode register_5 (SMR_5)
- Serial control register_5 (SCR_5)
- Serial status register_5 (SSR_5)
- Smart card mode register_5 (SCMR_5)
- Bit rate register_5 (BRR_5)
- Serial extended mode register_5 (SEMR_5)
- IrDA control register_5 (IrCR)

Rev. 2.00 Oct. 20, 2009 Page 776 of 1340

REJ09B0499-0200



- Dit rate register_0 (DKK_0)
 - Serial extended mode register_6 (SEMR_6)

18.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and countries into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

18.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of data, it transfers the received serial data from RSR to RDR where it is stored. This allow receive the next data. Since RSR and RDR function as a double buffer in this way, continued to operations can be performed. After confirming that the RDRF bit in SSR is set to RDR only once. RDR cannot be written to by the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

D	•	ŭ	Ü		•	_		
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

18.3.4 **Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the S automatically transfers transmit data from TDR to TSR, and then sends the data to the Tx TSR cannot be directly accessed by the CPU.

18.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator cloc Some bits in SMR have different functions in normal mode and smart card interface mod

When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	C/A	CHR	PE	O/E	STOP	MP	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 778 of 1340

RENESAS

REJ09B0499-0200

				DIIS IS USEO.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode
				When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is c reception. For a multiprocessor format, parity b and checking are not performed regardless of t setting.
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (valid only in asynchronous mo

multiprocessor mode.

0

R/W

2

MP

0: 1 stop bit 1: 2 stop bits

transmit frame.

Rev. 2.00 Oct. 20, 2009 Page

the MSB (bit /) in TDR is not transmitted in

In clocked synchronous mode, a fixed data length

Selects the stop bit length in transmission.

In reception, only the first stop bit is checked. If second stop bit is 0, it is treated as the start bit

Multiprocessor Mode (valid only in asynchronous When this bit is set to 1, the multiprocessor fun enabled. The PE bit and O/E bit settings are in

transmission.

is the decimal display of the value of n in BRR (s section 18.3.9, Bit Rate Register (BRR)).

Available in SCI_0, 1, 2, and 4 only. Setting is prohibited in SCI_5 and SCI_6.

Description

GSM Mode

baud rate, see section 18.3.9, Bit Hate Register

mode, see section 18.7.2, Data Format (Except

Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

R/W

R/W

Initial

Value

0

Bit Name

GM

				Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is appended. For details, see sections 18.7.6, Data Transmission (Except in Block Transfer Mode) a 18.7.8, Clock Output Control (Only SCI_0, 1, 2, 3)
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode of For details, see section 18.7.3, Block Transfer M
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is chereception. Set this bit to 1 in smart card interface
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity
				1: Selects odd parity
				For details on the usage of this bit in smart card

Transfer Mode).

REJ09B0499-0200

Note:

Bit

7

Rev. 2.00 Oct. 20, 2009 Page 780 of 1340

			18.3.9, Bit Rate Register (BRR).
CKS1	0	R/W	Clock Select 1, 0
CKS0	0	R/W	These bits select the clock source for the baud generator.
			00: Pφ clock (n = 0)
			01: Pφ/4 clock (n = 1)
			10: Pφ/16 clock (n = 2)
			11: Pφ/64 clock (n = 3)
			For the relation between the settings of these b

0

Note: etu (Elementary Time Unit): 1-bit transfer time

baud rate, see section 18.3.9, Bit Rate Registe is the decimal display of the value of n in BRR section 18.3.9, Bit Rate Register (BRR)).

Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCM

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request i enabled.
				A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE

				When this bit is set to 1, reception is enabled. Use condition, serial reception is started by detection bit in asynchronous mode or the synchronous of in clocked synchronous mode. Note that SMR set prior to setting the RE bit to 1 in order to de the reception format.
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affer the previous value is retained.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which t multiprocessor bit is 0 is skipped, and setting of RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor bit is automatically cleared and normal receptio resumed. For details, see section 18.5, Multipro Communication Function.
				When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performe receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically 0, and RXI and ERI interrupt requests (in the care

the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

Rev. 2.00 Oct. 20, 2009 Page

00: On-chip baud rate generator

ou. On one badd rate generator

The SCK pin functions as I/O port.

01: On-chip baud rate generator

The clock with the same frequency as the bi output from the SCK pin.

1X: External clock

The clock with a frequency 16 times the bit r

should be input from the SCK pin.

Clocked synchronous mode

0X: Internal clock

The SCK pin functions as the clock output p

1X: External clock

The SCK pin functions as the clock input pin

1X: External clock or average transfer rate gen
When an external clock is used, the clock of frequency 16 times the bit rate should be in the SCK pin.
When an average transfer rate generator is
 Clocked synchronous mode
0X: Internal clock
The SCK pin functions as the clock output
1X: External clock

1	CKE1	0	R/W	Clock Enable 1, 0 (for SCI_5 and SCI_6)
0	CKE0	0	R/W	These bits select the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				1X: TMR clock input or average transfer rate g
				When an average transfer rate generator i

[Legend] X:

Don't care

RENESAS

Not available

The SCK pin functions as the clock input pi

When TMR clock input is used. Clocked synchronous mode

				are enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled this condition, serial transmission is started by w transmit data to TDR, and clearing the TDRE flat to 0. Note that SMR should be set prior to setting bit to 1 in order to designate the transmission for
				If transmission is halted by clearing this bit to 0, TDRE flag in SSR is fixed 1.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled. Up condition, serial reception is started by detecting bit in asynchronous mode or the synchronous claim clocked synchronous mode. Note that SMR sh

2 TEIE 0 R/W Transmit End Interrupt Enable Write 0 to this bit in smart card interface mode.

Rev. 2.00 Oct. 20, 2009 Page 786 of 1340

0

R/W

MPIE

RENESAS

the reception format.

the previous value is retained.

set prior to setting the RE bit to 1 in order to des

Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affect

Multiprocessor Interrupt Enable (valid only when

Write 0 to this bit in smart card interface mode.

bit in SMR is 1 in asynchronous mode)

3

A. HOSCIVCO

When GM in SMR = 1

00: Output fixed low

01: Clock output

10: Output fixed high

11: Clock output

Note: * No SCK pins exist in SCI_5 and SCI_6.

18.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different fun normal mode and smart card interface mode.

• When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	FER	PER	TEND	MPB	
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	

Note: * Only 0 can be written, to clear the flag.

Indicates whether TDR contains transmit data.
[Setting conditions]
When the TE bit in SCR is 0
When data is transferred from TDR to TSR
[Clearing conditions]
• When 0 is written to TDRE after reading TDF
(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
 When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR

Description

R/(W)* Transmit Data Register Empty

Bit

7

Bit Name

TDRE

Value

1

R/W

				When an RXI interrupt request is issued allowed and DMAC or DTC to read data from RDR The RDRE floation pet effected and reteins its present and reteins its present.
				The RDRF flag is not affected and retains its pr value when the RE bit in SCR is cleared to 0.
				Note that when the next serial reception is com while the RDRF flag is being set to 1, an overru occurs and the received data is lost.
5	ORER	0	R/(W)*	Overrun Error
				Indicates that an overrun error has occurred du reception and the reception ends abnormally.

(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.) Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous

[Setting condition]

RDRF = 1

[Clearing condition]

Rev. 2.00 Oct. 20, 2009 Page

while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

When the next serial reception is completed

In RDR, receive data prior to an overrun err occurrence is retained, but data received af overrun error occurrence is lost. When the is set to 1, subsequent serial reception can performed. Note that, in clocked synchrono serial transmission also cannot continue.

When 0 is written to ORER after reading OI

is transferred to RDR, however, the RDRF fla set. In addition, when the FER flag is being s the subsequent serial reception cannot be pe In clocked synchronous mode, serial transmi also cannot continue.

[Clearing condition]

(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.) Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.

• When 0 is written to FER after reading FER :

Rev. 2.00 Oct. 20, 2009 Page 790 of 1340

RENESAS

				subsequent serial reception cannot be perfo clocked synchronous mode, serial transmis cannot continue.
				[Clearing condition]
				 When 0 is written to PER after reading PER
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the is not affected and retains its previous value
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				• When TDRE = 1 at transmission of the last
				transmit character
				[Clearing conditions]

0 MPBT 0 R/W Multiprocessor Bit Transfer

Sets the multiprocessor bit value to be added to transmit frame.

Note: * Only 0 can be written, to clear the flag.

R

0

1

MPB

RENESAS

Multiprocessor Bit

is retained.

When 0 is written to TDRE after reading TD
When a TXI interrupt request is issued allow
DMAC or DTC to write data to TDR

Stores the multiprocessor bit value in the receive When the RE bit in SCR is cleared to 0 its previous

				to read the flag after writing 0 to it.)
				 When a TXI interrupt request is issued allow
				DMAC or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and rec
				is transferred from RSR to RDR
				[Clearing conditions]
				When 0 is written to RDRF after reading RDF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				When an RXI interrupt request is issued allow

When 0 is written to TDRE after reading TDF (When the CPU is used to clear this flag by v while the corresponding interrupt is enabled,

DMAC or DTC to read data from RDR The RDRF flag is not affected and retains its pre value even when the RE bit in SCR is cleared to Note that when the next reception is completed RDRF flag is being set to 1, an overrun error occ



the received data is lost.

Rev. 2.00 Oct. 20, 2009 Page 792 of 1340

	serial transmission also cannot continue.
O	Clearing condition]
•	When 0 is written to ORER after reading OF
	(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
	Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous

[Clearing condition]

				Even when the RE bit in SCR is cleared, th flag is not affected and retains its previous
4	ERS	0	R/(W)*	Error Signal Status
				[Setting condition]
				When a low error signal is sampled

performed. Note that, in clocked synchrono

When 0 is written to ERS after reading ERS

Subsequent senai reception cannot be penoi clocked synchronous mode, serial transmiss cannot continue.

to read the flag after writing 0 to it.)

[Clearing condition] • When 0 is written to PER after reading PER

while the corresponding interrupt is enabled,

Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.

RENESAS

(When the CPU is used to clear this flag by v

Rev. 2.00 Oct. 20, 2009 Page 794 of 1340

REJ09B0499-0200

When $GM = 0$ and $BLK = 0$, 2.5 etu after tr start
When GM = 0 and BLK = 1, 1.5 etu after tr start
When GM = 1 and BLK = 0, 1.0 etu after tr start
When GM = 1 and BLK = 1, 1.0 etu after tr start
[Clearing conditions]
• When 0 is written to TEND after reading TE
 When a TXI interrupt request is issued allo DMAC or DTC to write the next data to TD

				DMAC or DTC to write the next data to TD
1	MPB	0	R	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode

Note: * Only 0 can be written, to clear the flag.

set tilling depends on the register setting a

3av 2	.00 Oct. 20, 2	2009 Page	796 of 1340	
				1: Smart card interface mode
				0: Normal asynchronous or clocked synchronou
				When this bit is set to 1, smart card interface me selected.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				This bit is always read as 1.
1	_	1	_	Reserved
				 TDR contents are inverted before being trans Receive data is stored in inverted form in RDI
				data is stored as it is in RDR.
				0: TDR contents are transmitted as they are. Re
				Inverts the transmit/receive data logic level. This not affect the logic level of the parity bit. To inversity bit, invert the O/\overline{E} bit in SMR.
2	SINV	0	R/W	Smart Card Data Invert
				This bit is valid only when the 8-bit data format itransmission/reception; when the 7-bit data formused, data is always transmitted/received with L
				1: Transfer with MSB-first
				0: Transfer with LSB-first
				Selects the serial/parallel conversion format.
3	SDIR	0	R/W	Smart Card Data Transfer Direction

R/W Description

Reserved



BIT

7 to 4

Bit Name

value

All 1

mode	$64 \times 2^{2n-1} \times B$	$B \times 64 \times 2^{2n-1} \times (N+1)$
1	$N = \frac{P\phi \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	Error (%) = $\{\frac{P\phi \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)}$
Clocked synchronous mod	e $N = \frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface mode	$N = \frac{P\phi \times 10^6}{S \times 2^{2n+1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)}$
[Legend] B: Bit rate (bit/s)		

– 1 Error (%) = { –

Asynchronous

N: BRR setting for baud rate generator ($0 \le N \le 255$)

Pφ: Operating frequency (MHz)

0

n and S: Determined by the SMR settings shown in the following table.

•	SMR Setting		;	SMR Setting	
CKS1	CKS0	n	BCP1	ВСР0	
0	0	0	0	0	
0	1	1	0	1	
1	0	2	1	0	
1	1	3	1	1	

Table 16.4 Examples of book Settings for various bit Rates (Asynchronous Mode)

Operating Frequency Pφ (MHz)

		8			9.83	04		10			12
Bit Rate			Error			Error			Error		
(bit/s)	n	N	(%)	n	N	(%)	n	N	(%)	n	N
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11

0

7

Rev. 2.00 Oct. 20, 2009 Page 798 of 1340

38400

RENESAS

0.00

7

1.73

9

31250	0	11	2.40	0	13	0.00	0	14	-1.70	0	15
38400	0	9	0.00	_	_	_	0	11	0.00	0	12
Note:	In SCI	l_2, 5,	and 6, this	is an	exampl	e when	the AE	BCS bit i	n SEMR_	2, 5,	and 6
	When	the A	BCS bit is s	set to	1, the bi	it rate is	two tir	nes.			

0.16

-0.93

-0.93

0.00

0.00

0.00

0.00

0.00

0.00

0.00

Table 18.4 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode

					Opera	ting Free	quen	cy Pφ (N	1Hz)		
		17.2	032		18	}		19.66	808		20
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64

Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64
300	2	111	0.00	2	116	0.16	2	127	0.00	2	129
600	1	223	0.00	1	233	0.16	1	255	0.00	2	64
1200	1	111	0.00	1	116	0.16	1	127	0.00	1	129
2400	0	223	0.00	0	233	0.16	0	255	0.00	1	64

2400	0	223	0.00	0	233	0.16	0	255	0.00	1	64
4800	0	111	0.00	0	116	0.16	0	127	0.00	0	129
9600	0	55	0.00	0	58	-0.69	0	63	0.00	0	64
19200	0	27	0.00	0	28	1.02	0	31	0.00	0	32
31250	0	16	1.20	0	17	0.00	0	19	-1.70	0	19



Rev. 2.00 Oct. 20, 2009 Page

Pφ (MHz)	Bit Rate (bit/s)	n	N	
8	250000	0	0	
9.8304	307200	0	0	
10	312500	0	0	
12	375000	0	0	
12.288	384000	0	0	
14	437500	0	0	
14.7456	460800	0	0	
16	500000	0	0	

Maximum

0.15

-0.47

-0.76

0.00

1.73

When the ABCS bit is set to 1, the bit rate is two times.

-0.55

0.16

-0.35

-0.35

1.73

Pø (MHz)

17.2032

19.6608

Note: In SCI_2, 5, and 6, this is an example when the ABCS bit in SEMR_2, 5, and 6 is

Table 18.5 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mod

0.05

-0.07

0.39

-0.54

-0.54

Maximum

Bit Rate

(bit/s)





Rev. 2.00 Oct. 20, 2009 Page 800 of 1340

REJ09B0499-0200

14.745	66 3.6864	230400	33	8.2500	5156
16	4.0000	250000	35	8.7500	5468
Note:	In SCI 2, this is an e	example when the A	ABCS bit in SE	MR 2 is 0.	

When the ABCS bit is set to 1, the bit rate is two times.

2.5M 0 0*¹ 0 1 − − 0 5M 0 0*¹ − − − [Legend] Space: Setting prohibited. —: Can be set, but there will be error. Notes: 1. Continuous transmission or reception is not possible. 2. No clocked synchronous mode exists in SCI_5 and SCI_6 Table 18.8 Maximum Bit Rate with External Clock Input (Clock Input)	Table 18.	8 Maxii	mum Bit	Rate with	Externa	l Cloc	k Inp	ut (C	Clock
5M 0 0*1 — — [Legend] Space: Setting prohibited. —: Can be set, but there will be error. Notes: 1. Continuous transmission or reception is not possible.									
5M 0 0*1 — — — [Legend]	Notes: 1.	Continu	ous trans	mission or r	eception		•		CI_6.
5M 0 0*1 — —	Space: So	etting prof	nibited.						
	[Legend]								
2.5M	5M				0	0*1	_	_	_
				•	U	1	_	_	0

1.3333

1.6667

2.0000

2.3333

Rev. 2.00 Oct. 20, 2009 Page 802 of 1340

124 1

1333333.3

1666666.7

2000000.0

2333333.3

2666666.7

3000000.0

No clocked synchronous mode exists in SCI_5 and SCI_6.

2.6667 3.0000

REJ09B0499-0200

Note

ЭK

10k

25k

50k

100k

250k

500k

1M

249 2

RENESAS

//

155 1

124 0

External Input

Clock (MHz)

3.3333

4.1667

5.0000

5.5000

5.8336

Maximui

Rate (bit

nput (Clocked Synchronous N

102 2

164 (

Bit Rate	25.00				3	30.00		3	3.00		35
(bit/sec)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
9600	0	3	12.49	0	3	5.01	0	4	7.59	0	4
Table 18.10 Pø (MHz)	Mo Max		= 372) n Bit	e for	· Eacl	n Operating Pø (N		Ма	cy (Smart (ximum Bit te (bit/s)	Card n	
7.1424	960	•	0		0	18.00			194	0	
10.00	134	41	0		0	20.00)	268	382	0	
10.7136											
10.7 130	144	00	0		0	25.00)	336	602	0	

(bit/sec)

9600

N

n

0 1

19200

21505

14.2848

16.00

Error (%) n

0

0

0

0

33.00

35.00

44355

47043

0.00

Ν

0 1

Error (%) n

Operating Frequency Po (MHz)

12.01

Ν

2

Error (%) n

15.99

Ν

2

0

0

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	Undefined	R	Reserved
				These bits are always read as undefined and c modified.
3	ABCS	0	R/W	Asynchronous Mode Base clock Select (valid of asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times the rate
				1: The base clock has a frequency 8 times the rate

Rev. 2.00 Oct. 20, 2009 Page 804 of 1340

base clock with a frequency 16 times the rate) 010: 460.784 kbps of average transfer rate sp $P\phi = 10.667 \text{ MHz}$ is selected (operated to base clock with a frequency 8 times the rate)

- 011: 720 kbps of average transfer rate specif 32 MHz is selected (operated using the with a frequency 16 times the transfer ra
- 100: Setting prohibited
- 101: 115.192 kbps of average transfer rate sp
 - $P\phi = 16 \text{ MHz}$ is selected (operated using clock with a frequency 16 times the trans
 - 110: 460.784 kbps of average transfer rate sp
 - $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans 111: 720 kbps of average transfer rate specif

16 MHz is selected (operated using the with a frequency 8 times the transfer rate

The average transfer rate only supports opera frequencies of 10.667 MHz, 16 MHz, and 32

Bit	Bit Name	Initial Value	R/W	Description
7 to 5		Undefined	R	Reserved
7 10 3		Oridenned		These bits are always read as undefined and o modified.
4	ABCS	0	R/W	Asynchronous Mode Base Clock Select (valid asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times the rate
				1: The base clock has a frequency 8 times the rate
3	ACS3	0	R/W	Asynchronous Mode Clock Source Select
2	ACS2	0	R/W	These bits select the clock source for the average
1	ACS1	0	R/W	transfer rate function in the asynchronous mod
0	ACS0	0	R/W	the average transfer rate function is enabled, the clock is automatically specified regardless of the bit value. The average transfer rate only correst SMHz, 10.667MHz, 12MHz, 16MHz, 24MHz, a 32MHz. No other clock is available. Setting of ACS0 must be done in the asynchronous mode C/Ā bit in SMR = 0) and the external clock input

ADUS

0

R/W

AUSS

0

R/W

AU32

0

R/W

(the CKE bit I SCR = 1). The setting examples

(Each number in the four-digit number below corresponds to the value in the bits ACS3 to A

figures 18.3 and 18.4.

left to right respectively.)

AUST

0

R/W

Rev. 2.00 Oct. 20, 2009 Page 806 of 1340

Undefined

Initial Value R/W

Undefined

R

Undefined

R

average transfer rate specific to $P\phi = 8N$ selected (operated using the base clock frequency 8 times the transfer rate)

0100: TMR clock input This setting allows the TMR compare ma

SCI Channel	TMR Unit	Compare M Output
SCI_5	Unit 2	TMO4, TMC
CCL 6	Linit 0	TMOG TMO

to be used as the base clock. The table shows the correspondence between the channels and the compare match output

Unit 3 TMO6, TMC SCI_6

- 0101: 115.196 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using

- clock with a frequency 16 times the trans 0110: 460.784 kbps of average transfer rate sp $P\phi = 16 \text{ MHz}$ is selected (operated using clock with a frequency 16 times the trans 0111: 720 kbps of average transfer rate specif 16 MHz is selected (operated using the with a frequency 8 times the transfer rate

 $P\phi = 24$ MHz is selected or 460.526 kbps average transfer rate specific to $P\phi = 12M$ selected (operated using the base clock v frequency 8 times the transfer rate)

1100: 720 kbps of average transfer rate specific 32 MHz is selected (operated using the bowith a frequency 16 times the transfer rate

1101: Reserved (setting prohibited)111x: Reserved (setting prohibited)

1011: 921.053 kbps of average transfer rate spe

Rev. 2.00 Oct. 20, 2009 Page 808 of 1340







Figure 18.3 Examples of Base Clock when Average Transfer Rate Is Selecte



RENESAS




Figure 18.3 Examples of Base Clock when Average Transfer Rate Is Selecte



Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 18.4 Example of Average Transfer Rate Setting when TMR Clock Is In

				4 T DE T D
				 TxD5/IrTxD and RxD5/IrRxD pins are ope IrTxD and IrRxD.
6	IrCK2	0	R/W	IrDA Clock Select 2 to 0
5	IrCK1	0	R/W	Sets the pulse width of high state at encoding
4	IrCK0	0	R/W	output pulse when the IrDA function is enable
				000: Pulse-width = $B \times 3/16$ (Bit rate $\times 3/16$)
				001: Pulse-width = Pφ/2
				010: Pulse-width = Pφ/4
				011: Pulse-width = Pφ/8
				100: Pulse-width = Pφ/16
				101: Pulse-width = Pφ/32
				110: Pulse-width = P∳/64
				111: Pulse-width = P∳/128
3	IrTxINV	0	R/W	IrTx Data Invert
				This bit specifies the inversion of the logic le output. When inversion is done, the pulse wi state specified by the bits 6 to 4 becomes the width in low state.
				0: Outputs the transmission data as it is as I
				Outputs the inverted transmission data as output

BIT

7

Bit Name

IrE

value

0

K/W

R/W

Description

IrDA Enable*

TxD5 and RxD5.

Sets the SCI_5 I/O to normal SCI or IrDA. 0: TxD5/IrTxD and RxD5/IrRxD pins operate a



Note: The IrDA function should be used when the ABCS bit in SEMR 5 is set to 0 ar ACS3 to ACS0 bits in SEMR_5 are set to B'0000.

18.4 **Operation in Asynchronous Mode**

of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark s (high level). The SCI monitors the communication line, and when it goes to the space sta level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitt receiver are independent units, enabling full-duplex communication. Both the transmitter receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.

Figure 18.5 shows the general format for asynchronous serial communication. One frame




Figure 18.5 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 2.00 Oct. 20, 2009 Page 814 of 1340

RENESAS REJ09B0499-0200

0	1	0	1	S 8-bit data P ST
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP ST
0	_	1	0	S 8-bit data MPB S
0	_	1	1	S 8-bit data MPB ST
1	_	1	0	S 7-bit data MPB STOP
1	_	1	1	S 7-bit data MPB STOP ST
[Legend	d]	1	I	

S: Start bit STOP: Stop bit

0

0

0

0

0

1

0

0

0

0

1

0

S

S

S

Parity bit MPB: Multiprocessor bit

P:

Rev. 2.00 Oct. 20, 2009 Page

STOP

STOPST

P ST

REJ09

8-bit data

8-bit data

8-bit data

N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100$$
 [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 18.6 Receive Data Sampling Timing in Asynchronous Mode

Note: * This is an example when the ABCS bit in SEMR_2, 5, and 6 is 0. When the A is 1, a frequency of 8 times the bit rate is used as a base clock and receive data sampled at the rising edge of the 4th pulse of the base clock.

Rev. 2.00 Oct. 20, 2009 Page 816 of 1340

REJ09B0499-0200



When the SCI is operated on an internal clock, the clock can be output from the SCK pi frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 18.7.




Figure 18.7 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)





Figure 18.8 Sample SCI Initialization Flowchart

- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity be multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the sto
- sent, and then serial transmission of the next frame is started.6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a
- interrupt request is generated.






Figure 18.9 Example of Operation for Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 18.10 Example of Serial Transmission Flowchart

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transfer

- RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is general
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI inter-

request is generated.

5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception can enabled.





Figure 18.11 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

0	0	1	0	Transferred to RDR	Framing error	
0	0	0	1	Transferred to RDR	Parity error	
1	1	1	0	Lost	Overrun error + framing	
1	1	0	1	Lost	Overrun error + parity e	
0	0	1	1	Transferred to RDR	Framing error + parity e	
1	1	1	1	Lost	Overrun error + framing parity error	
Note:	Note: * The RDRF flag retains the state it had before data reception.					

REJ09B0499-0200






Figure 18.12 Sample Serial Reception Flowchart (1)




Figure 18.12 Sample Serial Reception Flowchart (2)

18.13 shows an example of inter-processor communication using the multiprocessor for transmitting station first sends data which includes the ID code of the receiving station a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor b to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own station whose ID matches then receives the data sent next. Stations whose ID does not n continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set

transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If t in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

[Legend]

MPB: Multiprocessor bit

Figure 18.13 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev. 2.00 Oct. 20, 2009 Page 826 of 1340

REJ09B0499-0200






Figure 18.14 Sample Multiprocessor Serial Transmission Flowchart




Figure 18.15 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 2.00 Oct. 20, 2009 Page 828 of 1340 REJ09B0499-0200

RENESAS




Figure 18.16 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 18.16 Sample Multiprocessor Serial Reception Flowchart (2)

transmission or the previous receive data can be read during reception, enabling continutransfer. (Setting is prohibited in SCI_5 and SCI_6.)




Figure 18.17 Data Format in Clocked Synchronous Communication (LSB-F

18.6.1 Clock

synchronization clock input at the SCK pin can be selected, according to the setting of t and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronizat is output from the SCK pin. Eight synchronization clock pulses are output in the transfe character, and when no transfer is performed the clock is fixed high. Note that in the cas reception only, the synchronization clock is output until an overrun error occurs or until is cleared to 0. (Setting is prohibited in SCI_5 and SCI_6.)

Either an internal clock generated by the on-chip baud rate generator or an external

Rev. 2.00 Oct. 20, 2009 Page




Figure 18.18 Sample SCI Initialization Flowchart



- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock o mode has been specified and synchronized with the input clock when use of an exter has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.

serial transmission of the next frame is started.

- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to T
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retain output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interru is generated. The SCK pin is fixed high.

Figure 18.20 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) Make sure to clear the receive error flags to 0 before starting transmission. Note that cle RE bit to 0 does not clear the receive error flags.

1 frame

Figure 18.19 Example of Operation for Transmission in Clocked Synchronous




Figure 18.20 Sample Serial Transmission Flowchart

Rev. 2.00 Oct. 20, 2009 Page 834 of 1340 REJ09B0499-0200



3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i

transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 18.21 Example of Operation for Reception in Clocked Synchronous I

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 18.22 shows a sample for serial data reception.




Figure 18.22 Sample Serial Reception Flowchart

Simultaneous Serial Data Transmission and Reception (Clocked Synchron

Mode) (SCI_0, 1, 2, and 4 only)

Figure 18.23 shows a sample flowchart for simultaneous serial transmit and receive opera. After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit receive mode, after checking that the SCI has finished transmission and the TDRE and T flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to a single instruction. To switch from receive mode to simultaneous transmit and receive mafter checking that the SCI has finished reception, clear the RE bit to 0. Then after checking the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneous both the TE and RE bits to 1 with a single instruction.

Rev. 2.00 Oct. 20, 2009 Page 836 of 1340 REJ09B0499-0200

18.6.5






Figure 18.23 Sample Flowchart of Simultaneous Serial Transmission and Rec

ORER flag in SSR, and after

the ORER flag is set to 1.

Read SSR and check that the RDRF flag is set to 1, then read th

identified by an RXI interrupt.

continuation procedure: To continue serial transmission/

receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be

reception, before the MSB (bit 7) of

the current frame is received, finis reading the RDRF flag, reading RDR, and clearing the RDRF flag

0. Also, before the MSB (bit 7) of

the current frame is transmitted, read 1 from the TDRE flag to

confirm that writing is possible. Then write data to TDR and clear

However, the TDRE flag is checked and cleared automatically when th DMAC or DTC is initiated by a

transmit data empty interrupt (TXI) request and writes data to TDR.

Similarly, the RDRF flag is cleared automatically when the DMAC or

DTC is initiated by a receive data

full interrupt (RXI) and reads data

the TDRE flag to 0.

from RDR.

read:

performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed and TE bits to 1 with the smart card not connected enables closed transmission/reception self diagnosis. To supply the smart card with the clock pulses generated by the SCI, input pin output to the CLK pin of the smart card. A reset signal can be supplied via the output this LSI. (In SCI_5 and SCI-6, the clock generated in SCI cannot be provided to smart card.




Figure 18.24 Pin Connection for Smart Card Interface



after at least 2 etu.




Figure 18.25 Data Formats in Normal Smart Card Interface Mode

For communication with the smart cards of the direct convention and inverse convention follow the procedure below.




Figure 18.26 Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)



Rev. 2.00 Oct. 20, 2009 Page

and data is transferred with MSB-first as the start character, as shown in figure 18.27. Th data in the start character in the figure is H'3F. When using the inverse convention type, both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even pa which is prescribed by the smart card standard, and corresponds to state Z. Since the SNI this LSI only inverts data bits D7 to D0, write 1 to the O/E bit in SMR to invert the parity both transmission and reception.

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respec

18.7.3 **Block Transfer Mode**

Block transfer mode is different from normal smart card interface mode in the following

- Even if a parity error is detected during reception, no error signal is output. Since the in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.
 - During transmission, at least 1 etu is secured as a guard time after the end of the parit before the start of the next frame.
 - Since the same data is not re-transmitted during transmission, the TEND flag is set 11 after transmission start.
 - Although the ERS flag in block transfer mode displays the error signal status as in no smart card interface mode, the flag is always read as 0 because no error signal is trans

$$\label{eq:margin} \begin{array}{ll} M = & \mid \; (0.5 - \frac{1}{2N}) - (L - 0.5) \; F - \frac{\mid D - 0.5 \mid}{N} \; (1 + F) \; \mid \; \times \; 100\% \\ \text{[Legend]} \\ M: \; \text{Reception margin (\%)} \\ N: \; \text{Ratio of bit rate to clock (N = 32, 64, 372, 256)} \\ D: \; \text{Duty cycle of clock (D = 0 to 1.0)} \end{array}$$

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception made determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$

F: Absolute value of clock frequency deviation

L: Frame length (L = 10)




Figure 18.28 Receive Data Sampling Timing in Smart Card Interface Mo (When Clock Frequency is 372 Times the Bit Rate)



Rev. 2.00 Oct. 20, 2009 Page

- 5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponding the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI placing the pins into high impedance state.
 - 6. Set the value corresponding to the bit rate in BRR. 7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPI

completion can be verified by reading the TEND flag.

TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-t

interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self d To switch from reception to transmission, first verify that reception has completed, then i the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Re completion can be verified by reading the RDRF, PER, or ORER flag. To switch from

transmission to reception, first verify that transmission has completed, then initialize the the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 842 of 1340

- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to
 - 4. In this case, one frame of data is determined to have been transmitted including re-tr
 - the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 18.31 shows a sample flowchart for transmission. All the processing steps are

automatically performed using a TXI interrupt request to activate the DTC or DMAC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus gener TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is speci source of DTC or DMAC activation beforehand. The TDRE and TEND flags are autom cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the SCI automatic transmits the same data. During re-transmission, TEND remains as 0, thus not activating or DMAC. Therefore, the SCI and DTC or DMAC automatically transmit the specified

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable th DMAC prior to making SCI settings. For DTC or DMAC settings, see section 12, Data

enable an ERI interrupt request to be generated at error occurrence.

Controller (DTC) and section 10, DMA Controller (DMAC).

bytes, including re-transmission in the case of error occurrence. However, the ERS flag automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to

Figure 18.29 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SN Figure 18.30 shows the TEND flag set timing.




Figure 18.30 TEND Flag Set Timing during Transmission

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 844 of 1340 REJ09B0499-0200




Figure 18.31 Sample Transmission Flowchart

Rev. 2.00 Oct. 20, 2009 Page

4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 18.33 shows a sample flowchart for reception. All the processing steps are automated performed using an RXI interrupt request to activate the DTC or DMAC. In reception, see RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activate the DTC or DMAC by an RXI request thus allowing transfer of receive data if the interrupt request is specified as a source of DTC or DMAC activation beforehand. The R is automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs during request is generated and the error flag must be cleared. If an error occurs, the DTC or DM not activated and receive data is skipped, therefore, the number of bytes of receive data is

in the DTC or DMAC is transferred. Even if a parity error occurs and the PER bit is set to reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 18.4, Operation in Asynchronic




Figure 18.32 Data Re-Transfer Operation in SCI Reception Mode




Figure 18.33 Sample Reception Flowchart

18.7.8 Clock Output Control (Only SCI_0, 1, 2, and 4)

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in S to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 18.34 shows an example of clock output fixing timing when the CKE0 bit is conwith GM = 1 and CKE1 = 0.




Figure 18.34 Clock Output Fixing Timing

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Set the CKEO bit in SCR to 1 to start clock output.

- At mode switching
 - a) At transition from smart card interface mode to software standby mode
 - 1. Set the data register (DR) and data direction register (DDR) corresponding to
 - pin to the values for the output fixed state in software standby mode. (SCI_0, 4 only)
 - 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultar set the CKE1 bit to the value for the output fixed state in software standby mo
 - 3. Write 0 to the CKE0 bit in SCR to stop the clock.
 - 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fix specified level with the duty cycle retained.
 - 5. Make the transition to software standby mode.
 - b) At transition from software standby mode to smart card interface mode
 - 1. Clear software standby mode.
 - 2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.




Figure 18.35 Clock Stop and Restart Procedure



rate, the transfer rate must be modified through programming.

Figure 18.36 is the IrDA block diagram.




Figure 18.36 IrDA Block Diagram

Note: * The IrDA function should be used when the ABCS bit in SEMR_5 is set to 0 ACS3 to ACS0 bits in SEMR_5 are set to B'0000.

Rev. 2.00 Oct. 20, 2009 Page

range greater than 1.41 μ s.

For serial data of level 1, no pulses are output.




Figure 18.37 IrDA Transmission and Reception

(2) Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when is detected during one bit period. Note that a pulse shorter than the minimum pulse width μ s is also regarded as a 0 signal.

Rev. 2.00 Oct. 20, 2009 Page 850 of 1340 REJ09B0499-0200

RENESAS

10	100	100	100	100	100	
12	101	101	101	101	101	
12.288	101	101	101	101	101	
14	101	101	101	101	101	
14.7456	101	101	101	101	101	
16	101	101	101	101	101	
17.2032	101	101	101	101	101	
18	101	101	101	101	101	
19.6608	101	101	101	101	101	
20	101	101	101	101	101	
25	110	110	110	110	110	
30	110	110	110	110	110	
33	110	110	110	110	110	
35	110	110	110	110	110	
						_

7.3728

9.8304

by the DTC or DMAC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt activate the DTC or DMAC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DTC or DMAC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneo the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processin later.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, are the group of SCI_5 and SCI_6.

Table 18.14 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, or PER	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Table 18.16 shows the interrupt sources in smart card interface mode. A transmit end (T interrupt request cannot be used in this mode.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, a the group of SCI_5 and SCI_6.

Table 18.16 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Table 18.17 SCI Interrupt Sources (SCI_5 and SCI_6)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
RXI	Receive data full	RDRF	Not possible	Possible
TXI	Transmit data empty	TDRE	Not possible	Possible
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible

error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable the DMAC prior to making SCI settings. For DTC or DMAC settings, see section 12, Data T Controller (DTC) and section 10, DMA Controller (DMAC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1 activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t request is specified as a source of DTC or DMAC activation beforehand. The RDRF flag automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the F flag is not set but the error flag is set. Therefore, the DTC or DMAC is not activated and interrupt request is issued to the CPU instead; the error flag must be cleared.

Rev. 2.00 Oct. 20, 2009 Page 854 of 1340 REJ09B0499-0200



When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is see PER flag may also be set. Note that, since the SCI continues the receive operation even receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

18.10.3 Mark State and Break Detection

level are determined by DR and DDR. This can be used to set the TxD pin to mark state level) or send a break during serial data transmission. To maintain the communication li state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is c at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To ser during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0 TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission TxD pin becomes an I/O port, and 0 is output from the TxD pin.

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output

18.10.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE cleared to 0.

10.10.0 Restrictions on Using DTC of DNIAC

- When the external clock source is used as a synchronization clock, update TDR by th
 or DTC and wait for at least five Pφ clock cycles before allowing the transmit clock to
 input. If the transmit clock is input within four clock cycles after TDR modification, t
 may malfunction (see figure 18.38).
- When using the DMAC or DTC to read RDR, be sure to set the receive end interrupt the DTC or DMAC activation source.




Figure 18.38 Sample Transmission using DTC in Clocked Synchronous Mo

• The DTC is not activated by the RXI or TXI request by SCI_5 or SCI6.

Rev. 2.00 Oct. 20, 2009 Page 856 of 1340 REJ09B0499-0200

RENESAS

For using the IrDA function, set the IrE bit in addition to setting the TE bit.

Figure 18.39 shows a sample flowchart for transition to software standby mode during transmission. Figures 18.40 and 18.41 show the port pin states during transition to software standby mode.

Before specifying the module stop state or making a transition to software standby mode transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission DTC.

Reception: Before specifying the module stop state or making a transition to software s mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of the power-down state, so bit to 1, and then start reception. To receive data in a different reception mode, initialize first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 18.42 shows a sample flowchart for mode transition during reception.




Figure 18.39 Sample Flowchart for Software Standby Mode Transition duri Transmission




Figure 18.40 Port Pin States during Software Standby Mode Transition (Internal Clock, Asynchronous Transmission)

Rev. 2.00 Oct. 20, 2009 Page 858 of 1340 REJ09B0499-0200



Figure 18.41 Port Pin States during Software Standby Mode Transition (Internal Clock, Clocked Synchronous Transmission) (Setting is Prohibited in SCI_5 and SCI_6)




Figure 18.42 Sample Flowchart for Software Standby Mode Transition during F



Rev. 2.00 Oct. 20, 2009 Page

- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 18.43 shows a block diagram of the CRC operation circuit.




Figure 18.43 Block Diagram of CRC Operation Circuit



generating polynomial.

Bit Name	DORCLR	_	_	_	_	LMS	G1	Ш
Initial Value	0	0	0	0	0	0	0	
R/W	W	R	R	R	R	R/W	R/W	
		Initial						
Bit	Bit Name	Value	R/W	Descriptio	n			
7	DORCLR	0	W	CRCDOR (Clear			
				Setting this	bit to 1 cle	ars CRCD	OR to H'00)00
6 to 3	_	All 0	R	Reserved				
				The initial \	alue shoul	d not be ch	anged.	
2	LMS	0	R/W	CRC Opera	ation Switcl	h		
				Selects CF communication		neration fo	r LSB-first	or
				transmit	s CRC ope lication. The ted when C led into two	e lower byt RCDOR co	e (bits 7 to ontents (CF	RC
				transmit	s CRC ope lication. The led when C led into two	e upper by RCDOR co	te (bits 15 ontents (CF	RC

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are The result is obtained in CRCDOR.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


(3) CRC Data Output Register (CRCDOR)

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the C operation result is additionally written to the bytes to which CRC operation is to be perfo CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and CRCCR (G1 and G0 bits) are set to 0 and 1, respectively, the lower byte of this register of the result.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ļ
Bit	7	6	5	4	3	2	1	
Bit Name	-							\Box
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0							Ι

Rev. 2.00 Oct. 20, 2009 Page 862 of 1340 REJ09B0499-0200

RENESAS






Figure 18.45 MSB-First Data Transmission



Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 18.46 LSB-First Data Reception




Figure 18.47 MSB-First Data Reception




Figure 18.48 LSB-First and MSB-First Transmit Data

- Transfer speed: Supports full-speed (12 Mbps)
- Endpoint configuration:

Endpoint Name	Abbreviation	Transfer Type	Maximum Packet Size	FIFO Buffer Capacity (Byte)	DMA Tı
Endpoint 0	EP0s	Setup	8	8	_
	EP0i	Control-in	8	8	
	EP0o	Control-out	8	8	
Endpoint 1	EP1	Bulk-out	64	128	Possible
Endpoint 2	EP2	Bulk-in	64	128	Possible
Endpoint 3	EP3	Interrupt-in	8	8	_

- Interrupt requests: Generates various interrupt signals necessary for USB transmission/reception
- Power mode: Self power mode or bus power mode can be selected by the power mode (PWMD) in the control register (CTLR).



Figure 19.1 Block Diagram of USB

19.2 Input/Output Pins

Table 19.1 shows the USB pin configuration.

Table 19.1 Pin Configuration

Pin Name	I/O	Function
VBUS	Input	USB cable connection monitor pin
USD+	I/O	USB data I/O pin
USD-	I/O	USB data I/O pin
DrVcc	Input	Power supply pin for USB on-chip transceiver
DrVss	Input	Ground pin for USB on-chip transceiver



- Interrupt select register 2 (ISR2) Interrupt enable register 0 (IER0)

 - Interrupt enable register 1 (IER1)
 - Interrupt enable register 2 (IER2)
 - EP0i data register (EPDR0i)
 - EP0o data register (EPDR0o)
 - EP0s data register (EPDR0s)
 - EP1 data register (EPDR1)
 - EP2 data register (EPDR2)
 - EP3 data register (EPDR3)
 - EP0o receive data size register (EPSZ0o)
 - EP1 receive data size register (EPSZ1)
 - Trigger register (TRG)
 - Data status register (DASTS)
 - FIFO clear register (FCLR)
 - DMA transfer setting register (DMA)
 - Endpoint stall register (EPSTL)
 - Configuration value register (CVR)
 - Control register (CTLR)
 - Endpoint information register (EPIR)
 - Transceiver test register 0 (TRNTREG0)
 - Transceiver test register 1 (TRNTREG1)

REJ09

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
				This bit is set to 1 when a bus reset signal is det the USB bus.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
6	EP1 FULL	0	R	EP1 FIFO Full
				This bit is set when endpoint 1 receives one pad data successfully from the host, and holds a val as long as there is valid data in the FIFO buffer.
				This is a status bit, and cannot be cleared.
5	EP2 TR	0	R/W	EP2 Transfer Request
				This bit is set if there is no valid transmit data in buffer when an IN token for endpoint 2 is receive the host. A NACK handshake is returned to the data is written to the FIFO buffer and packet transmission is enabled.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

R/W R

R/W

R/W

R/W

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 870 of 1340

Initial Value

R/W

R



				while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
2	EP0o TS	0	R/W	EP0o Receive Complete
				This bit is set to 1 when endpoint 0 receives dathe host successfully, stores the data in the FIF and returns an ACK handshake to the host.
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
1	EP0i TR	0	R/W	EP0i Transfer Request
				This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 0 is from the host. A NACK handshake is returned host until data is written to the FIFO buffer and transmission is enabled.

0

R/W

0

EP0i TS

Rev. 2.00 Oct. 20, 2009 Page

(When the CPU is used to clear this flag by wri

(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b

This bit is set when data is transmitted to the h endpoint 0 and an ACK handshake is returned (When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b

read the flag after writing 0 to it.)

read the flag after writing 0 to it.)

EP0i Transmit Complete

Bit	Bit Name	Value	R/W	Description				
7	_	0	R	Reserved				
6	_	0	R	These bits are always read as 0. The write value				
5	_	0	R	should always be 0.				
4	_	0	R					
3	VBUS MN	0	R	This is a status bit which monitors the state of VBUS pin.				
				This bit reflects the state of the VBUS pin and generates no interrupt request. This bit is alwa when the PULLUP_E bit in DMA is 0.				
2	EP3 TR	0	R/W	EP3 Transfer Request				
				This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 3 is received from the host. A NACK handshake is to the host until data is written to the FIFO buff packet transmission is enabled.				
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)				
1	EP3 TS	0	R/W	EP3 Transmit Complete				
				This bit is set when data is transmitted to the h endpoint 3 and an ACK handshake is returned				
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)				

RENESAS

19.3.3 Interrupt Flag Register 2 (IFR2)

IFR2, together with interrupt flag registers 0 and 1 (IFR0 and IFR1), indicates interrupt information required by the application. When an interrupt source is generated, the correbit is set to 1. And then this bit, in combination with interrupt enable register 2 (IER2), an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	SURSS	SURSF	CFDN	_	SETC	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R/W	R/W	R	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va should always be 0.
5	SURSS	0	R	Suspend/Resume Status
				This is a status bit that describes bus state.
				0: Normal state
				1: Suspended state
				This bit is a status bit and generates no interr request.

Rev. 2.00 Oct. 20, 2009 Page

REJ09

			end). This module starts the USB operation aft endpoint information is completely set.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.
SETC	0	R/W	Set_Configuration Command Detection
			When the Set_Configuration command is determined is set to 1.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
SETI	0	R/W	Set_Interface Command Detection
			When the Set_Interface command is detected, is set to 1.

information register to the EPIR register ends (

(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b

read the flag after writing 0 to it.)

Rev. 2.00 Oct. 20, 2009 Page 874 of 1340

2

0

RENESAS REJ09B0499-0200



Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
6	EP1 FULL	0	R/W	EP1 FIFO Full
5	EP2 TR	0	R/W	EP2 Transfer Request
4	EP2 EMPTY	0	R/W	EP2 FIFO Empty
3	SETUP TS	0	R/W	Setup Command Receive Complete
2	EP0o TS	0	R/W	EP0o Receive Complete
1	EP0i TR	0	R/W	EP0i Transfer Request
0	EP0i TS	0	R/W	EP0i Transmission Complete

R/W

R/W

R/W

R/W

R/W

R/W

R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write value
5	_	0	R	should always be 0.
4	_	0	R	
3	_	0	R	
2	EP3 TR	1	R/W	EP3 Transfer Request
1	EP3 TS	1	R/W	EP3 Transmission Complete
0	VBUSF	1	R/W	USB Bus Connect

R/W

Rev. 2.00 Oct. 20, 2009 Page 876 of 1340 REJ09B0499-0200

R/W

R

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va
5	_	0	R	should always be 0.
4	SURSE	1	R/W	Suspend/Resume Detection
3	CFDN	1	R/W	End Point Information Load End
2	_	1	R	Reserved
				This bit is always read as 1. The write value s always be 1.
1	SETCE	1	R/W	Set_Configuration Command Detection
0	SETIE	1	R/W	Set_Interface Command Detection

R/W

R

R/W

R

R/W

R

Bit Name	Initial Value	R/W	Description
BRST	0	R/W	Bus Reset
EP1 FULL	0	R/W	EP1 FIFO Full
EP2 TR	0	R/W	EP2 Transfer Request
EP2 EMPTY	0	R/W	EP2 FIFO Empty
SETUP TS	0	R/W	Setup Command Receive Complete
EP0o TS	0	R/W	EP0o Receive Complete
EP0i TR	0	R/W	EP0i Transfer Request
EP0i TS	0	R/W	EP0i Transmission Complete
	BRST EP1 FULL EP2 TR EP2 EMPTY SETUP TS EP0o TS EP0i TR	Bit Name Value BRST 0 EP1 FULL 0 EP2 TR 0 EP2 EMPTY 0 SETUP TS 0 EP0o TS 0 EP0i TR 0	Bit Name Value R/W BRST 0 R/W EP1 FULL 0 R/W EP2 TR 0 R/W EP2 EMPTY 0 R/W SETUP TS 0 R/W EP0o TS 0 R/W EP0i TR 0 R/W

R/W

R/W

R/W

R/W

Rev. 2.00 Oct. 20, 2009 Page 878 of 1340

REJ09B0499-0200

R/W

R/W

R/W



		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va
5	_	0	R	should always be 0.
4	_	0	R	
3	_	0	R	
2	EP3 TR	0	R/W	EP3 Transfer Request
1	EP3 TS	0	R/W	EP3 Transmission Complete
0	VBUSF	0	R/W	USB Bus Connect

R

R/W

R/W

19.3.9 Interrupt Enable Register 2 (IER2)

R/W

IER2 enables the interrupt requests of interrupt flag register 2 (IFR2). When an interrupt to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent to CPU. The interrupt vector number is determined by the contents of interrupt select regist (ISR2).

Bit	7	6	5	4	3	2	1	
Bit Name	SSRSME	_	_	SURSE	CFDN	_	SETCE	Г
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R/W	R/W	R	R/W	

3	CFDN	0	R/W	End Point Information Load End
2	_		R	Reserved
				This bit is always read as 0. The write value s always be 0.
1	SETCE	0	R/W	Set_Configuration Command Detection
0	SETIE	0	R/W	Set_Interface Command Detection

Suspend and Resume Operations.

3

2

1

19.3.10 EP0i Data Register (EPDR0i)

EPDR0i is an 8-byte transmit FIFO buffer for endpoint 0. EPDR0i holds one packet of tradata for control-in. Transmit data is fixed by writing one packet of data and setting EP0iF the trigger register. When an ACK handshake is returned from the host after the data has

5

transmitted, EP0iTS in interrupt flag register 0 is set. This FIFO buffer can be initialized of EP0iCLR in the FCLR register.

7

Bit

Bit Name	D7	D6	D5	D4	D3	D2	D1		
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	U	
R/W	W	W	W	W	W	W	W		
Bit E	Bit Name	Initial Value	R/W	Descriptio	n				
7 to 0 D7 to D0		Undefine	ed W	Data register for control-in transfer					

Rev. 2.00 Oct. 20, 2009 Page 880 of 1340 REJ09B0499-0200



Bit	Bit Name	Initial Value	R/W	Description	
7 to 0	D7 to D0	All 0	R	Data register for control-out transfer	

R

R

R

R

19.3.12 EP0s Data Register (EPDR0s)

Initial Value

EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup commands setup command to be processed by the application is received. When command data is r successfully, the SETUPTS bit in interrupt flag register 0 is set.

As a latest setup command must be received in high priority, if data is left in this buffer, overwritten with new data. If reception of the next command is started while the current is being read, command reception has priority, the read by the application is forcibly sto the read data is invalid.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	All 0	R	Data register for storing the setup command a control-out transfer



Rev. 2.00 Oct. 20, 2009 Page

REJ09

R/W	R	R	R	R	R	R	R
		Initial					
Bit	Bit Name	Value	R/W	Description	on		
7 to 0	D7 to D0	All 0	R	Data register for endpoint 1 transfer			

D4

0

D3

0

D2

0

D1

0

1

D5

0

19.3.14 EP2 Data Register (EPDR2)

D7

0

Bit Name Initial Value

Bit

D6

0

EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer confund has a capacity of twice the maximum packet size. When transmit data is written to the buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, and dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transfer DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.

Bit Name	D7	D6	D5	D4	D3	D2	D1		
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur	
R/W	W	W	W	W	W	W	W		
		Initial							
Bit E	Bit Name	Value	R/W	Descripti	on				
7 to 0	07 to D0	Undefine	Undefined W		Data register for endpoint 2 transfer				

Bi	it	Bit Name	Initial Value	R/W	Description
7	to 0	D7 to D0	Undefine	W b	Data register for endpoint 3 transfer

W

W

W

19.3.16 EP0o Receive Data Size Register (EPSZ0o)

W

R/W

EPSZ00 indicates the number of bytes received at endpoint 0 from the host.

W

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of receive data for endpoint 0

REJ09

Undefined

W

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of received bytes for endpoint 1

19.3.18 Trigger Register (TRG)

Bit

TRG generates one-shot triggers to control the transfer sequence for each endpoint.

5

Bit Name		EP3 PKTE	EP1 RDFN	EP2 PKTE	_	EP0s RDFN	EP0o RDFN	EP
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur
R/W	_	W	W	W	_	W	W	
		Initial						
Bit E	Bit Name	Value	R/W	Descripti	on			
7 -	Undefined —		Reserved					
				The write	value shou	ıld always l	be 0.	
6 E	P3 PKTE	Undefine	ed W	EP3 Packet Enable				
				endpoint 3	•	data has be FIFO buffer this bit.		

4

2



1	EP0o RDFN	Undefined	W	EP0o Read Complete
				Writing 1 to this bit after one packet of data I read from the endpoint 0 transmit FIFO buffe initializes the FIFO buffer, enabling the next be received.
0	EP0i PKTE	Undefined	W	EP0i Packet Enable
				After one packet of data has been written to endpoint 0 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.

Undefined

EP0s RDFN Undefined

3

2

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

fixed by writing 1 to this bit.

EP0s Read Complete

written to this bit.

The write value should always be 0.

Write 1 to this bit after data for the EP0s cor FIFO has been read. Writing 1 to this bit ena transfer of data in the following data stage. A handshake is returned in response to transfer requests from the host in the data stage until

Reserved

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va should always be 0.
5	EP3 DE	0	R	EP3 Data Present
				This bit is set when the endpoint 3 FIFO buffer contains valid data.
4	EP2 DE	0	R	EP2 Data Present
				This bit is set when the endpoint 2 FIFO buffe contains valid data.
3	_	0	R	Reserved
2	_	0	R	These bits are always read as 0.
1	_	0	R	
0	EP0i DE	0	R	EP0i Data Present
				This bit is set when the endpoint 0 FIFO buffer contains valid data.

Rev. 2.00 Oct. 20, 2009 Page 886 of 1340 REJ09B0499-0200



Bit	Bit Name	Value	R/W	Description
7	_	Undefined	_	Reserved
				The write value should always be 0.
6	EP3 CLR	Undefined	W	EP3 Clear
				Writing 1 to this bit initializes the endpoint 3 FIFO buffer.
5	EP1 CLR	Undefined	W	EP1 Clear
				Writing 1 to this bit initializes both sides of the endpoint 1 receive FIFO buffer.
4	EP2 CLR	Undefined	W	EP2 Clear
				Writing 1 to this bit initializes both sides of the endpoint 2 transmit FIFO buffer.
3		Undefined	_	Reserved
2			_	The write value should always be 0.
1	EP0o CLR	Undefined	W	EP0o Clear
				Writing 1 to this bit initializes the endpoint 0 FIFO buffer.
0	EP0i CLR	Undefined	W	EP0i Clear
				Writing 1 to this bit initializes the endpoint 0

Initial

FIFO buffer.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	Reserved These bits are always read as 0. The write should always be 0. PULLUP Enable
5	_	0	R	should always be 0.
4	_	0	R	
3	_	0	R	
2	PULLUP_E	0	R/W	PULLUP Enable
				This pin performs the pull-up control for the D with using PM4 as the pull-up control pin.
				0: D+ is not pulled up.
				1: D+ is pulled up.

R

R/W

R/W

R

Rev. 2.00 Oct. 20, 2009 Page 888 of 1340 REJ09B0499-0200

R/W

RENESAS

(USBINTN1) is asserted again. However, if the the data packet to be transmitted is less that bytes, the EP2 packet enable bit is not set automatically, and so should be set by the C

DMA transfer end interrupt. As EP2-related interrupt requests to the CPI automatically masked, interrupt requests she

masked as necessary in the interrupt enable

- Operating procedure
- 1. Write of 1 to the EP2 DMAE bit in DMAF
- 2. Set the DMAC to activate through USBIN 3. Transfer count setting in the DMAC
- 4. DMAC activation
- DMA transfer
- 6. DMA transfer end interrupt generated

See section 19.8.3, DMA Transfer for Endpo

REJ09

automatically masked.

- Operating procedure:
- 1. Write of 1 to the EP1 DMAE bit in DMA
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- 5. DMA transfer
- 6. DMA transfer end interrupt generated See section 19.8.2, DMA Transfer for Endpoi

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 890 of 1340 RENESAS

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write v
5	_	0	R	should always be 0.
4	_	0	R	
3	EP3STL	0	R/W	EP3 Stall
				When this bit is set to 1, endpoint 3 is placed stall state.
2	EP2STL	0	R/W	EP2 Stall
				When this bit is set to 1, endpoint 2 is placed stall state.
1	EP1STL	0	R/W	EP1 Stall
				When this bit is set to 1, endpoint 1 is placed stall state.
0	EP0STL	0	R/W	EP0 Stall
				When this bit is set to 1, endpoint 0 is placed

0

R

0

R

0

R

Initial Value

R/W

0

R

EFSSIL

0

R/W

EF231L

0

R/W

ELIQIF

0

R/W

stall state.

Bit	Bit Name	Initial Value	R/W	Description
7	CNFV1	All 0	R	These bits store Configuration Setting value v
6	CNFV0			they receive Set Configuration command. CN updated when the SETC bit in IFR2 is set to 1
5	INTV1	All 0	R	These bits store Interface Setting value when
4	INTV0			receive Set Interface command. INTV is updated when the SETI bit in IFR2 is set to 1.
3	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
2	ALTV2	0	R	These bits store Alternate Setting value when
1	ALTV1	0	R	receive Set Interface command. ALTV2 to AL — updated when the SETI bit in IFR2 is set to 1.
0	ALTV0	0	R	

19.3.24 Control Register (CTLR)

Rev. 2.00 Oct. 20, 2009 Page 892 of 1340

This register sets functions for bits ASCE, PWMD, RSME, and, PWUPS.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	RWUPS	RSME	PWMD	ASCE	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	

				12-MHz clock.
2	PWMD	0	R/W	Bus Power Mode
				This bit specifies the USB power mode. Wh is set to 0, the self-power mode is selected module. When set to 1, the bus-power mode selected.
1	ASCE	0	R/W	Automatic Stall Clear Enable
				Setting the ASCE bit to 1 automatically clear setting bit (the EPxSTL (x = 0, 1, 2, or 3) bit EPSTLR0 or EPSTR1) of the end point that returned the stall handshake to the host. The automatic stall clear enable is common to the points. Thus the individual control of the end not possible.
				When the ASCE bit is set to 0, the stall setti not automatically cleared. This bit must be r by the users. To enable this bit, make sure ASCE bit should be set to 1 before the EPX 1, 2, or 3) bit in EPSTL is set to 1.
0	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
				Rev. 2.00 Oct. 20, 2009 Page
			1	REJOS

3

RSME

0



Feature request. This bit is set to 1 when rer

This bit releases the suspend state (or exec remote wakeup). When RSME is set to 1, re request starts. If RSME is once set to 1, cleat to 0 again afterwards. In this case, the value RSME must be kept for at least one clock per set.

wakeup command is enabled.

Resume Enable

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Ur						
R/W	W	W	W	W	W	W	W	

• EPIR00

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	D7 to D4	Undefined	W	Endpoint Number
				[Enable setting range]
				0 to 3
3, 2	D3, D2	Undefined	W	Endpoint Configuration Number
				[Enable setting range]
				0 or 1
1, 0	D1, D0	Undefined	W	Endpoint Interface Number
				[Enable setting range]
				0 to 3

REJ09B0499-0200



			Z. Duik
			3: Interrupt
3	D3	Undefined W	Endpoint Transmission Direction
			[Possible setting range]
			0: Out

Undefined W

EDIDO	_

2 to 0

D2 to D0

EPIR	.02			
Bit	Bit Name	Initial Value	R/W	Description
7 to 1	D7 to D1	Undefined	W	Endpoint Maximum Packet Size
				[Possible setting range]
				0 to 64
0	D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.

1: In

Reserved

Fixed to 0.

[Possible setting range]

• EPIR03

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.



Rev. 2.00 Oct. 20, 2009 Page

described below.

Since each endpoint FIFO number is optimized by the exclusive software that correspond transfer system, direction, and the maximum packet size, make sure to set the endpoint F.

number to the data described in table 19.2.
 The endpoint FIFO number 1 cannot designate other than the maximum packet size o bytes, bulk transfer method, and out transfer direction.

- endpoint number 0 and the endpoint FIFO number must have one-on one relationship
- 3. The maximum packet size for the endpoint FIFO number 0 is 8 bytes only.
- 4. The endpoint FIFO number 0 can specify only the maximum packet size and the data rest should be all 0.
- 5. The maximum packet size for the endpoint FIFO numbers 1 and 2 is limited to 64 byte.6. The maximum packet size for the endpoint FIFO numbers 3 is limited to 8 bytes.
- 7. The maximum number of endpoint information setting is ten.
- 8. Up to ten endpoint information setting should be made.
- 9. Write 0 to the endpoints not in use.

Table 19.2 shows the example of limitations for the maximum packet size, the transfer m and the transfer direction.

Table 19.2 Example of Limitations for Setting Values

Endpoint FIFO Number	Maximum Packet Size	Transfer Method	Transfer Dire
0	8 bytes	Control	_
1	64 bytes	Bulk	Out
2	64 bytes	Bulk	In
3	8 bytes	Interrupt	In



N	EPIR[N]	0 EPIR[N]1 EPI	R[N]2	EPIR[N]3	EPIR[
0	00	00	10		00	00
1	14	20	80		00	01
2	24	28	80		00	02
3	34	38	10		00	03
4	00	00	00		00	00
5	00	00	00		00	00
6	00	00	00		00	00
7	00	00	00		00	00
8	00	00	00		00	00
9	00	00	00		00	00
Confi	guration	Interface	Alternate Setting	Endpoint Number		int Jumber A
_				— o —	0	C
1		0	0	— 1 —	1	E _
				<u> </u>	2	E

1

Rev. 2.00 Oct. 20, 2009 Page REJ09

Bit	Bit Name	Value	R/W	Description	n
7	PTSTE	0	R/W	Pin Test E	nable
				Enables the test control for the on-chip tra output pins (USD+ and USD-).	
6 to 4	_	All 0	R	Reserved	
				These bits should alw	are always read as 0. The write va ays be 0.
3	SUSPEND	0	R/W	On-Chip T	ransceiver Output Signal Setting
2	txenl	0	R/W	SUSPEND	: Sets the (SUSPEND) signal of th
1	txse0	0	R/W		transceiver.
0	txdata	0	R/W	txenl:	Sets the output enable (txenl) signon-chip transceiver.
				txse0:	Sets the Signal-ended 0 (txse0) the on-chip transceiver.
				txdata:	Sets the (txdata) signal of the on transceiver.

Initial

Rev. 2.00 Oct. 20, 2009 Page 898 of 1340

1 1 1 Χ Χ Hi-Z Hi-Z [Legend]

Don't care.

X: Cannot be controlled. Indicates state in normal operation according to the USB of and port settings.

REJ09

Bit	Bit Name	Value	R/W	Descrip	tion		
7 to 3	_	All 0	R	Reserved These bits are always read as 0. The write valvays be 0.			
2	xver_data	*	R	On-Chip	On-Chip Transceiver Input Signal Monitor		
1	dpls	*	R	xver_dat	ta: Monitors the differential input level		
0	dmns	*	R	<pre>(xver_data) signal of the on- transceiver.</pre>			
				dpls:	Monitors the USD+ (dpls) signal of the chip transceiver.		
				dmns:	Monitors the USD- (dmns) signal of chip transceiver.		
Noto	* Determine	d by the e	toto of ni	no VIDLIC	LICD, and LICD		

Note: * Determined by the state of pins, VBUS, USD+, and USD-

Initial

Rev. 2.00 Oct. 20, 2009 Page 900 of 1340


ı	U	1	ı	U	1	ı	U	
1	0	1	1	1	Х	1	1	
1	1	1	0	0	0	0	0	
1	1	1	0	1	0	0	1	
1	1	1	1	0	0	1	0	
1	1	1	1	1	0	1	1	
1	X	0	Χ	Χ	0	1	1	

[Legend] X: D

X: Don't care.

Can be m

		transfer (EP0)		complete	USBINTN3		
	1	_ (=: =)	EP0i_TR*	EP0i transfer request	USBINTN2 or USBINTN3	×	×
	2	_	EP0o_TS*	EP0o receive complete	USBINTN2 or USBINTN3	×	×
	3		SETUP_TS*	Setup command receive complete	USBINTN2 or USBINTN3	×	×
	4	Bulk_in transfer (EP2)	EP2_EMPTY	EP2 FIFO empty	USBINTN2 or USBINTN3	×	US
	5		EP2_TR	EP2 transfer request	USBINTN2 or USBINTN3	×	×
	6	Bulk_out transfer (EP1)	EP1_FULL	EP1 FIFO Full	USBINTN2 or USBINTN3	×	US
	7	Status	BRST	Bus reset	USBINTN2 or USBINTN3	×	×
IFR1	0	Status	VBUSF	USB disconnection detection	USBINTN2 or USBINTN3	×	×
	1	Interrupt_in transfer (EP3)	EP3_TS	EP3 transfer complete	USBINTN2 or USBINTN3	×	×
	2	_ (=: =)	EP3_TR	EP3 transfer request	USBINTN2 or USBINTN3	×	×
	3	Status	VBUSMN	VBUS connection status	_	×	×
	4		Reserved	_	_	_	_
	5	_					
	6	<u> </u>					
	7						



5	SURSS	Suspend/resume status	_	×
6 —	Reserved	_	_	_
7				
 EDO:				· .

The USBINTN2 signal requests interrupt sources for which the corresponding bits in

* EP0 interrupts must be assigned to the same interrupt request signal.

- USBINTN0 signal
 - DMAC start interrupt signal only EP1. See section 19.8, DMA Transfer.
- USBINTN1 signal DMAC start interrupt signal only EP2. See section 19.8, DMA Transfer.

USBINTN2 signal

- select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN2 is driven low corresponding bit in the interrupt flag register is set to 1.
- USBINTN3 signal

The USBINTN3 signal requests interrupt sources for which the corresponding bits in select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN3 is driven low

corresponding bit in the interrupt flag register is set to 1.

RESUME signal

The RESUME signal is a resume interrupt signal for canceling software standby mo deep software standby mode. The RESUME signal is driven low at the transition to state for canceling software standby mode and deep software standby mode.

USBINTINS. OF RESUME




Figure 19.2 Cable Connection Operation

The above flowchart shows the operation in the case of in section 19.9, Example of USB Circuitry.

In applications that do not require USB cable connection to be detected, processing by th bus connection interrupt is not necessary. Preparations should be made with the bus-reset interrupt.

Rev. 2.00 Oct. 20, 2009 Page 904 of 1340 REJ09B0499-0200






Figure 19.3 Cable Disconnection Operation

The above flowchart shows the operation in section 19.9, Example of USB External Circ

19.5.3 Suspend and Resume Operations

(1) Suspend Operation

If the USB bus enters the suspend state from the non-suspend state, perform the operation shown in figure 19.4.

Rev. 2.00 Oct. 20, 2009 Page



Figure 19.4 Suspend Operation

Rev. 2.00 Oct. 20, 2009 Page 906 of 1340

REJ09B0499-0200



Rev. 2.00 Oct. 20, 2009 Page




Figure 19.5 Resume Operation from Up-Stream

Rev. 2.00 Oct. 20, 2009 Page 908 of 1340

REJ09B0499-0200



	(2)	Set SURSF in IFR2 to 1)	(9)	RESUME interrupt
	(3)	USBINTN interrupt)	(10)	Cancel software standby mode Wait for system clock oscillation to be
	(4)	Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is set to 1		(11)	Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is cleared
	(5)	Clear SURSE in IER2 to 0 Set SSRSME in IER2 to 1		(12)	Set SURSE in IER2 to 1 Clear SSRSME in IER2 to 0
	(6)	Shift to software standby mode (execute SLEEP instruction)			USB communications can be resun through USB registers
	(7)	Stop all clocks of LSI)	_ '	
(Denot	ation of figures : Operation by firmware setting			
		: Automatic operation by LSI hardware	J		

Figure 19.6 Flow of Transition to and Canceling Software Standby Mod




Figure 19.7 Timing of Transition to and Canceling Software Standby Mod




Figure 19.8 Flow of Transition to and Canceling Deep Software Standby M

Rev. 2.00 Oct. 20, 2009 Page




Figure 19.9 Timing of Transition to and Canceling Deep Software Standby M

Rev. 2.00 Oct. 20, 2009 Page 912 of 1340 REJ09B0499-0200







Figure 19.10 Remote-Wakeup

Rev. 2.00 Oct. 20, 2009 Page

Control-out	SETUP(0)		OUT(1)	OUT(0)		OUT(0/1)		IN(1)
	DATA0		DATA1	DATA0	-	DATA0/1		DATA1
1		i						
No data	SETUP(0)	1						IN(1)
i	DATA0	i					ij	DATA1
1		'						

Figure 19.11 Transfer Stages in Control Transfer



and should be disabled.

Figure 19.12 Setup Stage Operation

stage should be enabled here. When the transfer direction is control-in, this interrupt is not req




Figure 19.13 Data Stage (Control-In) Operation

The application first analyzes command data from the host in the setup stage, and determ subsequent data stage direction. If the result of command data analysis is that the data sta transfer, one packet of data to be sent to the host is written to the FIFO. If there is more d sent, this data is written to the FIFO after the data written first has been sent to the host (I bit in IFRO = 1).

The end of the data stage is identified when the host transmits an OUT token and the statistic entered.

Note: If the size of the data transmitted by the function is smaller than the data size required the host, the function indicates the end of the data stage by returning to the host a shorter than the maximum packet size. If the size of the data transmitted by the function indicates the end of stage by transmitting a zero-length packet.

Rev. 2.00 Oct. 20, 2009 Page 916 of 1340 REJ09B0499-0200






Figure 19.14 Data Stage (Control-Out) Operation

The application first analyzes command data from the host in the setup stage, and detern subsequent data stage direction. If the result of command data analysis is that the data st transfer, the application waits for data from the host, and after data is received (EP0oTS IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read contempties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the status entered.



Rev. 2.00 Oct. 20, 2009 Page




Figure 19.15 Status Stage (Control-In) Operation

The control-in status stage starts with an OUT token from the host. The application receively byte data from the host, and ends control transfer.

Rev. 2.00 Oct. 20, 2009 Page 918 of 1340 REJ09B0499-0200






Figure 19.16 Status Stage (Control-Out) Operation

The control-out status stage starts with an IN token from the host. When an IN-token is the start of the status stage, there is not yet any data in the EP0i FIFO, and so an EP0i tracequest interrupt is generated. The application recognizes from this interrupt that the state has started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i pack bit but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte of transmitted to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be we the EP0i packet enable bit.



Rev. 2.00 Oct. 20, 2009 Page




Figure 19.17 EP1 Bulk-Out Transfer Operation

EP1 has two 64-byte FIFOs, but the user can receive data and read receive data without be aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the EP1FULL bit in IFR0 is set. After receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is er so the next packet can be received immediately. When both FIFOs are full, NACK is returned to the host automatically. When reading of the receive data is completed following data receives written to the EP1RDFN bit in TRG. This operation empties the FIFO that has just been and makes it ready to receive the next packet.




Figure 19.18 EP2 Bulk-In Transfer Operation

EP2 has two 64-byte FIFOs, but the user can transmit data and write transmit data without aware of this dual-FIFO configuration. However, one data write is performed for one FI example, even if both FIFOs are empty, it is not possible to perform EP2PKTE at one to consecutively writing 128 bytes of data. EP2PKTE must be performed for each 64-byte

When performing bulk-in transfer, as there is no valid data in the FIFOs on reception of IN token, an EP2TR bit interrupt in IFR0 is requested. With this interrupt, 1 is written to EP2EMPTY bit in IER0, and the EP2 FIFO empty interrupt is enabled. At first, both EF are empty, and so an EP2 FIFO empty interrupt is generated immediately.



Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 922 of 1340

REJ09B0499-0200






Figure 19.19 Operation of EP3 Interrupt-In Transfer

Rev. 2.00 Oct. 20, 2009 Page

Decoding not Necessary on Application Side	Decoding Necessary on Applicatio
Clear Feature	Get Descriptor
Get Configuration	Class/Vendor command
Get Interface	Set Descriptor
Get Status	Sync Frame
Set Address	
Set Configuration	
Set Feature	
Set Interface	

stage processing are performed automatically. No processing is necessary by the user. Are is not generated in this case.

If decoding is necessary on the application side, this module stores the command in the EFIFO. After reception is completed successfully, the IFRO/SETUP TS flag is set and an in

If decoding is not necessary on the application side, command decoding and data stage as

FIFO. After reception is completed successfully, the IFR0/SETUP TS flag is set and an in request is generated. In the interrupt routine, eight bytes of data must be read from the EF register (EPDR0s) and decoded by firmware. The necessary data stage and status stage probability is should then be carried out according to the result of the decoding operation.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 924 of 1340

The USB function module has internal status bits that hold the status (stall or non-stall) endpoint. When a transaction is sent from the host, the module references these internal and determines whether to return a stall to the host. These bits cannot be cleared by the application; they must be cleared with a Clear Feature command from the host.

However, the internal status bit for EP0 is automatically cleared only when the setup co received.

The application uses the EPSTL register to issue a stall request for the USB function mo

19.7.2 Forcible Stall by Application

When the application wishes to stall a specific endpoint, it sets the corresponding bit in 1 in figure 19.20). The internal status bits are not changed at this time. When a transactifrom the host for the endpoint for which the EPSTL bit was set, the USB function module references the internal status bit, and if this is not set, references the corresponding bit in (1-2 in figure 19.20). If the corresponding bit in EPSTL is set, the USB function module internal status bit and returns a stall handshake to the host (1-3 in figure 19.20). If the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transaccepted.

host, without regard to the EPSTL register. Even after a bit is cleared by the Clear Feature command (3-1 in figure 19.20), the USB function module continues to return a stall han while the bit in EPSTL is set, since the internal status bit is set each time a transaction is for the corresponding endpoint (1-2 in figure 19.20). To clear a stall, therefore, it is necessary to be cleared by the application, and also for the internal

to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 19.20).

Once an internal status bit is set, it remains set until cleared by a Clear Feature comman






Figure 19.20 Forcible Stall by Application



the internal status bit must be cleared with a Clear Feature command (3-1 in figure 19.2 by the application, EPSTL should also be cleared (2-1 in figure 19.21).




Figure 19.21 Automatic Stall by USB Function Module



Rev. 2.00 Oct. 20, 2009 Page

9 Page REJ09 to 1, zero-length data reception at endpoint 1 is ignored. When the DMA transfer is enable RDFN bit for EP1 and PKTE bit for EP2 do not need to be set to 1 in TRG (note that the must be set to 1 when the transfer data is less than the maximum number of bytes). When data received at EP1 is read, the FIFO automatically enters the EMPTY state. When the number of bytes (64 bytes) are written to the EP2 FIFO, the FIFO automatically enters the state, and the data in the FIFO can be transmitted (see figures 19.22 and 19.23).

19.8.2 DMA Transfer for Endpoint 1

When the data received at EP1 is transferred by the DMA, the USB function module autoperforms the same processing as writing 1 to the RDFN bit in TRG if the currently select becomes empty. Accordingly, in DMA transfer, do not write 1 to the RDFN bit for EP1 is the user writes 1 to the RDFN bit in DMA transfer, correct operation cannot be guaranteed.

Figure 19.22 shows an example of receiving 150 bytes of data from the host. In this case, processing which is the same as writing 1 to the RDFN bit in TRG is automatically performed three times. This internal processing is performed when the currently selected data FIFO empty. Accordingly, this processing is automatically performed both when 64-byte data is and when data less than 64 bytes is sent.




Figure 19.22 RDFN Bit Operation for EP1

Rev. 2.00 Oct. 20, 2009 Page 928 of 1340 REJ09B0499-0200 processing which is the same as writing 1 to the PKTE bit in TRG is automatically performed. This internal processing is performed when the currently selected data FIFO beconsected that processing is automatically performed only when 64-byte data is sent.

When the last 22 bytes are sent, the internal processing for writing 1 to the PKTE bit in performed, and the user must write 1 to the PKTE bit by software. In this case, the applied

performed, and the user must write 1 to the PKTE bit by software. In this case, the appli no more data to transfer but the USB function module continues to output DMA request as long as the FIFO has an empty space. When all data has been transferred, write 0 to the EP2DMAE bit in DMAR to cancel DMA requests for EP2.




Figure 19.23 PKTE Bit Operation for EP2

connection/disconnection is necessary. The power supply signal (VBUS) in the USB used for this purpose. However, if the cable is connected to the USB host/hub when the function (system installing this LSI) power is off, a voltage (5 V) will be applied from host/hub. Therefore, an IC (such as an HD74LV1G08A or 2G08A) that allows voltage application when the system power is off should be connected externally.




Figure 19.24 Example of Circuitry in Bus Power Mode

Rev. 2.00 Oct. 20, 2009 Page 930 of 1340 REJ09B0499-0200






Figure 19.25 Example of Circuitry in Self Power Mode

2. Prevent noise from the VBUS pin while the USB is performing communication.

Rev. 2.00 Oct. 20, 2009 Page

2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoint, t received at the next setup cannot be read correctly.

19.10.2 Clearing the FIFO

If a USB cable is disconnected during data transfer, the data being received or transmitted remain in the FIFO. When disconnecting a USB cable, clear the FIFO.

While a FIFO is transferring data, it must not be cleared.

19.10.3 Overreading and Overwriting the Data Registers

Note the following when reading or writing to a data register of this module.

(1) Receive data registers

The receive data registers must not be read exceeding the valid amount of receive data, the number of bytes indicated by the receive data size register. Even for EPDR1 which has defife buffers, the maximum data to be read at one time is 64 bytes. After the data is read current valid FIFO buffer, be sure to write 1 to EP1RDFN in TRG, which switches the value buffer, updates the receive data size to the new number of bytes, and enables the next data received.

(2) Transmit data registers

The transmit data registers must not be written to exceeding the maximum packet size. E EPDR2 which has double FIFO buffers, write data within the maximum packet size at on After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable the data to be written. Data must not be continuously written to the two FIFO buffers.

Rev. 2.00 Oct. 20, 2009 Page 932 of 1340

RENESAS

19.10.6 Notes on TR Interrupt

Note the following when using the transfer request interrupt (TR interrupt) for IN transf EP2, or EP3.

The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token from the USB host. However, at the timing shown in figure 19.26, multiple TR interrup successively. Take appropriate measures against malfunction in such a case.

Note: This module determines whether to return NAKC if the FIFO of the target EP h when receiving the IN token, but the TR interrupt flag is set after a NAKC hand sent. If the next IN token is sent before PKTE of TRG is written to, the TR interset again.




Figure 19.26 TR Interrupt Flag Set Timing

1

Notes on Deep Software Standby Mode when USB is Used

- 1. Unlike software standby mode, deep standby software mode is canceled from the rese For details, see section 27.8, Deep Software Standby Mode.
- 2. If the RAMCUT bit is set to 1 when the USB enters deep software standby mode, the states of the USB cannot be retained. When USB is used, set the RAMCUT bit to 1, a make the USB enter deep software standby mode.
- 3. Set the USB module stop (MSTPC11) bit to 0 after canceling deep software standby
- 4. If the DUSBIE bit is set to 0 when the USB enters deep software standby mode, softw standby mode cannot be canceled through USB RESUME interrupt. Set the DUSBIE and then, make the USB enter deep software standby mode.

Rev. 2.00 Oct. 20, 2009 Page 934 of 1340

REJ09B0499-0200



20.1 Features

• Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission or reception is not yet possible, drive the SCL signal 1 preparations are completed

• Six interrupt sources

Transmit-data-empty (including slave-address match), transmit-end, receive-data-ful (including slave-address match), arbitration lost, NACK detection, and stop condition detection

• Direct bus drive

Two pins, the SCL and SDA pins function as NMOS open-drain outputs.

• Module stop state can be set.



Rev. 2.00 Oct. 20, 2009 Page




Figure 20.1 Block Diagram of I²C Bus Interface 2

Rev. 2.00 Oct. 20, 2009 Page 936 of 1340

REJ09B0499-0200






Figure 20.2 Connections to the External Circuit by the I/O Pins

20.2 Input/Output Pins

Table 20.1 shows the pin configuration of the I^2C bus interface 2.

Table 20.1 Pin Configuration of the I²C Bus Interface 2

Channel	Abbreviation	I/O	Function
0	SCL0	I/O	Channel 0 serial clock I/O pin
	SDA0	I/O	Channel 0 serial data I/O pin
1	SCL1	I/O	Channel 1 serial clock I/O pin
	SDA1	I/O	Channel 1 serial data I/O pin

Note: The pin symbols are represented as SCL and SDA; channel numbers are omitted manual.



Rev. 2.00 Oct. 20, 2009 Page

- T C bus status register_0 (ICSR_0)
 - Slave address register_0 (SAR_0)
 - I²C bus transmit data register_0 (ICDRT_0)
 - I²C bus receive data register_0 (ICDRR_0)
 - I²C bus shift register_0 (ICDRS_0)

Channel 1:

- I²C bus control register A_1 (ICCRA_1)
- I²C bus control register B_1 (ICCRB_1)
- I²C bus mode register_1 (ICMR_1)
- I²C bus interrupt enable register_1 (ICIER_1)
- I²C bus status register_1 (ICSR_1)
- Slave address register_1 (SAR_1)
- I²C bus transmit data register_1 (ICDRT_1)
- I²C bus receive data register_1 (ICDRR_1)
- I²C bus shift register_1 (ICDRS_1)

				The let and lebiting load.
				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
			When arbitration is lost in master mode, MS TRS are both reset by hardware, causing a to slave receive mode. Modification of the TI should be made between transfer frames.	
				Operating modes are described below according MST and TRS combination.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits are valid only in master mode. M
1	CKS1	0	R/W	setting according to the required transfer rat details on the transfer rate, see table 20.2.
0	CKS0	0	R/W	details of the transfer rate, see table 20.2.

ınıtıaı

Value

0

0

Bit Name

ICE

RCVD

R/W

R/W

R/W

Description

I²C Bus Interface Enable

0: This module is halted

TRS is 0 and ICDRR is read.

Reception Disable

1: This bit is enabled for transfer operations SDA pins are bus drive state)

This bit enables or disables the next operation

Bit

7

6

Rev. 2.00 Oct. 20, 2009 Page



		1	P _{\$\phi\$} /80	100 kHz	125 kHz	250 kHz
	1	0	Pø/96	83.3 kHz	104 kHz	208 kHz
		1	Pø/128	62.5 kHz	78.1 kHz	156 kHz
1	0	0	Pø/336	23.8 kHz	29.8 kHz	59.5 kHz
		1	Ρφ/200	40.0 kHz	50.0 kHz	100 kHz
	1	0	Pø/224	35.7 kHz	44.6 kHz	89.3 kHz
		1	Pø/256	31.3 kHz	39.1 kHz	78.1 kHz

P\psi/100

P₀/112

P₀/128

P₀/56

80.0 kHz 100 kHz

71.4 kHz 89.3 kHz

62.5 kHz 78.1 kHz

179 kHz

143 kHz

200 kHz

179 kHz

156 kHz

357 kHz

250 kHz

223 kHz

195 kHz

446 kHz

313 kHz

260 kHz

195 kHz

74.4 kHz

125 kHz

112 kHz

97.7 kHz

330 kHz

295 kHz

258 kHz

589 kHz

413 kHz

344 kHz

258 kHz

98.2 kHz

165 kHz

147 kHz

129 kHz

1

0

1

0

1

0

1

0

				high, assuming that the start condition has be issued. This bit is cleared to 0 when the SDA changes from low to high under the condition high, assuming that the stop condition has be issued. Follow this procedure also when re-tra a start condition. To issue a start or stop condition MOV instruction.
6	SCP	1	R/W	Start/Stop Condition Issue
				This bit controls the issuance of start or stop of in master mode.
				To issue a start condition, write 1 to BBSY an SCP. A re-transmit start condition is issued in way. To issue a stop condition, write 0 to BBS to SCP. This bit is always read as 1. If 1 is wr data is not stored.
5	SDAO	1	R	This bit monitors the output level of SDA.
				0: When reading, the SDA pin outputs a low l
				1: When reading the SDA pin outputs a high I

Initial

Value

0

R/W

R/W

Description

This bit indicates whether the I2C bus is occup released and to issue start and stop condition master mode. This bit is set to 1 when the SD changes from high to low under the condition

Bus Busy

Bit Name

BBSY

Bit

Rev. 2.00 Oct. 20, 2009 Page

IICRST	0	R/W	IIC Control Module Reset
			This bit reset the IIC control module except the registers. If hang-up occurs because of commufailure during I2C operation, by setting this bit I2C control module can be reset without setting and initializing the registers.
_	1	_	Reserved
			This bit is always read as 1.

Rev. 2.00 Oct. 20, 2009 Page 942 of 1340

WAIT	0	R/W	Wait Insertion
			This bit selects whether to insert a wait after of transfer except for the acknowledge bit. When set to 1, after the falling of the clock for the last the low period is extended for two transfer clowhen this bit is cleared to 0, data and the ack bit are transferred consecutively with no waits. The setting of this bit is invalid in slave mode.
_	1	_	Reserved
_	1	_	These bits are always read as 1.
BCWP	1	R/W	BC Write Protect
			This bit controls the modification of the BC2 to bits. When modifying, this bit should be cleared and the MOV instruction should be used.
			0: When writing, the values of BC2 to BC0 are
			1: When reading, 1 is always read
			When writing, the settings of BC2 to BC0 are
			·

Initial

Value

0

Bit Name

R/W

R/W

Description

The write value should always be 0.

Reserved

Bit

6

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

001.2
010: 3
011: 4
100: 5
101: 6
110: 7
111: 8

20.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge be transferred, and confirms the acknowledge bit to be received.

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	/
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	

Rev. 2.00 Oct. 20, 2009 Page 944 of 1340 REJ09B0499-0200



				This bit enables or disables the transmit end (TEI) request at the rising of the ninth clock w TDRE bit in ICSR is set to 1. The TEI request canceled by clearing the TEND bit or the TEI
				0: Transmit end interrupt (TEI) request is disa
				1: Transmit end interrupt (TEI) request is ena
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive full in (RXI) request when receive data is transferre ICDRS to ICDRR and the RDRF bit in ICSR in The RXI request can be canceled by clearing

R/W

RDRF or RIE bit to 0.

NACK Receive Interrupt Enable

0: Receive data full interrupt (RXI) request is1: Receive data full interrupt (RXI) request is

This bit enables or disables the NACK receive (NAKI) request when the NACKF and AL bits are set to 1. The NAKI request can be cancel clearing the NACKF or AL bit, or the NAKIE bits 0: NACK receive interrupt (NAKI) request is considered to the nakie of
NAKIE

1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowled that are returned by the receive device. This b be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be the acknowledge timing.
				0: 0 is sent at the acknowledge timing
				1: 1 is sent at the acknowledge timing

suspended

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 946 of 1340

RENESAS

	 When the TRS bits are set
	 When the start (re-transmit included) c been issued
	 When switched from reception to trans slave mode
	[Clearing conditions]
	When 0 is written to this bit after reading
	(When the CPU is used to clear this flatous of the corresponding interrupt is essure to read the flag after writing 0 to its or the contract of the contract o
	 When data is written to ICDRT
6 TEND 0 R	/W Transmit End
	[Setting condition]
	 When the ninth clock of SCL rises whi flag is 1
	[Clearing conditions]
	When 0 is written to this bit after readi
	(When the CPU is used to clear this flat of the corresponding interrupt is a sure to read the flag after writing 0 to its content of the corresponding to th
	 When data is written to ICDRT

BIT

7

Bit Name

TDRE

value

0

K/W

R/W

Description

[Setting condition]

Transmit Data Register Empty

• When data is transferred from ICDRT to I

				sure to read the hag after writing o to it.)
				 When data is read from ICDRR
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Setting condition]
				 When no acknowledge is detected from the device in transmission while the ACKE bit i is set to 1
				[Clearing condition]
				 When 0 is written to this bit after reading N. 1
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)

R/W

Rev. 2.00 Oct. 20, 2009 Page 948 of 1340

RENESAS

Stop Condition Detection Flag

When a stop condition is detected after framework.

When 0 is written to this bit after reading S' (When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)

[Setting condition]

transfer
[Clearing condition]

REJ09B0499-0200

STOP

0

3

				When the SDA pin outputs a high level i mode while a start condition is detected
				[Clearing condition]
				When 0 is written to this bit after reading
				(When the CPU is used to clear this flag 0 while the corresponding interrupt is en sure to read the flag after writing 0 to it.)
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 w frame following a start condition matches bi SVA0 in SAR.
				[Setting conditions]

mode

RENESAS

receive mode

receive mode [Clearing condition]

Rev. 2.00 Oct. 20, 2009 Page

REJ09

• When the slave address is detected in sla

· When the general call address is detected

When 0 is written to this bit after reading A

 When the internal SDA and the SDA pin led disagree at the rising of SCL in master transfer

20.3.6 Slave Address Register (SAR)

SAR is sets the slave address. In slave mode, if the upper 7 bits of SAR match the upper the first frame received after a start condition, the LSI operates as the slave device.

Bit	7	6	5	4	3	2	1	
Bit Name	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to	0	R/W	Slave Address 6 to 0
	SVA0			These bits set a unique address differing from addresses of other slave devices connected to bus.
0	_	0	R/W	Reserved
				Although this bit is readable/writable, only 0 sh written to.

Rev. 2.00 Oct. 20, 2009 Page 950 of 1340

REJ09B0499-0200



20.3.8 I²C Bus Receive Data Register (ICDRR)

R/W

R/W

R/W

ICDRR is an 8-bit read-only register that stores the receive data. When one byte of data received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data car received. ICDRR is a receive-only register; therefore, this register cannot be written to b CPU.

R/W

R/W

R/W

R/W

R/W

Bit	7	6	5	4	3	2	1	
Bit Name								Π
Initial Value	1	1	1	1	1	1	1	
R/W	R	R	R	R	R	R	R	

20.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is an 8-bit write-only register that is used to transmit/receive data. In transmissic transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, transferred from ICDRS to ICDRR after one by of data is received. This register cannot from or written to by the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 20.3 I²C Bus Formats

m1 and m2: Transfer frame count (m1 and m2 ≥




Figure 20.4 I²C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is high

SLA: Slave address

 R/\overline{W} : Indicates the direction of data transfer; from the slave device to the master devic R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.

Acknowledge. The receive device drives SDA low. A:

DATA: Transferred data

P: Stop condition. The master device drives SDA from low to high while SCL is hi

Rev. 2.00 Oct. 20, 2009 Page 952 of 1340 RENESAS

REJ09B0499-0200

- instruction. (The start condition is issued.) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first b the slave address and R/W) to ICDRT. After this, when TDRE is automatically clear
- data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR: at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to conf the slave device has been selected. Then, write the second byte data to ICDRT. Whe is 1, the slave device has not been acknowledged, so issue a stop condition. To issue condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a lo
 - until the transmit data is prepared or the stop condition is issued. 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
 - 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1) receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TE
 - NACKF. 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mo

Rev. 2.00 Oct. 20, 2009 Page




Figure 20.5 Master Transmit Mode Operation Timing 1




Figure 20.6 Master Transmit Mode Operation Timing 2

Rev. 2.00 Oct. 20, 2009 Page 954 of 1340 REJ09B0499-0200



- specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.
 - 3. After the reception of the first frame data is completed, the RDRF bit in ICSR is set rising of the ninth receive clock pulse. At this time, the received data is read by read ICDRR. At the same time, RDRF is cleared. 4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 e
 - RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other prowhile RDRF is 1, SCL is fixed to a low level until ICDRR is read.
 - 5. If the next frame is the last receive data, set the RCVD bit in ICCRA before reading This enables the issuance of the stop condition after the next reception. 6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop
 - is issued. 7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.

 - 8. The operation returns to the slave receive mode.




Figure 20.7 Master Receive Mode Operation Timing 1

REJ09B0499-0200



User processing [5] Set RCVD then read ICDRR [6] Issue stop condition [7] Read ICDRR and clear RCVD [8] Set slave re

Figure 20.8 Master Receive Mode Operation Timing 2

20.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device the receive clock pulse and returns an acknowledge signal. Figures 20.9 and 20.10 show operation timings in slave transmit mode. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1 WAIT in ICMR and CKS3 to CKS0 in ICCRA (initial setting). Set the MST and TR ICCRA to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following the detection of the star condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, rising of the ninth clock pulse. At this time, if the eighth bit data (R/W) is 1, TRS in and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode autom The continuous transmission is performed by writing the transmit data to ICDRT event TDRE is set.
- 3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICS 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for end processing, and read ICDRR (dummy read) to release SCL.
- 5. Clear TDRE.



Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 20.9 Slave Transmit Mode Operation Timing 1

REJ09B0499-0200






Figure 20.10 Slave Transmit Mode Operation Timing 2

Rev. 2.00 Oct. 20, 2009 Page

the slave address outputs the level specified by ACKBT in ICIER to SDA, at the risin ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy rea (Since the read data shows the slave address and R/\overline{W} , it is not used).

- 3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is 1 fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) s before reading ICDRR to be returned to the master device is reflected in the next tran frame.
- 4. The last byte data is read by reading ICDRR.




Figure 20.11 Slave Receive Mode Operation Timing 1




Figure 20.12 Slave Receive Mode Operation Timing 2

20.4.6 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before latched internally. Figure 20.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input (or SDA) is sampled on the system clock, but is not passed forward to the next circuit unoutputs of both latches agree. If they do not agree, the previous value is held.




Figure 20.13 Block Diagram of Noise Canceler

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 20.14 Sample Flowchart of Master Transmit Mode

Rev. 2.00 Oct. 20, 2009 Page 962 of 1340

REJ09B0499-0200






Figure 20.15 Sample Flowchart for Master Receive Mode




Figure 20.16 Sample Flowchart for Slave Transmit Mode




Figure 20.17 Sample Flowchart for Slave Receive Mode

Stop Recognition	STPI	$(STOP = 1) \cdot (STIE = 1)$				
NACK Detection	NAKI	$\{(NACKF = 1) + (AL = 1)\} \cdot (NAKIE = 1)$				
Arbitration Lost						
When one of the inter	rupt conditions	in table 20.3 is 1 and the I bit in CCR is 0, the CPU				
interrupt exception handling. Clear the interrupt sources during interrupt exception handli						

 $(RDRF = 1) \cdot (RIE = 1)$

RXI

ndl that the TDRE and TEND bits are automatically cleared to 0 by writing data to ICDRT, a RDRF bit is cleared to 0 by reading ICDRR. In particular, the TDRE bit can be set again same time as data are for transmission written to ICDRT, and 1 extra byte can be transmi TDRE is again cleared to 0.

Receive Data Full

Rev. 2.00 Oct. 20, 2009 Page 966 of 1340

Figure 20.18 shows the timing of the bit synchronous circuit, and table 20.4 shows the time SCL output changes from low to Hi-Z and the period which SCL is monitored.




Figure 20.18 Timing of the Bit Synchronous Circuit

Table 20.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

Rev. 2.00 Oct. 20, 2009 Page

during the eighth clock.

2. The WAIT bit in the I²C bus mode register (ICMR) must be held 0.

If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than o transfer clock cycle during the eighth clock, the high level period of the ninth clock m shorter than a given period.

3. Restriction in transfer rate setting value in multi-master mode

When the transfer rate of I²C transfer of this LSI is slower than that of other master, the signal the width of which is unexpected may be output. To avoid this phenomenon, so transfer rate of 1/1.8 or more of the fastest rate of other master to the transfer rate of I

transfer rate. For example, if the fastest rate of other masters is 400 kbps, the I²C transfer of this LSI should be 223 kbps (= 400/1.8) or more.

4. Restriction in bit manipulation when the MST and TRS bits are set in multi-master m When the MST and TRS bits are set to master slave mode by manipulating these bits sequentially, the conflict state occurs as follows according to the timing that arbitration

The AL bit in ICSR is set to 0, and set to master mode (MST = 1, TRS = 1). There are

- following methods to avoid this phenomenon.
- In multi-master mode, set the MST and TRS bits by MOV instruction.
- When arbitration is lost, confirm that the MST and TRS bits are set to 0. If these

5. Notes on master receive mode

In master receive mode, the RDRF bit is set to 0 at the eighth rising clock, the SCL si pulled to "Low" state. When ICDRR is read near at the eighth falling clock, the SCL

set to other than 0, set these bits to 0.

There are the following methods to avoid this phenomenon.

Rev. 2.00 Oct. 20, 2009 Page 968 of 1340

level is released and the ninth clock is outputted by fixing the eighth clock of receive "Low" state. Reading ICDRR is not required. As a result, the failure to receive data of

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 970 of 1340

REJ09B0499-0200



- Eight or four input channels (total eight input channels for the two units) Four channels x two units (for unit 0 and unit 1) Eight channels x one unit (for unit 0)
 - Conversion time: 2.7 µs per channel (in peripheral clock mode)
 - 1.0 us per channel (in system clock mode*³)
 - Two kinds of operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels*¹
 - data registers for the two units)

• Eight data registers for the A/D converter unit 0 and four data registers for unit 1 (to

- Results of A/D conversion are held in a 16-bit data register for each channel.
- Sample and hold functionality
- Three types of conversion start
 - Conversion can be started by software, a conversion start trigger by the 16-bit timer (TPU)*¹ or 8-bit timer (TMR)*², or an external trigger signal.

• Function of starting units simultaneously

- A/D conversion for multiple units can be started by external trigger (ADTRGO).
- Interrupt source A/D conversion end interrupt (ADI) request can be generated.
- Module stop state specifiable
- Notes: 1. Only supported in the A/D converter unit 0.

trigger by the TMR units 2 and 3.

For unit 0, A/D conversion can be started by a conversion start trigger by th



units 0 and 1 whereas for unit 1 A/D conversion can be started by a convers




Figure 21.1 Block Diagram of A/D Converter Unit 0 (AD_0)




Figure 21.2 Block Diagram of A/D Converter Unit 1 (AD_1)

Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 Input External trigger starting A/D cor 1 AD_1 Analog input pin 4 AN4 Input Analog input pin 5 AN5 Input Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 Input External trigger starting A/D cor A/D external trigger input pin 1 Input External trigger starting A/D cor A/D external trigger input pin 1 Input External trigger starting A/D cor Common Analog power supply pin AV _{cc} Input Analog block poor Analog ground pin AV _{ss} Input Analog block ground pin AV _{ss} Input Analog block ground pin AV Selectable by setting of the TRGS1, TRGS0, and EXTRGS bits in ADCR.						
A/D external trigger input pin 0 1 AD_1 Analog input pin 4 AN4 Input Analog inputs Analog input pin 5 AN5 Input Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 A/D external trigger input pin 1 A/D external trigger input pin 1 Analog power supply pin AV _{cc} Input Analog block power supply pin AV _{ss} Input Analog block grown analog ground pin AV _{ss} Input Analog block grown analog grown analog block grown analog block grown analog block grown analog block grown analog grown			Analog input pin 6	AN6	Input	_
input pin 0 starting A/D cor Analog input pin 4 AN4 Input Analog inputs Analog input pin 5 AN5 Input Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 Starting A/D cor A/D external trigger input pin 1 Input External trigger starting A/D cor Analog power supply pin AV _{cc} Input Analog block power supply pin AV _{ss} Input Analog block grown Reference voltage pin Vref Input A/D conversion voltage			Analog input pin 7	AN7	Input	_
Analog input pin 5 AN5 Input Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 Input External trigger starting A/D core A/D external trigger input pin 1 Input External trigger starting A/D core Common Analog power supply pin AV _{cc} Input Analog block power supply pin AV _{ss} Input Analog block greater and power supply pin AV _{ss} Input Analog block greater and power supply pin AV _{ss} Input A/D conversion voltage				ADTRG0	Input	
Analog input pin 6 AN6 Input Analog input pin 7 AN7 Input A/D external trigger input pin 0 Input External trigger starting A/D core A/D external trigger input pin 1 Input External trigger starting A/D core Common Analog power supply pin AV _{cc} Input Analog block power supply pin AV _{ss} Input Analog block green Reference voltage pin Vref Input A/D conversion voltage	1	AD_1	Analog input pin 4	AN4	Input	Analog inputs
Analog input pin 7 AN7 Input A/D external trigger input pin 0 Input External trigger starting A/D cor A/D external trigger ADTRG1 Input External trigger starting A/D cor A/D external trigger input pin 1 Input External trigger starting A/D cor Common Analog power supply pin AV _{cc} Input Analog block power supply pin AV _{ss} Input Analog block grant Analog block grant A/D conversion voltage			Analog input pin 5	AN5	Input	_
A/D external trigger input pin 0 A/D external trigger input pin 1 A/D external trigger input pin 1 ANDTRG1 Input External trigger starting A/D core starting A/D core starting A/D core input pin 1 Analog power supply pin AV _{cc} Input Analog block power starting A/D core input Analog block power supply pin AV _{ss} Input Analog block grant input A/D conversion voltage			Analog input pin 6	AN6	Input	_
input pin 0 A/D external trigger input pin 1 Common Analog power supply pin AV _{cc} Input Analog block poor Analog ground pin AV _{ss} Input Analog block ground pin AV _{ss} Input Analog block ground pin AV _{ss} Input Analog block ground pin AV _{ss} Input A/D conversion voltage			Analog input pin 7	AN7	Input	_
input pin 1 starting A/D cor Common Analog power supply pin AV _{cc} Input Analog block po Analog ground pin AV _{ss} Input Analog block gr Reference voltage pin Vref Input A/D conversion voltage			90	ADTRG0	Input	
Analog ground pin AV _{ss} Input Analog block gr Reference voltage pin Vref Input A/D conversion voltage				ADTRG1	Input	
Reference voltage pin Vref Input A/D conversion voltage	Common		Analog power supply pin	AV _{cc}	Input	Analog block po
voltage			Analog ground pin	AV _{ss}	Input	Analog block gr
Note: * Selectable by setting of the TRGS1, TRGS0, and EXTRGS bits in ADCR.			Reference voltage pin	Vref	Input	
	Note:	* Sel	ectable by setting of the TR	GS1, TRGS0,	and EXTRG	S bits in ADCR.

Analog Input pin 3

Analog input pin 4

Analog input pin 5

AINS

AN4

AN5

mput

Input

Input

External trigger inp

starting A/D conver

External trigger inp

starting A/D conver External trigger inp

starting A/D conver

Analog block powe

Analog block groun

A/D conversion refe



RENESAS

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 974 of 1340

- A/D data register E_0 (ADDRE_0) A/D data register F_0 (ADDRF_0)
 - - A/D data register G_0 (ADDRG_0)
 - A/D data register H_0 (ADDRH_0)
 - A/D control/status register 0 (ADCSR 0)
 - A/D control register_0 (ADCR_0)
 - A/D mode selection register 0 (ADMOSEL 0)
 - A/D sampling state register_0 (ADSSTR_0)

Unit 1 (A/D 1) registers:

- A/D data register A_1 (ADDRA_1)
 - A/D data register B_1 (ADDRB_1)
 - A/D data register C_1 (ADDRC_1)
 - A/D data register D_1 (ADDRD_1)
 - A/D data register E_1 (ADDRE_1)
 - A/D data register F_1 (ADDRF_1) A/D data register G_1 (ADDRG_1)
- A/D data register H 1 (ADDRH 1)
- A/D control/status register 1 (ADCSR 1)
- A/D control register 1 (ADCR 1)
- A/D mode selection register_1 (ADMOSEL_1)
- A/D sampling state register_1 (ADSSTR_1)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Bit Name											_	_	_	_	-
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Table 21.2 Analog Input Channels and Corresponding ADDR Registers

Analog	A/D Data Register Storing Conversion Result								
Input Channel	Unit 0	Unit 1*2							
AN0	ADDRA_0 (Unit 0)	_							
AN1	ADDRB_0 (Unit 0)	_							
AN2	ADDRC_0 (Unit 0)	_							
AN3	ADDRD_0 (Unit 0)	_							
AN4	ADDRE_0 (Unit 0)*1	ADDRE_1 (Unit 1)*1							
AN5	ADDRF_0 (Unit 0)*1	ADDRF_1 (Unit 1)*1							
AN6	ADDRG_0 (Unit 0)*1	ADDRG_1 (Unit 1)*1							
AN7	ADDRH_0 (Unit 0)*1	ADDRH_1 (Unit 1)*1							
Notoo: 1	A/D conversion should not be	arformed on the same shannel by multiple unit							

Notes: 1. A/D conversion should not be performed on the same channel by multiple unit

2. The ADDRA_1 to ADDRD_1 registers for unit 1 are not used.

				 Writing of 0 after reading ADF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.) Reading from ADDR after activation of the IDTC by an ADI interrupt
6	ADIE	0	R/W	A/D Interrupt Enable Setting this bit to 1 enables ADI interrupts by A
				County and but to 1 chables 7.51 monaple by 7.

Description

[Setting conditions]

channels in scan mode

A status flag that indicates the end of A/D conv

• Completion of A/D conversion in single mod • Completion of A/D conversion on all specific

R/(W)*1 A/D End Flag

Dit Hailic

0

ADF

Rev. 2.00 Oct. 20, 2009 Page

				the selected channels to stop A/D conversion.
				The ADST bit is automatically cleared at a different from that of setting the ADF bit. The ADST bit is before setting the ADF bit.
4	EXCKS*2	0	R/W	Extended Clock Selection
				Sets the A/D conversion time in accord with bits and CKS0 in ADCR and the ICKSEL bit in ADM0 For details, see section 21.3.4, A/D Control Regi (ADCR_0) for Unit 0. Write to the EXCKS bit at t time as bits CKS1 and CKS0 in ADCR.

cleared to 0 upon completion of A/D conversion

REJ09B0499-0200



Rev. 2.00 Oct. 20, 2009 Page 978 of 1340

0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN4 0101: AN4 and AN5 0110: AN4 to AN6 0111: AN4 to AN7 1xxx: Setting prohibited

UIUI. ANS 0110: AN6 0111: AN7

1xxx: Setting prohibited

When SCANE = 1 and SCANS = 0

- When SCANE = 1 and SCANS = 1 0000: AN0 0001: AN0 and AN1
 - 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6

0111: AN0 to AN7

0010: AN0 to AN2

1xxx: Setting prohibited

Don't care

[Legend]

Notes: 1. Only 0 can be written to this bit, to clear the flag.

2. The full-spec emulator (E6000H) should not be used, but the on-chip emulator USB) is usable.

				[Setting conditions]
				 Completion of A/D conversion in single mode
				 Completion of A/D conversion on all specified chan scan mode
				[Clearing conditions]
				 Writing of 0 after reading ADF = 1
				(When the CPU is used to clear this flag by writing the corresponding interrupt is enabled, be sure to reflag after writing 0 to it.)
				 Reading from ADDR after activation of the DMAC o an ADI interrupt
6	ADIE	0	R/W	A/D Interrupt Enable
				Setting this bit to 1 enables ADI interrupts by ADF.
5	ADST	0	R/W	A/D Start
				Clearing this bit to 0 stops A/D conversion, and the A/D converter enters wait state.
				Setting this bit to 1 starts A/D conversion. In single mode is cleared to 0 automatically when A/D conversion on the specified channel ends. In scan mode, A/D conversion sequentially on the specified channels until this bit is clearly by software, a reset, or hardware standby mode. In additional when the ADSTCLR bit in ADCR is 1, the ADST bit is automatically cleared to 0 upon completion of A/D conversion.
				The ADST bit is automatically cleared at a different time that of setting the ADF bit. The ADST bit is cleared before setting the ADF bit.
Rev.	2.00 Oct. 20	0, 2009	Page 980 c	
REJO	09B0499-020	00		RENESAS

Description

A status flag that indicates the end of A/D conversion.

R/(W)* A/D End Flag

Bit

ADF

7

Bit Name Value R/W

0

00xx: Setting prohibited
0100: AN4
0101: AN5
0110: AN6
0111: AN7
1xxx: Setting prohibited

• When SCANE = 1 and SCANS = 0
00xx: Setting prohibited
0100: AN4
0101: AN4 and AN5
0110: AN4 to AN6
0111: AN4 to AN7
1xxx: Setting prohibited

• When SCANE = 1 and SCANS = 1
xxxx: Setting prohibited

[Legend]

x: Don't care

Note: * Only 0 can be written to this bit, to clear the flag.

6	TRGS0	0		These bits select enabling or disabling of the start of A/D
0	EXTRGS	0	R/W	
				000: Disables starting of A/D conversion by external trigg
				010: A/D conversion is started by conversion trigger from (unit 0)
				100: A/D conversion is started by conversion trigger from (units 0 and 1)
				110: A/D conversion is started by the $\overline{\text{ADTRG0}}$ signal*
				001: External trigger is invalid
				011: Setting prohibited
				101: Setting prohibited
				111: A/D conversion is started by the $\overline{\text{ADTRG0}}$ signal* 1 (units simultaneously)
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating mode.
				0x: Single mode
				10: Scan mode. A/D conversion is performed continuous

channels 1 to 4.

channels 1 to 8.

R/W Timer Trigger Select 1 and 0, Extended Trigger Select

11: Scan mode. A/D conversion is performed continuous

value h/w Description

Rev. 2.00 Oct. 20, 2009 Page 982 of 1340 REJ09B0499-0200

TRGS1

9-0200 RENESAS

This setting applies when $P\phi = I\phi/2^{*6}$. 1 ADSTCLR*2 0 R/W A/D Start Clear Enables or disables automatic clearing of the ADST bit mode. 0: The ADST bit is not automatically cleared to 0 in scar 1: The ADST bit is cleared to 0 upon completion of A/D conversion for all of the selected channels in scan me [Legend]

01xx: Prohibited setting

0001: A/D conversion time = 268 states*4 (max.) 0010: A/D conversion time = 138 states*4 (max.) 0011: A/D conversion time = 73 states*4 (max.)

1000: A/D conversion time = 336 states*4 (max.) 1001: A/D conversion time = 172 states*4 (max.) 1010: A/D conversion time = 90 states*4 (max.) 1011: A/D conversion time = 49 states*4 (max.) 11xx: A/D conversion time = 34 states* 4 * 5 (max.)

Don't care

- Notes: 1. To set A/D conversion to start by the ADTRG pin, the DDR bit and ICR bit for corresponding pin should be set to 0 and 1, respectively. For details, see sec
 - Ports. 2. The full-spec emulator (E6000H) should not be used, but the on-chip emula

x:

- USB) is usable.
- ICKSEL = 1: The full-spec emulator (E6000H) should not be used, but the o emulator (E10A-USB) is usable.

Cycles of Po

- 3.
- 4.
- 5.
- - Set the number of "states" (clock cycles) for sampling to 25 (ADSSTR_0 = E When $P\phi = I\phi$, $I\phi/4$, or $I\phi/8$, settings of the form 11xx are prohibited.

0	EXTRGS	0	R/W	conversion by a trigger signal.
				000: Disables starting of A/D conversion by external
				010: Setting prohibited
				100: Setting prohibited
				110: A/D conversion is started by the ADTRG1 signa
				001: Setting prohibited
				011: External trigger is invalid
				101: A/D conversion is started by conversion trigger t TMR (units 2 and 3)
				111: A/D conversion is started by the ADTRG0 signa units simultaneously)
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating mode
				0x: Single mode
				 Scan mode. A/D conversion is performed continu channels 1 to 4.
				11: Setting prohibited

Description

conversion by a trigger signal.

RENESAS

Timer Trigger Select 1 and 0, Extended Trigger Select

These bits select enabling or disabling of the start of

DΙΙ

7

6

DIL Mame

TRGS1

TRGS0

value

0

0

IT/ VV

R/W

R/W

Rev. 2.00 Oct. 20, 2009 Page 984 of 1340

REJ09B0499-0200

			This setting applies when $P\phi = I\phi/2^{*5}$.
1	ADSTCLR 0	R/W	A/D Start Clear
			Enables or disables automatic clearing of the ADST scan mode.
			0: The ADST bit is not automatically cleared to 0 in mode.
			1: The ADST bit is cleared to 0 upon completion of a

[Legend]

x:

Don't care

4.

5.

Ports.

Cycles of P∅

emulator (E10A-USB) is usable.

1001: A/D conversion time = 172 states*3 (max.) 1010: A/D conversion time = 90 states*3 (max.) 1011: A/D conversion time = 49 states*3 (max.) 11vv: A/D conversion time - 34 states*3*4 (may)

01xx: Prohibited setting

0000: A/D conversion time = 528 states*3 (max.) 0001: A/D conversion time = 268 states*3 (max.) 0010: A/D conversion time = 138 states*3 (max.) 0011: A/D conversion time = 73 states*3 (max.)

1000: A/D conversion time = 336 states*3 (max.)

Notes: 1. To set A/D conversion to start by the ADTRG pin, the DDR bit and ICR bit for corresponding pin should be set to 0 and 1, respectively. For details, see sec

> Rev. 2.00 Oct. 20, 2009 Page REJ09





2. ICKSEL = 1: Access to the full-spec emulator (E6000H) is prohibited but the

When Pf = If, If/4, or If/8, settings of the form 11xx are prohibited.

Set the number of "states" (clock cycles) for sampling to 25 (ADSSTR_1 = E

6	_	0	R	These bits are always read as 0. The write value sh					
5	_	0	R	always be 0.					
4	_	0	R						
3	_	0	R						
2	_	0	R						
1	ICKSEL*1	0	R/W	System Clock Mode Selection					
				This bit is used to select the system clock mode.					
				0: Peripheral clock mode					
				1: System clock mode* ²					
				For details, see section 21.4.5, Setting the System (Mode.					
0	_	0	R/W	Reserved					
				This bit is always read as 0. The write value should be 0.					
Notes:		-spec em usable.	nulator (E	6000H) should not be used, but the on-chip emulator					
	2. In system clock mode, operate all units with the system clock.								

K/W

R

Description

Reserved

Rev. 2.00 Oct. 20, 2009 Page 986 of 1340

BIT

7

BIT Name

value

0

RENESAS

REJ09B0499-0200

•		•		
5	_	0	R	always be 0.
4	_	0	R	
3	_	0	R	
2	_	0	R	
1	ICKSEL*1	0	R/W	System Clock Mode Selection
				This bit is used to select the system clock mode.
				0: Peripheral clock mode
				1: System clock mode* ²
				For details, see section 21.4.5, Setting the System Mode.
0	_	0	R/W	Reserved
				This bit is always read as 0. The write value should be 0.
Notes		s to the fu -USB) is (-	emulator (E6000H) is prohibited, but the on-chip emul
	2. In syste	em clock	mode, o	perate all units with the system clock.

Description

These bits are always read as 0. The write value sh

Reserved

BIT

7

6

Bit Name

value

0

0

K/W

R

R

Rev. 2.00 Oct. 20, 2009 Page

Bit	Bit Name	Value	R/W	Description				
7	SMP7	0	R/W	• When EXCKS = 0				
6	SMP6	0	R/W	Set these bits to H'0F.				
5	SMP5	0	R/W	• When EXCKS = 1				
4	SMP4	0	R/W	If ICKSEL = 0, set these bits to H'0F.				
3	SMP3	1	R/W	If ICKSEL = 1*, set these bits to H'19.				
2	SMP2	1	R/W					
1	SMP1	1	R/W					
0	SMP0	1	R/W					

Note: The full-spec emulator (E6000H) should not be used, but the on-chip emulator USB) is usable.

Rev. 2.00 Oct. 20, 2009 Page 988 of 1340

Initial

Bit	Bit Name	Initial Value	R/W	Description
7	SMP7	0	R/W	• When EXCKS = 0
6	SMP6	0	R/W	Set these bits to H'0F.
5	SMP5	0	R/W	When EXCKS = 1
4	SMP4	0	R/W	If ICKSEL = 0, set these bits to H'0F.
3	SMP3	1	R/W	If ICKSEL = 1*, set these bits to H'19.
2	SMP2	1	R/W	
1	SMP1	1	R/W	
0	SMP0	1	R/W	

Note: * Access to the full-spec emulator (E6000H) is prohibited but the on-chip emula USB) is usable.

single channel.

available in unit 0, and unit 1, respectively.

- 1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is s software, TPU*1, TMR*2, or an external trigger input.
- 2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
- 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE b to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains at 1 during A/D conversion, and is automatically cleared to 0 A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters a wait sta

Notes: 1. Only possible in unit 0.

2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR a






Figure 21.3 Example of A/D Converter Operation (Single Mode, Channel 1 Se

21.4.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight*¹ channels. Two types of scan mode are provided, that is, conscan mode where A/D conversion is repeatedly performed and one-cycle scan mode*² we conversion is performed for the specified channels for one cycle.

- transferred to the corresponding ADDR of each channel.
 - If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. A/D con the first channel in the group starts again.
 - 4. The ADST bit is not cleared automatically, and steps 2 to 3 are repeated as long as the bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts aga the first channel in the group.

Notes: 1. Consecutive A/D conversion on eight channels is only possible in unit 0.

2. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip (E10A-USB) is usable.

3. When A/D conversion of all selected channels is completed, the ADF bit in ADCSR is

- 3. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR available in unit 0, and unit 1, respectively.



Rev. 2.00 Oct. 20, 2009 Page 992 of 1340

onorotio	n ototo	vvailing for co	1146131011		/				
operatio	iii state =			Transfer			1		
ADDRA	_			\rightarrow	A/D conve	rsion regult 1		A/D convers	sio
	_				<u> </u>				
ADDRB	_				_X		A/D convers	on result 2	_
	_								
ADDRC	-					X	A/D	conversion resul	t 3
ADDRD	_								
ADDND	-								_
		. ↓ indicates the til . Data being conve			by software.				
			-	4 4 5					

Figure 21.4 Example of A/D Conversion (Continuous Scan Mode, Three Channels (AN0 to AN2) Selected)



5. The ADST bit is automatically cleared when A/D conversion is completed for all of the channels that have been selected. A/D conversion stops and the A/D converter enters state.

Note: * For unit 0, the full-spec emulator (E6000H) should not be used, but the on-chi emulator (E10A-USB) is usable.

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 994 of 1340






Figure 21.5 Example of A/D Conversion (One-Cycle Scan Mode, Three Channels (AN4 to AN6) Selected)

In scan mode, the values given in tables 21.3 to 21.5 apply to the first conversion time. To given in table 21.6 apply to the second and subsequent rounds of conversion. In either case CKS1 and CKS0 bits in ADCR, the ICKSEL*1 bit in ADMOSEL, and the EXCKS*2 bit is ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is within the ranges indicated by the ADCSR should be set so that the conversion time is the

Notes: 1. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip of (E10A-USB) is usable.

Unit 1: Access to the full-spec emulator (E6000H) is prohibited but the on-chiemulator (E10A-USB) is usable.

2. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip (E10A-USB) is usable.

conversion characteristics.




Figure 21.6 Periods of A/D Conversion

Table 21.3 Characteristics of A/D Conversion (Unit 0: when EXCKS* = 0, ICKSI and ADSSTR* = H'0F)(1)

				CKS	1 = 0		1 = 1					
1	1	С	CKS0 = 0			CKS0 = 1			CKS0 = 0			
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	
A/D conversion start delay time	t _D	3		14	3	_	10	3	_	8	3	
Input sampling time	t _{spl}	_	312	_	_	156	_	_	78	_	_	
A/D conversion time	t _{conv}	517		528	261		268	133	_	138	69	

Notes: Values in the table are numbers of states.

[Legend]

t_{CONV}: A/D conversion time

(1): (2):

The full-spec emulator (E6000H) should not be used, but the on-chip emulator USB) is usable.

Notes. Values in the table are numbers of states.

* The full-spec emulator (E6000H) should not be used, but the on-chip emulator USB) is usable.

Table 21.4 Characteristics of A/D Conversion (Unit 1: when EXCKS = 0, ICKSEL ADSSTR* = H'0F) (1)

	CKS1 = 0				CKS1 = 1							
		CKS0 = 0		CKS0 = 1		CKS0 = 0		скя				
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	T
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	4	-
Input sampling time	t _{SPL}	_	312		_	156	_	_	78	_	_	3
A/D conversion time	t _{conv}	518	_	528	262	_	268	134	_	138	70	-

Notes: Values in the table are numbers of states.

Access to the full-spec emulator (E6000H) is prohibited but the on-chip emulat USB) is usable.

RENESAS

* Access to the full-spec emulator (F6000H) is prohibited but the on-chip emu

Access to the full-spec emulator (E6000H) is prohibited but the on-chip emula USB) is usable.

Table 21.5 Characteristics of A/D Conversion (When EXCKS*1 = 1, ICKSEL*1 = ADSSTR*2 = H'19)

		Ιφ:Ρφ = 1:1/2						
			Unit 0	Unit 0		Unit 1		
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.		
A/D conversion start delay time	t _D	2.5	_	6.5	3.5	_		
Input sampling time	t _{spl}	_	12.5	_	_	12.5		
A/D conversion time	t _{conv}	30	_	34	31	_		

Notes: Values in the table are numbers of states (cycles of Pφ). Make the sampling setti (ADSSRT = D'25).
1. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip of the control of the control of the cycles of Pφ.

- (E10A-USB) is usable.
- 2. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip (E10A-USB) is usable.

Unit 1: Access to the full-spec emulator (E6000H) is prohibited but the on-chi (E10A-USB) is usable.

			1	0	80*'	
				1	40*1	
		1*3*4	_	_	25* ²	
Notes:	1. M	ake the sa	mpling set	ting 15 (ADSSE	RT = D'15).	

Notes: 1. Make the sampling setting 15 (ADSSRT = D'15).

- 2. When $P\phi = I\phi/2$, make the sampling setting 25 (ADSSRT = D'25).
- 3. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip en
- (E10A-USB) is usable. 4. Unit 1: Access to the full-spec emulator (E6000H) is prohibited but the on-chip (E10A-USB) is usable.

TRGS1, TRGS0, and EXTRGS bits are set to B'111 in ADCR_0 and ADCR_1. A/D co starts when the ADST bit in ADCSR is set to 1 on the falling edge of the ADTRG0 pin. timing is different from the one when multiple units do not start simultaneously. Figure shows the timing.




Figure 21.7 External Trigger Input Timing (TRGS1, TRGS0, and EXTRGS ≠

Figure 21.8 External Trigger Input Timing when Multiple Units Start Simultan (TRSG1, TRGS0, and EXTRGS = B'111)

21.4.5 **Setting the System Clock Mode**

conversion* with a conversion time of 1 µs per channel is possible. For information on c the frequency of the system clock relative to the input clock, see section 26, Clock Pulse Generator.

In system clock mode, set $I\phi = 50$ MHz, $P\phi = I\phi/2$, and make the sampling setting 25. A/s

When the ADST bit is cleared to 0, start A/D conversion following the procedures shown

- 1. Set $P\phi = I\phi/2$.
- 2. Release the A/D converter from the module-stopped state.
- 3. Set the EXCKS*2 bit in ADCSR to 1 (making setting of the number of states for samp ADSSTR*2*3 effective).
- 4. Set*2*3 the ICKSEL bit in ADMODSEL*2*3 to 1 (selecting system clock mode).
- 5. Write H'19 to ADSSTR*²*³ (setting the number of states for sampling to 25).
- 6. Start A/D conversion (set the ADST bit to 1 or have the trigger signal initiate convers
- Notes: 1. The full-spec emulator (E6000H) should not be used, but the on-chip emulato
 - 2. For unit 0, the full-spec emulator (E6000H) should not be used, but the on-chi emulator (E10A-USB) is usable.
 - 3. For unit 1, access to the full-spec emulator (E6000H) is prohibited, but the on emulator (E10A-USB) is usable.

Rev. 2.00 Oct. 20, 2009 Page 1002 of 1340

USB) is usable.



Table 21.7 A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activ
ADI	A/D conversion end	ADF	Possible*	Possible
Note:	* Only possible in unit	0.		

when the digital output changes from the minimum voltage value B'0000000000 (H'0 B'0000000001 (H'001) (see figure 21.10).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics. when the digital output changes from B'11111111110 (H'3FE) to B'11111111111 (H'3F

figure 21.10).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero vol

the full-scale voltage. Does not include the offset error, full-scale error, or quantization

(see figure 21.10). • Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offse

full-scale error, quantization error, and nonlinearity error.

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1004 of 1340

RENESAS




Figure 21.9 A/D Conversion Accuracy Definitions




Figure 21.10 A/D Conversion Accuracy Definitions

Rev. 2.00 Oct. 20, 2009 Page REJ09

21.7.2 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog in retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, set the CKS1 and C to 1 and clear the ADST, TRGS1, TRGS0, and EXTRGS bits all to 0 to disable A/D conversion. After that, enter software standby mode after executing a dummy read from ADCSR.

21.7.3 Notes on Stopping the A/D Converter

When the A/D start bit (ADST) is cleared during A/D conversion by software, A/D conversults may be stored incorrectly (ADDR), or when A/D conversion restarts, the interrupt be misset.

To avoid these events, follow the steps below.

(1) In Single Mode or Scan Mode (One-Cycle Scan Mode)

As the ADST bit is automatically cleared when A/D conversion is completed, do not cleaduring A/D conversion.

(2) In Scan Mode (Continuous Scan Mode)

When the A/D Converter is Activated by Software
 Do not clear the ADST bit during A/D conversion. To stop A/D conversion, rewrite the SCANE bit to change modes from scan mode to single mode. By rewriting the SCANE A/D converter is stopped without clearing the ADST bit by software.

Rev. 2.00 Oct. 20, 2009 Page 1006 of 1340

REJ09B0499-0200






Figure 21.11 Stopping Continuous Scan Mode Activated by Software

When the A/D Converter is Activated by an External Trigger
 Do not clear the ADST bit during A/D conversion. To stop A/D conversion, disable triggers and then rewrite the SCANE bit to change modes from scan mode to single

This stops A/D conversion without clearing the ADST bit by software. However, after rewriting the SCANE bit, it may take up to 1.5-channel A/D convers stop A/D conversion and set the A/D end flag (ADF) to 1. Moreover, the ADDR val A/D conversion is completed should not be used.

For details of settings, see figure 21.12.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 21.12 Stopping Continuous Scan Mode Activated by External Trigg

21.7.4 Notes in System Clock Mode

- 1. For board design, see section 21.7.8, Notes on Board Design.
- 2. In system clock mode, operate all units with the system clock ($I\phi$). The system clock peripheral module clock should not be used together.

Rev. 2.00 Oct. 20, 2009 Page 1008 of 1340

REJ09B0499-0200

this case, it may not be possible to follow an analog signal with a large differential coeff (e.g., 5 mV/µs or greater) (see figure 21.13). When converting a high-speed analog sign conversion in scan mode, a low-impedance buffer should be inserted.

Notes: 1. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip (E10A-USB) is usable.

Unit 1: Access to the full-spec emulator (E6000H) is prohibited, but the on-cemulator (E10A-USB) is usable.




Figure 21.13 Example of Analog Input Circuit

If the conditions shown below are not met, the reliability of the LSI may be adversely aff

• Analog input voltage range

The voltage applied to analog input pin ANn during A/D conversion should be in the $AV_{SS} \le V_{AN} \le V_{ref}$.

• Relation between AV_{cc} , AV_{ss} and V_{cc} , V_{ss}

As the relationship between AV_{cc}, AV_{ss} and V_{cc}, V_{ss}, set AV_{cc} = V_{cc} \pm 0.3 V and AV If the A/D converter is not used, set $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$.

• Vref setting range

The reference voltage at the Vref pin should be set in the range $V_{ref} \le AV_{cs}$.

- 2. Lines should be connected with the analog reference power supply pin (AV_{cc}), analog
 - supply pin (V_{ss}) , and analog ground pin (AV_{ss}) with low impedance as possible. 3. The analog ground pin (AV_{ss}) should be connected at one point to a stable ground (V

21.7.9 **Notes on Noise Countermeasures**

board.

A protection circuit connected to prevent damage due to an abnormal voltage such as an

connected to the AN0 to AN7 pins must be connected to AV_{ss} . The bypass capacitors be AV_{cc} and AV_{ss} , or V_{ref} and AV_{ss} should be placed as close to pins as possible. If a filter capacitor is connected, the input currents at the ANO to AN7 pins are averaged

surge at the analog input pins (AN0 to AN7) should be connected to AV_{cc} and AV_{ss} as s figure 21.14. Also, the bypass capacitors connected to AV_{CC} and V_{ref} and the filter capacitors

error may arise. Also, when A/D conversion is performed frequently, as in scan mode, it current charged and discharged by the capacitance of the sample-and-hold circuit in the converter exceeds the current input via the input impedance (R_{in}), an error will arise in the

input pin voltage. Careful consideration is therefore required when deciding the circuit of




Figure 21.14 Example of Analog Input Protection Circuit

Table 21.8 Analog Pin Specifications

Item		Min.	Max.
Analog input capacitance		_	20
Permissible signal source impedance	EXCKS = 0, ICKSEL = 0	_	5
	EXCKS = 1, ICKSEL = 0	_	1
	ICKSEL = 1	_	1




Figure 21.15 Analog Input Pin Equivalent Circuit

Module stop state specifiable




Figure 22.1 Block Diagram of the 10-Bit D/A Converter

Rev. 2.00 Oct. 20, 2009 Page

Analog output pin o	DAU	Output	Channel o analog output	
Analog output pin 1	DA1	Output	Channel 1 analog output	

22.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0H (DADR0H)
- D/A data register 0L (DADR0L)
- D/A data register 1H (DADR1H)
- D/A data register 1L (DADR1L)
- D/A data register 01T (DADR01T)
- D/A control register 01 (DACR01)



DADR1L are non-readable registers. Writing is accomplished by transferring values fro temporary register, DADR01T.

When the value in a DADR is to be updated, the new lower-order two bits of the value is previously have been written to DADR01T. The corresponding DADR is actually update same time as a new value is written to DADR0H or DADR1H. The eight higher-order be reflected as written in DADR0H or DADR1H, while the two lower-order bits are updated transfer from DADR01T to DADR0L or DADR1L.

22.3.2 D/A Data Registers 0H and 1H (DADR0H and DADR1H)

DADR0H and DADR1H are 8-bit readable/writable registers. When a value is written to DADR0H or DADR1H, the corresponding bits of DADR01T are simultaneously transfer DADR0L or DADR1L.

Bit	7	6	5	4	3	2	1	
Bit Name								Ī
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Bit	7	6	5	4	3	2	1	
Bit Name			_	_	_	_	_	
Initial Value	0	0	_	_	_	_	_	
R/W	_	_	_	_	_	_	_	

22.3.4 D/A Data Register 01T (DADR01T)

Writing is only valid for bits 7 and 6. Values written to bits 5 to 0 are ignored. In reading recent setting (of bits 7 and 6) and the values for the two lower-order bits held in DADRO DADR1L can be read. The value for the two lower-order bits of DADR1 can be read in b 4. The value for the two lower-order bits of DADR0 can be read in bits 3 and 2.

DADR01T is an 8-bit temporary register that is used to transfer data to DADR0L and DA

Bits 1 and 0 are reserved. In reading, these bits are read as 1.

Bits 7 and 6 of DADR01T are used to store the two lower-order bits of a 10-bit value for conversion.

Bit	7	6	5	4	3	2	1	
Bit Name	DADT1	DADT0	DAD1L1	DAD1L0	DAD0L1	DAD0L0	_	
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R	R	R	R	R	

Rev. 2.00 Oct. 20, 2009 Page 1016 of 1340 RENESAS REJ09B0499-0200



				0: Analog output of channel 0 (DA0) is disabled
				 D/A conversion of channel 0 is enabled. And of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 bit D/A conversion. When this bit is cleared to 0, I conversion is controlled independently for chart. When this bit is set to 1, D/A conversion for and 1 is controlled together.
				Output of conversion results is always controll DAOE0 and DAOE1 bits. For details, see table Control of D/A Conversion.
4 to 0	_	All 1	R	Reserved
				These are read-only bits and cannot be modifi

BIT

7

6

Bit Name

DAOE1

DAOE0

value

0

0

K/W

R/W

R/W

Description

D/A Output Enable 1

D/A Output Enable 0

Controls D/A conversion and analog output.

0: Analog output of channel 1 (DA1) is disabled.

1: D/A conversion of channel 1 is enabled. Analog output.

Controls D/A conversion and analog output.

of channel 1 (DA1) is enabled.

		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.
0	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is disabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled.
1	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is disabled and an output of channel 1 (DA1) is enabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.

1

1

22.3.6

0.

Usage as an 8-Bit D/A Converter

In advance of usage as an 8-bit D/A converter, fix the lower-order two bits to 0 by clearing DADT1 and DADT0 bits in DADR01T to 0. By clearing these bits in DADR01T to 0 in the D/A converter is made to function by simply setting DADR0H or DADR1H. That is, conversion of the eight higher-order bits proceeds when the two lower-order bits remain

REJ09B0499-0200



RENESAS

Analog output of channel 0 (DA0) is disabled and ar

D/A conversion of channels 0 and 1 is enabled.

output of channel 1 (DA1) is enabled.

Rev. 2.00 Oct. 20, 2009 Page 1018 of 1340

from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The corresult continues to be output until DADR0 is written to again or the DAOE0 bit is cl. Output values are expressed by the following formulae.

• Formula for 8-bit conversion

Formula for 10-bit conversion

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time $t_{\tiny DCONV}$ has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 22.2 Example of D/A Converter Operation

When this LSI makes a transition to software standby mode with D/A conversion enable D/A outputs are retained, and the flow of current from the analog power supply remains as during D/A conversion. If the analog power-supply current has to be reduced in software to be reduced in software.

22.5.3 Notes on Deep Software Standby Mode

When this LSI makes a transition to deep software standby mode with D/A conversion of the D/A outputs enter high-impedance state.

standby mode, clear the DAOE0, DAOE1, and DAE bits to 0 to disable D/A conversion

22.5.4 Limitations on Emulators

The limitations described below apply to emulation of the 10-bit D/A converter.

In emulation with the full-spec emulator (E6000H), the resolution of the analog output beight bits, and the precision of D/A conversion is not guaranteed. Furthermore, when D/A read, the values in emulation differ from those for the actual product. Thus, as a precond emulation with the full-spec emulator (E6000H), do not read DADR01T.

No particular limitations apply to emulation with the on-chip emulator (E10A-USB).

The above notes are summarized in table 22.3 below.



Analog output: precision	D/A precision is guaranteed	As at left	D/A precision is guaranteed

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 1022 of 1340

H8SX/1655	
H8SX/1652M	
H8SX/1655M	

H8SX/1652

40 Kbytes

H'FF2000 to H'

Flash memory version

Rev. 2.00 Oct. 20, 2009 Page

Rev. 2.00 Oct. 20, 2009 Page 1024 of 1340 REJ09B0499-0200

RENESAS

•	Two memory MATs
	The start addresses of two memory spaces (memory MATs) are allocated to the sam
	The mode setting in the initiation determines which memory MAT is initiated first.
	memory MATs can be switched by using the bank-switching method after initiation

512 Kbytes

User boot MAT is initiated at reset in user boot mode: 16 Kbytes
 Programming/erasing interface by the download of on-chip program

— User MAT initiated at a reset in user mode: 384 Kbytes/512 Kbytes

R5F61652M

R5F61655M

R5F61655

This LSI has a programming/erasing program. After downloading this program to the RAM, programming/erasure can be performed by setting the parameters.

Programming/erasing time

H8SX/1655

- Programming time: 1 ms (typ.) for 128-byte simultaneous programming Erasing time: 600 ms (typ.) per 1 block (64 Kbytes)
- Number of programming
 The number of programming can be up to 100 times at the minimum. (1 to 100 time
- guaranteed.)

 Three on board programming mod-
- Three on-board programming modes

 SCI boot mode: Using the on-chip SCI_4, the user MAT and user boot MAT can be

programmed/erased. In SCI boot mode, the bit rate between the host and this LSI ca adjusted automatically.

USB boot mode: Using the on-chip USB module, the user MAT can be programmed. User programming mode: Using a desired interface, the user MAT can be programmed.



(modes 1, 2, 3, 6, and 7

H'000000 to H'07FFFF (modes 1, 2, 3, 6, and 7

of the flash memory (user MAT) area and the on-chip RAM.

Rev. 2.00 Oct. 20, 2009 Page 1026 of 1340

REJ09B0499-0200




Figure 24.1 Block Diagram of Flash Memory




Figure 24.2 Mode Transition of Flash Memory

RAM emulation	×	×	0	0	×
Reset initiation MAT	Embedded program storage area	Embedded program storage area	User MAT	User boot MAT* ²	_
Transition to user mode	Changing mode and reset	Changing mode and reset	Completing Programming/ erasure* ³	Changing mode and reset	_
2. Fir fla: bo 3. In pro pro	st, the reset vectorsh memory relate ot MAT. this LSI, the user ogram concerning ogram is complete	rmed. After that, the prist fetched from the direction of the programming moderates are characteristics. The programming and the direction of the programming and the direction of the programming and the programming the pro	the embedded pecked, the reset de is defined as derasure is start a program conce	rogram storage a vector is fetched the period from the ted to the timing v	from t ne timi vhen t

Command

O*1

O (Automatic)

From host via SCI From host via USB From desired

Programming/

device via RAM

0

0

MAI

O (Automatic)

Command

 O^{*1}

Programming/

erasing control

Block division

All erasure

erasure
Program data

transfer



Rev. 2.00 Oct. 20, 2009 Page

IVI.

Comr

O (Au

Via pı

×

Programming/

From desired device via RAM

erasing interface erasing interface

0

0

The size of the user MAT is different from that of the user boot MAT. Addresses which ethe size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is made, dates as an undefined value.




Figure 24.3 Memory MAT Configuration (H8SX/1655)




Figure 24.4 (1) User MAT Block Structure of H8SX/1652






Figure 24.4 (2) User MAT Block Structure of H8SX/1655




Figure 24.5 Procedure for Creating Procedure Program

(1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip Fon-chip program to be downloaded is selected by the programming/erasing interface registart address of the on-chip RAM where an on-chip program is downloaded is specified flash transfer destination address register (FTDAR).



Rev. 2.00 Oct. 20, 2009 Page

(5) Illiuanzation of Programming/Erasure

A pulse with the specified period must be applied when programming or erasing. The specified with is made by the method in which wait loop is configured by the CPU instruction Accordingly, the operating frequency of the CPU needs to be set before programming/erasing frequency of the CPU is set by the programming/erasing interface parameter.

(4) Execution of Programming/Erasure

units when programming. The block to be erased is specified with the erase block number erase-block units when erasing. Specifications of the start address of the programming deprogram data, and erase block number are performed by the programming/erasing interfar parameters, and the on-chip program is initiated. The on-chip program is executed by using JSR or BSR instruction and executing the subroutine call of the specified address in the call of the execution result is returned to the programming/erasing interface parameter.

The start address of the programming destination and the program data are specified in 1.

The area to be programmed must be erased in advance when programming flash memory interrupts are disabled during programming/erasure.

(5) When Programming/Erasure is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasure can be realized by updating the start address of the programming d and program data, or the erase block number. Since the downloaded on-chip program is I on-chip RAM even after programming/erasure completes, download and initialization are required when the same processing is executed consecutively.

RENESAS

PM3	Input	USB bus-power/self-power mode setting (used in USB boot mode)
PM4	Output	D+ pull-up control (used in USB boot mode)

Input

Output

Input/output

Input

Input

PM2

TxD4

RxD4

VBUS

USD+, USD-

Rev. 2.00 Oct. 20, 2009 Page

SCI boot/USB boot mode setting (valid when

mode is selected by the MD2 to MD0 pins)

Serial transmit data output (used in SCI boo

Serial receive data input (used in SCI boot r

USB data input/output (used in USB boot me

USB cable connect/disconnect detection

(used in USB boot mode)

• Flash transfer destination address register (FTDAR)

Programming/Erasing Interface Parameters:

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

There are several operating modes for accessing the flash memory. Respective operating registers, and parameters are assigned to the user MAT and user boot MAT. The correspondence operating modes and registers/parameters for use is shown in table 24.3.

Rev. 2.00 Oct. 20, 2009 Page 1036 of 1340 REJ09B0499-0200



	Programming/	DPFR	0	_	_	_	_	
	erasing interface parameters	FPFR	_	0	0	0	_	
	paramotoro	FPEFEQ	_	0	_	_	_	
		FMPAR	_	_	0	_	_	
		FMPDR	_	_	0	_	_	
		FEBS	_	_	_	0	_	
	RAM emulation	RAMER	_	_	_	_	_	
	Notes: 1. The setting is required when programming or erasing the user MAT in user							
	2. The se	tting may b	e required a	according to	the combin	ation of initi	ation mode	

target memory MAT.

24.7.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a reset.

1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the o

program to be downloaded to the on-chip RAM.

Bit 7 6 5 3 2 1 4 Bit Name **FLER** Initial Value 1 0 0 0 0 0 0 R/W R R R R R R R Note: * This is a write-only bit. This bit is always read as 0.

,



Rev. 2.00 Oct. 20, 2009 Page REJ09

flash memory, the reset must be released after input period (period of $\overline{RES} = 0$) of at least 100

0: Flash memory operates normally (Error prote invalid)

[Clearing condition]

- At a reset
- 1: An error occurs during programming/erasing

memory (Error protection is valid)

- [Setting conditions]
- programming/erasure. · When the flash memory is read during

When an interrupt, such as NMI, occurs du

- programming/erasure (including a vector re an instruction fetch). · When the SLEEP instruction is executed du
- programming/erasure (including software st mode). · When a bus master other than the CPU, su
 - DMAC and DTC, obtains bus mastership du programming/erasure.

must be canceled, H'A5 must be written to FK this operation must be executed in the on-chip Dummy read of FCCS must be executed twice

0: Download of the programming/erasing prog

immediately after setting this bit to 1. All interr be disabled during download. This bit is cleared when download is completed.

During program download initiated with this bi particular processing which accompanies ban switching of the program storage area is exec

Before a download request, initialize the VBR to H'00000000. After download is completed, contents can be changed.

requested.

[Clearing condition]

When download is completed

1: Download of the programming/erasing prog

requested.

[Setting conditions] (When all of the following

- are satisfied)
- Not in RAM emulation mode (the RAMS b
- RAMER is cleared to 0) H'A5 is written to FKEY
- Setting of this bit is executed in the on-chi

Note:

				These are read-only bits and cannot be modified
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program to be downlo
				0: Programming program is not selected.
				[Clearing condition]
				When transfer is completed

Reserved

1: Programming program is selected.

(3) Flash Erase Code Select Register (FECS)

All 0

R

7 to 1

0

FECS selects the erasing program to be downloaded.

Bit		7	6	5	4	3	2	1	
Bit Nar	ne	_	_	_	_	_	_	_	Е
Initial V	alue '	0	0	0	0	0	0	0	
R/W		R	R	R	R	R	R	R	F
Bit	Bit N	Init Name Va		/W De	escription				
' to 1	_	All	0 R	Re	eserved				
				Th	nese are re	ad-only bi	ts and can	not be mo	difie
)	EPV	B 0	R	/W Er	ase Pulse	Verify Blo	ck		
				Se	elects the e	erasing pro	gram to b	e downloa	ded
				٥.	Erooina n	roaram ie r	not selecte	h	
				0.	⊏rasing pi	ogram is i	iot scicott	a.	
					learing co	_	iot scicote	.a.	

Rev. 2.00 Oct. 20, 2009 Page 1040 of 1340



1: Erasing program is selected.

0	K0	0	R/W	H'5A is written, even if the programming/erasi program is executed, programming/erasure caperformed.
				H'A5: Writing to the SCO bit is enabled. (The cannot be set to 1 when FKEY is a valu than H'A5.)
				H'5A: Programming/erasure of the flash memerabled. (When FKEY is a value other the software protection state is entered.)
				H'00: Initial value

Description

When H'A5 is written to FKEY, writing to the S

FCCS is enabled. When a value other than H

written, the SCO bit cannot be set to 1. There

on-chip program cannot be downloaded to the

Only when H'5A is written can programming/e

the flash memory be executed. When a value

Key Code

RAM.

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Bit

7

6

5

4

3

2

1

Bit Name Value

0

0

0

0

0

0

0

K7

K6

K5

K4

K3

K2

K1

Rev. 2.00 Oct. 20, 2009 Page

Bit	Bit Name	Value	R/W	Description
7	MS7	0/1*	R/W	MAT Select
6	MS6	0	R/W	The memory MATs can be switched by writing
5	MS5	0/1*	R/W	to FMATS.
4	MS4	0	R/W	When H'AA is written to FMATS, the user boot selected. When a value other than H'AA is written to the selected with the selected of the selected with the se
3	MS3	0/1*	R/W	user MAT is selected. Switch the MATs following
2	MS2	0	R/W	memory MAT switching procedure in section 24
1	MS1	0/1*	R/W	Switching between User MAT and User Boot M user boot MAT cannot be selected by FMATS i
0	MS0	0	R/W p	programming mode. The user boot MAT can selected in boot mode or programmer mode.
				H'AA: The user boot MAT is selected. (The use selected when FMATS is a value other the H'AA.) (Initial value when initiated in user boot necessary)
				H'00: The user MAT is selected. (Initial value when initiated in a mode excuser boot mode.)

Note: * This bit is set to 1 in user boot mode, otherwise cleared to 0.

Initial

Rev. 2.00 Oct. 20, 2009 Page 1042 of 1340

				by bits TDA6 to TDA0 should be within the rail H'00 to H'02.
				The value specified by bits TDA6 to TDA0 i the range.
				 The value specified by bits TDA6 to TDA0 i H'03 and H'FF and download has stopped.
6	TDA6	0	R/W	Transfer Destination Address
5	TDA5	0	R/W	Specifies the on-chip RAM start address of the
4	TDA4	0	R/W	download destination. A value between H'00 a
3	TDA3	0	R/W	and up to 4 Kbytes can be specified as the sta of the on-chip RAM.
2	TDA2	0	R/W	H'00: H'FF9000 is specified as the start addre
1	TDA1	0	R/W	H'01: H'FFA000 is specified as the start addre
0	TDA0	0	R/W	H'02: H'FFB000 is specified as the start addre
				H'03 to H'7F: Setting prohibited. (Specifying a value from H'03 to the TDER bit to 1 and stops dow the on-chip program.)

Description

Transfer Destination Address Setting Error

This bit is set to 1 when an error has occurred the start address specified by bits TDA6 to TDA6 and a start address error is determined by whether set in bits TDA6 to TDA0 is within the range of H'02 when download is executed by setting the in FCCS to 1. Make sure that this bit is cleared before setting the SCO bit to 1 and the value is

R/W

R/W

Bit

7

Bit Name Value

0

TDER

Rev. 2.00 Oct. 20, 2009 Page

processing result is written in R0. The programming/erasing interface parameters are usedownload control, initialization before programming or erasing, programming, and erasing 24.4 shows the usable parameters and target modes. The meaning of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the programming of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits in the flash programming are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be a superficient of the bits are used to be superficient of the bits are used to be a superficient of the bi

Initial

Value

Undefined

Allo

ERC

R/W

R/W

fail result parameter (FPFR) varies in initialization, programming, and erasure.

Table 24.4 Parameters and Target Modes

Initialization

Download

DPFR	0	_	_	_	R/W	Undefined	On-
FPFR	0	0	0	0	R/W	Undefined	R0L
FPEFEQ	_	0	_	_	R/W	Undefined	ER0
FMPAR	_	_	0	_	R/W	Undefined	ER1
FMPDR	_	_	0	_	R/W	Undefined	ER0

Programming

Erasure

0

Note: * A single byte of the start address of the on-chip RAM specified by FTDAR

Download Control: The on-chip program is automatically downloaded by setting the SC FCCS to 1. The on-chip RAM area to download the on-chip program is the 4-Kbyte area from the start address specified by FTDAR. Download is set by the programming/erasing registers, and the download pass and fail result parameter (DPFR) indicates the return value.

Parameter

FEBS

register ER1. This parameter is canculine flash multipurpose address area parameter (Fi

The program data is always in 128-byte units. When the program data does not satisfy 1 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of t address of the programming destination on the user MAT is aligned at an address where eight bits (A7 to A0) are H'00 or H'80.

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of t and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be s general register ER0. This parameter is called the flash multipurpose data destination are parameter (FMPDR).

For details on the programming procedure, see section 24.8.3, User Programming Mode

Erasure: When the flash memory is erased, the erase block number on the user MAT massed to the erasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This para

called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 19 as the erase block number.

For details on the erasing procedure, see section 24.8.3, User Programming Mode.

			THOSE BILE TOTALLI C.
2	SS	 R/W	Source Select Error Detect
			Only one type can be specified for the on-chip which can be downloaded. When the program downloaded is not selected, more than two type programs are selected, or a program which is mapped is selected, an error occurs.
			0: Download program selection is normal
		 	1: Download program selection is abnormal
1	FK	 R/W	Flash Key Register Error Detect
			Checks the FKEY value (H'A5) and returns the
			0: FKEY setting is normal (H'A5)
		 	1: FKEY setting is abnormal (value other than I
0	SF	 R/W	Success/Fail
			Returns the download result. Reads back the p downloaded to the on-chip RAM and determine whether it has been transferred to the on-chip I
			Download of the program has ended normal error)
			 Download of the program has ended abnorm (error occurs)

Unused

These bits return 0.

7 to 3

Rev. 2.00 Oct. 20, 2009 Page 1046 of 1340

			These bits return 0.
FQ	_	R/W	Frequency Error Detect
			Compares the specified CPU operating freque the operating frequencies supported by this LS returns the result.
			0: Setting of operating frequency is normal
			1: Setting of operating frequency is abnormal
SF	_	R/W	Success/Fail
			Returns the initialization result.
			0: Initialization has ended normally (no error)
			1: Initialization has ended abnormally (error of
-			

Description

Unused

R/W

Initial

Bit Name Value

Bit

7 to 2

6	MD	_	R/W	Programming Mode Related Setting Error Dete
				Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, see 24.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming can performed (FLER = 1)
5	EE	_	R/W	Programming Execution Error Detect
				Writes 1 to this bit when the specified data coul written because the user MAT was not erased. is set to 1, there is a high possibility that the us has been written to partially. In this case, after the error factor, erase the user MAT. If FMATS H'AA and the user boot MAT is selected, an error when programming is performed. In this case, I user MAT and user boot MAT have not been we Programming the user boot MAT should be perboot mode or programmer mode.
				0: Programming has ended normally
				 Programming has ended abnormally (progra result is not guaranteed)

Rev. 2.00 Oct. 20, 2009 Page 1048 of 1340

				Setting of the start address of the storage of for the program data is normal
				 Setting of the start address of the storage of for the program data is abnormal
1	WA	_	R/W	Write Address Error Detect
				When the following items are specified as the address of the programming destination, an e occurs.
				An area other than flash memory
				 The specified address is not aligned with t byte boundary (lower eight bits of the address of the than H'00 and H'80)
				 Setting of the start address of the programme destination is normal
				 Setting of the start address of the programmed destination is abnormal
0	SF	_	R/W	Success/Fail

Returns the programming result.

0: Programming has ended normally (no error1: Programming has ended abnormally (error

When an address not in the flash memory are specified as the start address of the storage d for the program data, an error occurs.

6	MD	 R/W	Erasure Mode Related Setting Error Detect
			Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, see 24.9.3, Error Protection.
			0: Normal operation (FLER = 0)
			 Error protection state, and programming can performed (FLER = 1)
5	EE	 R/W	Erasure Execution Error Detect
			Returns 1 when the user MAT could not be era when the flash memory related register settings partially changed. If this bit is set to 1, there is a possibility that the user MAT has been erased in this case, after removing the error factor, era user MAT. If FMATS is set to H'AA and the user MAT is selected, an error occurs when erasure performed. In this case, both the user MAT and boot MAT have not been erased. Erasing of the boot MAT should be performed in boot mode of programmer mode.

0: Erasure has ended normally 1: Erasure has ended abnormally

Rev. 2.00 Oct. 20, 2009 Page 1050 of 1340

				o: Setting of erase block number is normal
				1: Setting of erase block number is abnorma
2, 1	_	_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.

(3) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER

0: Erasure has ended normally (no error)1: Erasure has ended abnormally (error occur

FPEFEQ sets the operating frequency of the CPU. The operating frequency available in ranges from 8 MHz to 50 MHz.

Bit	31	30	29	28	27	26	25	
Bit Name	_	_	_	_	_	_	_	Г
Bit	23	22	21	20	19	18	17	
Bit Name	_			_	_	_	_	
								Т
Bit	15	14	13	12	11	10	9	
Bit Name	F15	F14	F13	F12	F11	F10	F9	
Bit	7	6	5	4	3	2	1	
Rit Name	F7	F6	E5	FΛ	E3	F2	F1	Г

Rev. 2.00 Oct. 20, 2009 Page

be shown in a number of two decimal place

2. The value multiplied by 100 is converted to binary digit and is written to FPEFEQ (gene

register ER0). For example, when the operating frequency of is 35.000 MHz, the value is as follows:

1. The number of three decimal places of 35.0 rounded.

2. The formula of $35.00 \times 100 = 3500$ is conve the binary digit and B'0000 1101 1010 1100 (H'0DAC) is set to ER0.

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1052 of 1340

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	MOA31 to MOA0	_	R/W	These bits store the start address of the progradestination on the user MAT. Consecutive 128 programming is executed starting from the spot start address of the user MAT. Therefore, the start address of the programming destination 128-byte boundary, and MOA6 to MOA0 are a cleared to 0.

Bit

Bit

Bit

Bit Name

Bit Name

Bit Name

23

MOA23

15

MOA15

7

MOA7

22

MOA22

14

MOA14

6

MOA6

21

MOA21

13

MOA13

5

MOA5

20

MOA20

12

MOA12

4

MOA4

MOA19

11

MOA11

3

МОАЗ

MOA18

10

MOA10

2

MOA2

MOA17

9

MOA9

MOA1

RENESAS

REJ09

Rev. 2.00 Oct. 20, 2009 Page

Bit	23	22	21	20	19	18	17	
Bit Name	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18	MOD17	М
Bit	15	14	13	12	11	10	9	
Bit Name	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	М
Bit	7	6	5	4	3	2	1	
Bit Name	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	М

Bit	Initial Bit Name Value		Description
31 to 0	MOD31 to — MOD0	R/W	These bits store the start address of the area w stores the program data for the user MAT. Con 128-byte data is programmed to the user MAT from the specified start address.

Rev. 2.00 Oct. 20, 2009 Page 1054 of 1340

REJ09B0499-0200



Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	00	00	01	00	10	10	17	
1	23	22	21	20	19 	18 	17 	\Box
Bit Name								Щ
Initial Value	_	_	_	_	_	_		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name							!	
Initial Value				_			_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit Name		R/W	Description
_	0	R	Reserved
			These are read-only bits and cannot be modified
RAMS	0	R/W	RAM Select
			Selects the function which emulates the flash musing the on-chip RAM.
			0: Disables RAM emulation function
			Enables RAM emulation function (all blocks user MAT are protected against programmin erasing)
RAM2	0	R/W	Flash Memory Area Select
RAM1	0	R/W	These bits select the user MAT area overlaid w
RAM0	0	R/W	on-chip RAM when RAMS = 1. The following a correspond to the 4-Kbyte erase blocks.
			000: H'000000 to H'000FFF (EB0)
			001: H'001000 to H'001FFF (EB1)
			010: H'002000 to H'002FFF (EB2)
			011: H'003000 to H'003FFF (EB3)
			100: H'004000 to H'004FFF (EB4)
			101: H'005000 to H'005FFF (EB5)
_	RAMS RAM2 RAM1	RAMS 0 RAM2 0 RAM1 0	Bit Name Value R/W — 0 R RAMS 0 R/W RAM2 0 R/W RAM1 0 R/W

REJ09B0499-0200

Initial Value R/W

R

R


R

R

R/W

R/W

R/W



110: H'006000 to H'006FFF (EB6) 111: H'007000 to H'007FFF (EB7)

Table 24.5 On-Board Programming Mode Setting

Mode Setting	EMLE	MD2	MD1	MD0	Р
User boot mode	0	0	0	1	_
SCI boot mode	0	0	1	0	0
USB boot mode	0	0	1	0	1
User programming mode	0	1	1	0	_
	0	1	1	1	_

24.8.1 SCI Boot Mode

and program data transmitted from the externally connected host via the on-chip SCI_4. In SCI boot mode, the tool for transmitting the control command and program data, and

SCI boot mode executes programming/erasing of the user MAT by means of the control

In SCI boot mode, the tool for transmitting the control command and program data, and program data must be prepared in the host. The serial communication mode is set to asy mode. The system configuration in SCI boot mode is shown in figure 24.6. Interrupts are in SCI boot mode. Configure the user system so that interrupts do not occur.

Rev. 2.00 Oct. 20, 2009 Page

Figure 24.6 System Configuration in SCI Boot Mode

Serial Interface Setting by Host

The SCI 4 is set to asynchronous mode, and the serial transmit/receive format is set to 8one stop bit, and no parity.

When a transition to SCI boot mode is made, the boot program embedded in this LSI is in

When the boot program is initiated, this LSI measures the low period of asynchronous se communication data (H'00) transmitted consecutively by the host, calculates the bit rate, adjusts the bit rate of the SCI_4 to match that of the host.

When bit rate adjustment is completed, this LSI transmits 1 byte of H'00 to the host as the

adjustment end sign. When the host receives this bit adjustment end sign normally, it trans byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode aga bit rate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 24.6.




Figure 24.7 Automatic-Bit-Rate Adjustment Operation

Rev. 2.00 Oct. 20, 2009 Page 1058 of 1340 RENESAS

REJ09B0499-0200




Figure 24.8 SCI Boot Mode State Transition Diagram

Rev. 2.00 Oct. 20, 2009 Page REJ09


RENESAS

erasing command is transmitted. When the erasure is finished, the erase block number set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when the specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are eras entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and

waiting for crase block data is entered. The crase block number must be transmitted a

Memory read of the user MAT/user boot MAT can only read the data programmed after MAT/user boot MAT has automatically been erased. No other data can be read.

read of the user MAT/user boot MAT and acquisition of current status information.






Figure 24.9 System Configuration in USB Boot Mode

Rev. 2.00 Oct. 20, 2009 Page

	For bus power mode (PM3 = 1)	500
Endpoint configuration	EP0 Control (in out) 8 bytes	
	Configuration 1	
	InterfaceNumber0	
	AlternateSetting0	
	EP1 Bulk (out) 64 bytes	
	EP2 Bulk (in) 64 bytes	




Figure 24.10 USB Boot Mode State Transition Diagram

Rev. 2.00 Oct. 20, 2009 Page

check), and memory read of the user MA1, and acquiring the current status information

(3) Notes on USB Boot Mode Execution

- The clock of 48 MHz needs to be supplied to the USB module. Set the external clock frequency and clock pulse generator so as to supply 48 MHz as the clock for the USB For details, refer to section 26, Clock Pulse Generator.
- Use the PM4 pin for the D+ pull-up control connection.
- For the stable supply of the power during the flash memory programming and erasing cable should not be connected via the bus powered HUB.
- If the bus powered HUB is disconnected during the flash memory programming and opermanent damage to the LSI may result.
- If the USB bus in the bus power mode enters the suspend mode, this does not make the transition to the software standby mode in the power-down state.




Figure 24.11 Programming/Erasing Flow




Figure 24.12 RAM Map when Programming/Erasure is Executed




Figure 24.13 Programming Procedure in User Programming Mode

- H'FF, the program processing time can be shortened.
 - 1. Select the on-chip program to be downloaded and the download destination. When the bit in FPCS is set to 1, the programming program is selected. Several programming/enterprograms cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the content of the selected at one time.
 - Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be to request download of the on-chip program.
 After initializing VPR to H'00000000, set the SCO bit to 1 to execute download. To do the score of t

destination is specified by FTDAR.

- 3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s SCO bit to 1, all of the following conditions must be satisfied.
 - RAM emulation mode has been canceled.
 - H'A5 is written to FKEY.
 - Setting the SCO bit is executed in the on-chip RAM.
 - When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be procedure program. The download result can be confirmed by the return value of the

parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR paramete value other than the return value (e.g. H'FF). Since particular processing that is accomby bank switching as described below is performed when download is executed, initial

- VBR contents to H'00000000. Dummy read of FCCS must be performed twice immedafter the SCO bit is set to 1.
- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.
- 11 Co, 1 LCo, and the occoon in 1 Cco are cleared to



- operation cannot be guaranteed. Make sure that an access request by the DMAC not generated.
- 4. FKEY is cleared to H'00 for protection.

CPU).

- 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specifically).
 - FTDAR). If the value of the DPFR parameter is H'00, download has been performed if the value is not H'00, the source that caused download to fail can be investigated by description below.

 If the value of the DPFR parameter is the same as that before downloading, the same as that before downloading, the same as that the start address of the download destination in FTDAR was the sharemand. In this

— If access to the flash memory is requested by the DMAC or DTC during download

- the start address of the download destination in FTDAR may be abnormal. In thi confirm the setting of the TDER bit in FTDAR.

 If the value of the DPFR parameter is different from that before downloading, ch
- If the value of the DPFR parameter is different from that before downloading, chebit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initializatio settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on setting the frequency, see

24.7.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register F

- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su program storage area and stack area in the on-chip RAM and register values are no overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasure. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other the CPU during programming/erasure, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control modern
- Accordingly, interrupts other than NMI are held and not executed. Configure the user so that NMI interrupts do not occur. The interrupts that are held must be executed after programming completes. When the bus mastership is moved to other than the CPU, si the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM
- not acquire the bus. 10. FKEY must be set to H'5A and the user MAT must be prepared for programming.
- 11. The parameters required for programming are set. The start address of the programmi
- destination on the user MAT (FMPAR parameter) is set in general register ER1. The address of the program data storage area (FMPDR parameter) is set in general registe
 - Example of FMPAR parameter setting: When an address other than one in the use area is specified for the start address of the programming destination, even if the programming program is executed, programming is not executed and an error is re-

the FPFR parameter. Since the program data for one programming operation is 12 the lower eight bits of the address must be H'00 or H'80 to be aligned with the 128

boundary.

- The general registers other than Live and Live are need in the programming program
 - R0L is a return value of the FPFR parameter.
 - maximum must be allocated in RAM.

— Since the stack area is used in the programming program, a stack area of 128 byt

- 13. The return value in the programming program, the FPFR parameter is determined.
- 14. Determine whether programming of the necessary data has finished. If more than 12 data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte
- repeat steps 11 to 14. Increment the programming destination address by 128 bytes a the programming data pointer correctly. If an address which has already been progra written to again, not only will a programming error occur, but also flash memory will damaged. 15. After programming finishes, clear FKEY and specify software protection. If this LS
- restarted by a reset immediately after programming has finished, secure the reset inp (period of $\overline{RES} = 0$) of at least 100 µs.




Figure 24.14 Erasing Procedure in User Programming Mode

bit in FEC5 is set to 1, the programming program is selected. Several programming/ programs cannot be selected at one time. If several programs are selected, a downloa returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR. For the procedures to be carried out after setting FKEY, see section 24.8.3 (2), Progr

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS pa of the user MAT in general register ER0. If a value other than an erase block numbe user MAT is set, no block is erased even though the erasing program is executed, an is returned to the FPFR parameter. 3. Erasure is executed. Similar to as in programming, the entry point of the erasing pro
 - the address which is 16 bytes after #DLTOP (start address of the download destinati specified by FTDAR). Call the subroutine to execute erasure by using the following MOV.L #DLTOP+16, ER2 ; Set entry address to ER2

Procedure in User Programming Mode.

JSR

NOP

@ER2


```
The general registers other than ER0 and ER1 are held in the erasing program.
R0L is a return value of the FPFR parameter.
```

; Call erasing routine

- Since the stack area is used in the erasing program, a stack area of 128 bytes at the
- maximum must be allocated in RAM.
- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one blocks
- be erased, update the FEBS parameter and repeat steps 2 to 5. 6. After erasure completes, clear FKEY and specify software protection. If this LSI is 1
- a reset immediately after erasure has finished, secure the reset input period (period o of at least 100 µs.



Rev. 2.00 Oct. 20, 2009 Page



24.15 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Programming Mode

Rev. 2.00 Oct. 20, 2009 Page 1074 of 1340 REJ09B0499-0200



Initialization must be executed for both entry addresses: #DLTOP (start address of destination for erasing program) + 32 bytes, and #DLTOP (start address of download destination for programming program) + 32 bytes.

24.8.4 User Boot Mode

Branching to a programming/erasing program prepared by the user enables user boot mois a user-defined boot mode to be used.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasuruser boot MAT is only enabled in boot mode or programmer mode.

(1) Initiation in User Boot Mode

When the reset start is executed with the mode pins set to user boot mode, the built-in clauser boot materials. While the check routing running, NMI and all other interrupts cannot be accepted. Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, the user be

(2) User MAT Programming in User Boot Mode

is selected (FMATS = H'AA) as the execution memory MAT.

Figure 24.16 shows the procedure for programming the user MAT in user boot mode.

The difference between the programming procedures in user programming mode and us mode is the memory MAT switching as shown in figure 24.16. For programming the us user boot mode, additional processing made by setting FMATS is required: switching fr user boot MAT to the user MAT, and switching back to the user boot MAT after progra completes.






Figure 24.16 Procedure for Programming User MAT in User Boot Mode

description in section 24.11, Switching between User MAT and User Boot MAT.

programming mode.

The area that can be executed in the steps of the procedure program (on-chip RAM, user

Except for memory MAT switching, the programming procedure is the same as that in u

The area that can be executed in the steps of the procedure program (on-chip RAM, use and external space) is shown in section 24.8.5, On-Chip Program and Storable Area for Data.

(3) User MAT Erasing in User Boot Mode

Figure 24.17 shows the procedure for erasing the user MAT in user boot mode.

The difference between the erasing procedures in user programming mode and user boo the memory MAT switching as shown in figure 24.17. For erasing the user MAT in user mode, additional processing made by setting FMATS is required: switching from the use MAT to the user MAT, and switching back to the user boot MAT after erasing complete.




Figure 24.17 Procedure for Erasing User MAT in User Boot Mode

Data.

24.8.5

On-Chip Program and Storable Area for Program Data

In the descriptions in this manual, the on-chip programs and program data storage areas assumed to be in the on-chip RAM. However, they can be executed from part of the flas which is not to be programmed or erased as long as the following conditions are satisfie

- The on-chip program is downloaded to and executed in the on-chip RAM specified I FTDAR. Therefore, this on-chip RAM area is not available for use.
- Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a area.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the RAM because it will require switching of the memory MATs.
- In an operating mode in which the external address space is not accessible, such as s
 mode, the required procedure programs, NMI handling vector table, and NMI handli
 should be transferred to the on-chip RAM before programming/erasure starts (down
 is determined).
- The flash memory is not accessible during programming/erasure. Programming/eras executed by the program downloaded to the on-chip RAM. Therefore, the procedure that initiates operation, the NMI handling vector table, and the NMI handling routing stored in the on-chip RAM other than the flash memory.
- After programming/erasure starts, access to the flash memory should be inhibited unis cleared. The reset input state (period of RES = 0) must be set to at least 100 μs who operating mode is changed and the reset start executed on completion of programming Transitions to the reset state are inhibited during programming/erasure. When the resist input, a reset input state (period of RES = 0) of at least 100 μs is needed before the signal is released.




Rev. 2.00 Oct. 20, 2009 Page

executed are determined by the combination of the processing contents, operating mode, structure of the memory MATs, as shown in tables 24.8 to 24.12.

Table 24.8 Executable Memory MAT

Processing Contents User Programming Mode User Boot Mode* Programming See table 24.9 Erasing See table 24.10 See table 24.12

Note: * Programming/Erasure is possible to the user MAT.





FCCS (download)			
Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Operation for writing H'5A to FKEY	0	0	0
Operation for setting programming parameter	0	×	0
Execution of programming	0	×	0
Decision of programming result	0	×	0
Operation for programming error	0	×	0
Operation for clearing FKEY	0	×	0

Note: * Transferring the program data to the on-chip RAM beforehand enables this a used.

Rev. 2.00 Oct. 20, 2009 Page

Operation for clearing FKEY	0	0	0	
Decision of download result	0	0	0	
Operation for download error	0	0	0	
Operation for setting initialization parameter	0	0	0	
Execution of initialization	0	×	0	
Decision of initialization result	0	0	0	
Operation for initialization error	0	0	0	
NMI handling routine	0	×	0	
Operation for disabling interrupts	0	0	0	
Operation for writing H'5A to FKEY	0	0	0	
Operation for setting erasure parameter	0	×	0	
Execution of erasure	0	×	0	
Decision of erasure result	0	×	0	
Operation for erasure error	0	×	0	
Operation for clearing FKEY	0	×	0	

Rev. 2.00 Oct. 20, 2009 Page 1082 of 1340 REJ09B0499-0200



0	0	0
0	0	0
0	0	0
0	0	0
0	×	0
0	0	0
0	0	0
0	×	0
0	0	0
0	×	0
0	×	0
0	×	0
0	×	0
0	×	0
0	X*2	0
0	×	0
	0 0 0 0 0 0 0 0 0	O O O O O O O O O O O O O O O O O O O

Notes: 1. Transferring the program data to the on-chip RAM beforehand enables this a 2. Switching memory MATs by FMATS by a program in the on-chip RAM enable

Switching memory MATs by FMATS O

area to be used.

×

Rev. 2.00 Oct. 20, 2009 Page RENESAS

REJ09

O

Operation for clearing FKEY	0	0		0		
Decision of download result	0	0		0		
Operation for download error	0	0		0		
Operation for setting initialization parameter	0	0		0		
Execution of initialization	0	×		0		
Decision of initialization result	0	0		0		
Operation for initialization error	0	0		0		
NMI handling routine	0	×		0		
Operation for disabling interrupts	0	0		0		
Switching memory MATs by FMATS	0	×	0			
Operation for writing H'5A to FKEY	0	×	0			
Operation for setting erasure parameter	0	×	0			
Execution of erasure	0	×	0			
Decision of erasure result	0	×	0			
Operation for erasure error	0	×*	0			
Operation for clearing FKEY	0	×	0			
Switching memory MATs by FMATS	0	×	0			
Note: * Switching memory MATs by FMATS by a program in the on-chip RAM enables						

area to be used.

Rev. 2.00 Oct. 20, 2009 Page 1084 of 1340 RENESAS program is initiated, and the error in programming/erasure is indicated by the FFFK par

Table 24.13 Hardware Protection

		Function t	to be Pr
Item	Description	Download	Progr Erasiı
Reset protection	The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered.	0	0
	The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.		

by SCO bit entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.			
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasure are disabled unless the required key code is written in FKEY.	0	0
Emulation protection	The programming/erasing protection state is entered when the RAMS bit in the RAM emulation	0	0

24.9.3 **Error Protection**

register (RAMER) is set to 1.


occurs or operations not according to the programming/erasing procedures are detected d programming/erasure of the flash memory. Aborting programming or erasure in such cas prevents damage to the flash memory due to excessive programming or erasing.

If an error occurs during programming/erasure of the flash memory, the FLER bit in FCC

Error protection is a mechanism for aborting programming or erasure when a CPU runaw

to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasure.
- When the flash memory is read from during programming/erasure (including a vector an instruction fetch).
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasure.
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus ma during programming/erasure.






Figure 24.18 Transitions to Error Protection State

Rev. 2.00 Oct. 20, 2009 Page




Figure 24.19 RAM Emulation Flow




Figure 24.20 Address Map of Overlaid RAM Area (H8SX/1655)

The flash memory area that can be emulated is the one area selected by bits RAM2 to R RAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download of the on-chip program must be executed. At this time, the download area should be spe that the overlaid RAM area is not overwritten by downloading the on-chip program. Sin in which the tuned data is stored is overlaid with the download area when FTDAR = H'0 tuned data must be saved in an unused area beforehand.




Figure 24.21 Programming Tuned Data (H8SX/1655)


- After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cance overlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- Start the procedure program and download the on-chip program to the on-chip RAM. address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program mudownloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR at FMPDR parameters and then execute programming.

Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the development of the regardless of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the development of the regardless of the regard

Rev. 2.00 Oct. 20, 2009 Page 1090 of 1340 REJ09B0499-0200

for eight times (this prevents access to the flash memory during memory MAT switch

- 3. If an interrupt request has occurred during memory MAT switching, there is no guar which memory MAT is accessed. Always mask the maskable interrupts before switch memory MATs. In addition, configure the system so that NMI interrupts do not occumemory MAT switching.
- 4. After the memory MATs have been switched, take care because the interrupt vector also have been switched. If interrupt processing is to be the same before and after me MAT switching, transfer the interrupt processing routines to the on-chip RAM and s
- VBR to place the interrupt vector table in the on-chip RAM.5. The size of the user MAT is different from that of the user boot MAT. Addresses where the size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is maderead as an undefined value.



2. Write other than H'AA to FMATS.

Figure 24.22 Switching between User MAT and User Boot MAT

3. Before access to the user MAT, execute the NOP instruction for eight tin

	H8SX/1655	512 Kbytes	
User boot MAT	H8SX/1652	16 Kbytes	FZTATUSBT1
	H8SX/1655		_
	<u> </u>		

24.13 **Standard Serial Communications Interface Specifications for** Mode

The boot program initiated in boot mode performs serial communications using the host chip SCI_4. The serial communications interface specifications are shown below.

The boot program has three states.

- 1. Bit-rate-adjustment state
 - In this state, the boot program adjusts the bit rate to achieve serial communications w host. Initiating boot mode enables starting of the boot program and entry to the bit-rat adjustment state. The program receives the command from the host to adjust the bit ra adjusting the bit rate, the program enters the inquiry/selection state.
- 2. Inquiry/selection state In this state, the boot program responds to inquiry commands from the host. The devi
 - clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to chip RAM and erases the user MATs and user boot MATs before the transition.




Figure 24.23 Boot Program States




Figure 24.24 Bit-Rate-Adjustment Sequence

(2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host boot program is as shown below.

- 1. One-byte commands and one-byte responses
 - These one-byte commands and one-byte responses consist of the inquiries and the AC successful completion.
- 2. n-byte commands or n-byte responses
 - These commands and responses are comprised of n bytes of data. These are selections responses to inquiries.
 - The program data size is not included under this heading because it is determined in a command.
- 3. Error response
 - The error response is a response to inquiries. It consists of an error response and an er and comes two bytes.
- 4. Programming of 128 bytes
 - The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

Rev. 2.00 Oct. 20, 2009 Page 1094 of 1340 REJ09B0499-0200



128-byte programming Address Data (n bytes) Command	
	Che
Memory read Size Data	
response	Che

Figure 24.25 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasi checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amou and checksum
 Checksum (one byte): The checksum is calculated so that the total of all values from
- command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read



Rev. 2.00 Oct. 20, 2009 Page REJ09

H'24	User boot MAT information inquiry	Inquiry regarding the number of use MATs and the start and last address each MAT
H'25	User MAT information inquiry	Inquiry regarding the a number of us and the start and last addresses of e
H'26	Block for erasing information Inquiry	Inquiry regarding the number of bloc the start and last addresses of each
H'27	Programming unit inquiry	Inquiry regarding the unit of program
H'3F	New bit rate selection	Selection of new bit rate
H'40	Transition to programming/erasing state	Erasing of user MAT and user boot entry to programming/erasing state
H'4F	Boot program status inquiry	Inquiry into the operated status of the program

Rev. 2.00 Oct. 20, 2009 Page 1096 of 1340

Device selection

Clock mode inquiry

Clock mode selection

Multiplication ratio inquiry

Operating clock frequency inquiry



Selection of device code

and values of each mode

multiple

Inquiry regarding numbers of clock n

Indication of the selected clock mode

Inquiry regarding the number of frequency multiplied clock types, the number of multiplication ratios, and the values of

Inquiry regarding the maximum and values of the main clock and periphe

REJ09B0499-0200

H'10

H'21

H'11

H'22

H'23

response to the supported device inquiry.

H'20 Command

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size Number of	devices	
	Number of characters	Device code		Product name
	•••			
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, ar checksum, that is, the amount of data contributes by the number of devices, characte codes and product names
- Number of devices (one byte): The number of device types supported by the boot pr • Number of characters (one byte): The number of characters in the device codes and
- program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

Rev. 2.00 Oct. 20, 2009 Page

SUM (one byte): Checksum

Response H'06

 Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90 ERROR

• Error response, H'90, (one byte): Error response to the device selection command

ERROR : (one byte): Error code

H'11: Sum check error

H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode ir

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response H'31 Size Mode ... SUM

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the modes
- Mode (two bytes): Values of the supported clock modes

H'00: MD_CLK = 0 (8 to 18 MHz input)

H'01: MD_CLK = 1 (16 MHz input)

• SUM (one byte): Checksum

Rev. 2.00 Oct. 20, 2009 Page 1098 of 1340

REJ09B0499-0200



• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comma
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Number of multiplication ratios	Multiplica- tion ratio			
SUM				

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
- Size (one byte): The amount of data that represents the number of types of multiplicate number of multiplication ratios, and the multiplication ratios
- Number of types of multiplication (one byte): The number of types of multiplication to the device can be set

(e.g. when there are two multiplied clock types, which are the main and peripheral clonumber of types will be H'02.)
Number of multiplication ratios (one byte): The number of types of multiplication ratios (one byte):

- Number of multiplication ratios (one byte): The number of types of multiplication each type
 (e.g. the number of multiplication ratios to which the main clock can be set and the
- (e.g. the number of multiplication ratios to which the main clock can be set and the peclock can be set.)
- Multiplication ratio (one byte)

Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequent multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be HFE. H'FE = -2)

The number of multiplication ratios returned is the same as the number of multiplicate and as many groups of data are returned as there are types of multiplication.

• SUM (one byte): Checksum

	- 1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	•••			
	SUM			
nse	e. H'33. (one b	vte): Response	e to operating clock frequency inquiry	

- Respons
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operati frequency types
 - (e.g. when there are two operating clock frequency types, which are the main and pe clocks, the number of types will be H'02.)
- Minimum value of operating clock frequency (two bytes): The minimum value of th multiplied or divided clock frequency. The minimum and maximum values of the operating clock frequency represent the v MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the v
- 17.00 MHz, it will be 2000, which is H'07D0.) • Maximum value (two bytes): Maximum value among the multiplied or divided clock
- frequencies. There are as many pairs of minimum and maximum values as there are operating clo frequencies.
- SUM (one byte): Checksum

- Response, H'34, (one byte): Response to user boot MAT information inquiry
 - Size (one byte): The number of bytes that represents the number of areas, area-start ac
 - and area-last address
 - Number of Areas (one byte): The number of consecutive user boot MAT areas When user boot MAT areas are consecutive, the number of areas returned is H'01.
 - Area-start address (four byte): Start address of the area • Area-last address (four byte): Last address of the area
 - There are as many groups of data representing the start and last addresses as there are
 - SUM (one byte): Checksum

(h) User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

H'25 Command

Command, H'25, (one byte): Inquiry regarding user MAT information

Response	H'35	Size	Number of areas	
	Start address area			Last address area
	SUM			

- Response, H'35, (one byte): Response to the user MAT information inquiry Size (one byte): The number of bytes that represents the number of areas, area-start ac
- and area-last address • Number of areas (one byte): The number of consecutive user MAT areas
- When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area

Rev. 2.00 Oct. 20, 2009 Page 1102 of 1340 RENESAS REJ09B0499-0200



•			
	Block s	start ad	dress
	:		
	SUM		_

• Response, H'36, (one byte): Response to the number of erased blocks and addresses

Block last address

- Size (three bytes): The number of bytes that represents the number of blocks, block-addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
 - Block start address (four bytes): Start address of a block
- Block last Address (four bytes): Last address of a block
- There are as many groups of data representing the start and last addresses as there are SUM (one byte): Checksum

(j) Programming Unit Inquiry

The boot program will return the programming unit used to program data.

Command H'27

Command, H'27, (one byte): Inquiry regarding programming unit

Response H'37 Size Programming unit SUM

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fit
- Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
 - SUM (one byte): Checksum



- Size (one byte): The number of bytes that represents the bit rate, input frequency, nur types of multiplication, and multiplication ratio

• Bit rate (two bytes): New bit rate

• Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by 19

One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which is

- when the value is 20.00 MHz, it will be 2000, which is H'07D0.) • Number of types of multiplication (one byte): The number of multiplication to which device can be set.
- Multiplication ratio 1 (one byte): The value of multiplication or division ratios for the operating frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the clo
 - frequency is multiplied by four, the multiplication ratio will be H'04.) Division ratio: The inverse of the division ratio, as a negative number (e.g. when the frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- Multiplication ratio 2 (one byte): The value of multiplication or division ratios for the peripheral frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the cle frequency is multiplied by four, the multiplication ratio will be H'04.)

(Division ratio: The inverse of the division ratio, as a negative number (E.g. when the

- divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- SUM (one byte): Checksum

Response H'06 • Response, H'06, (one byte): Response to selection of a new bit rate

When it is possible to set the bit rate, the response will be ACK.

RENESAS REJ09B0499-0200



Rev. 2.00 Oct. 20, 2009 Page 1104 of 1340

The frequency is not within the specified range.

(4) Receive Data Check

The methods for checking of receive data are listed below.

1. Input frequency

The received value of the input frequency is checked to ensure that it is within the raminimum to maximum frequencies which matches the clock modes of the specified When the value is out of this range, an input-frequency error is generated.

2. Multiplication ratio

The received value of the multiplication ratio or division ratio is checked to ensure the matches the clock modes of the specified device. When the value is out of this range frequency error is generated.

3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI is at the operating frequency. The expression is given below.

Operating frequency = Input frequency \times Multiplication ratio, or Operating frequency = Input frequency \div Division ratio

The calculated operating frequency should be checked to ensure that it is within the minimum to maximum frequencies which are available with the clock modes of the

device. When it is out of this range, an operating frequency error is generated.

response. The host will send an ACK with the new bit rate for confirmation and the boot will response with that rate.

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

The sequence of new bit-rate selection is shown in figure 24.26.




Figure 24.26 New Bit-Rate Selection Sequence

• Command, H'40, (one byte): Transition to programming/erasing state

Response H'06

Response, H'06, (one byte): Response to transition to programming/erasing state
 The boot program will send ACK when the user MAT and user boot MAT have bee
 by the transferred erasing program.

Error Response H'C0 H'51

- Error response, H'C0, (one byte): Error response for user boot MAT blank check
- Error code, H'51, (one byte): Erasing error
 An error occurred and erasure was not completed.

(6) Command Error

A command error will occur when a command is undefined, the order of commands is it or a command is unacceptable. Issuing a clock-mode selection command before a device or an inquiry command after the transition to programming/erasing state command, are

Error Response H'80 H'xx

- Error response, H'80, (one byte): Command error
- Command, H'xx, (one byte): Received command

- be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inquir which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, acc to the returned information on multiplication ratios and operating frequencies.
- 7. After selection of the device and clock mode, the information of the user boot MAT a MAT should be made to inquire about the user boot MATs information inquiry (H'24 MATs information inquiry (H'25), erased block information inquiry (H'26), and programme to the programme of unit inquiry (H'27).
 - 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

Rev. 2.00 Oct. 20, 2009 Page 1108 of 1340 RENESAS

H'50	128-byte programming	Programs 128 bytes of data
H'48	Erasing selection	Transfers the erasing program
H'58	Block erasing	Erases a block of data
H'52	Memory read	Reads the contents of memory
H'4A	User boot MAT sum check	Checks the checksum of the user
H'4B	User MAT sum check	Checks the checksum of the user
H'4C	User boot MAT blank check	Checks the blank data of the user
H'4D	User MAT blank check	Checks the blank data of the user

User MAT programming selection

Boot program status inquiry

H'43

H'4F

REJ09

Transfers the user MAT programm

Inquires into the boot program's s

program

command represents the data programmed according to the method specified by the s command. When more than 128-byte data is programmed, 128-byte commands shoul repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFF address will stop the programming. On completion of programming, the boot program wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programmin another method or of another MAT, the procedure must be repeated from the program selection command.

The sequence for the programming selection and 128-byte programming commands i in figure 24.27.




Figure 24.27 Programming Sequence

Rev. 2.00 Oct. 20, 2009 Page 1110 of 1340 REJ09B0499-0200




Figure 24.28 Erasure Sequence

Rev. 2.00 Oct. 20, 2009 Page

Error Response H'C2 ERROR

Error response: H'C2 (1 byte): Error response to user boot MAT programming selecti

ERROR: (1 byte): Error code H'54: Selection processing error (transfer error occurs and processing is not complete

User MAT Programming Selection

The boot program will transfer a program for user MAT programming selection. The data programmed to the user MATs by the transferred program for programming.

H'43 Command

Command, H'43, (one byte): User MAT programming selection

H'06 Response

- Response, H'06, (one byte): Response to user MAT programming selection When the programming program has been transferred, the boot program will return A
- Error Response H'C3 **ERROR**
- Error response: H'C3 (1 byte): Error response to user MAT programming selection

H'54: Selection processing error (transfer error occurs and processing is not complete

ERROR: (1 byte): Error code

Rev. 2.00 Oct. 20, 2009 Page 1112 of 1340 RENESAS

- Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'01000000)
- Program data (128 bytes): Data to be programmed

 The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming
 On completion of programming, the boot program will return ACK.

Error Response H'D0 ERROR

- Error response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code

H'11: Checksum Error

H'2A: Address error

The address is not in the specified MAT.

H'53: Programming error

A programming error has occurred and programming cannot be continuous.

The specified address should match the unit for programming of data. For example, who programming is in 128-byte units, the lower eight bits of the address should be H'00 or 1 When there are less than 128 bytes of data to be programmed, the host should fill the rest H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFF will sto programming operation. The boot program will interpret this as the end of the program wait for selection of programming or erasing.



- Error Response, in Do, (one byte). Error response for 126-byte programming
 - ERROR: (one byte): Error code
 - H'11: Checksum error

H'53: Programming error

An error has occurred in programming and programming cannot be cor

(d) Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the tran erasure program.

Command H'48

• Command, H'48, (one byte): Erasure selection

Response H'06

• Response, H'06, (one byte): Response for erasure selection After the erasure program has been transferred, the boot program will return ACK.

H'C8 Error Response **ERROR**

- Error Response, H'C8, (one byte): Error response to erasure selection
- ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

Response H'06

Response, H'06, (one byte): Response to Erasure

• Response, H'06, (one byte): Response to Erasure

After erasure has been completed, the boot program will return ACK.

Error Response H'D8 ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code

H'11: Sum check error

H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

On receiving block number HFF, the boot program will stop erasure and wait for a sele command.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size, (one byte): The number of bytes that represents the block number This is fixed to 1.
- Block number (one byte): H'FF Stop code for erasure
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to end of erasure (ACK)
 When erasure is to be performed after the block number H'FF has been sent, the procession of the executed from the erasure selection command.



Rev. 2.00 Oct. 20, 2009 Page REJ09

An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response

H'52	Read size					
Data						
SUM						

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

Error Response

H'D2 ERROR

- Error response: H'D2 (1 byte): Error response to memory read
- ERROR: (1 byte): Error code

H'11: Sum check error

H'2A: Address error

The read address is not in the MAT.

H'2B: Size error

The read size exceeds the MAT.

REJ09B0499-0200



This is fixed to 4.

- Checksum of user boot program (four bytes): Checksum of user boot MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

(h) User MAT Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the us program.

Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

Rev. 2.00 Oct. 20, 2009 Page

- Error Response, H'CC, (one byte): Response to blank check for user boot MAT
 - Error Code, H'52, (one byte): Erasure has not been completed.

1100 1102

User MAT Blank Check (j)

The boot program will check whether or not all user MATs are blank and return the resul

Command H'4D

Command, H'4D, (one byte): Blank check for user MATs

H'06 Response

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation.

ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

Table 24.18 Status Code

Code	Description
H'11	Device selection wait
H'12	Clock mode selection wait
H'13	Bit rate selection wait
H'1F	Programming/erasing state transition wait (bit rate selection is completed)
H'31	Programming state for erasure
H'3F	Programming/erasing selection wait (erasure is completed)
H'4F	Program data receive wait
H'5F	Erase block specification wait (erasure is completed)

H'26	Multiplication ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate-adjustment confirmation error

- 3.3-V programming voltage. Use only the specified socket adapter. 5. Do not turn off the Vcc power supply nor remove the chip from the PROM program
- reset input period of at least 100ms. 6. The flash memory is not accessible until FKEY is cleared after programming/erasure the operating mode is changed and this LSI is restarted by a reset immediately after

programming/erasure in which a high voltage is applied to the flash memory. Doing damage the flash memory permanently. If a reset is input, the reset must be released

- programming/erasure has finished, secure the reset input period (period of RES = 0) 100µs. Transition to the reset state during programming/erasure is inhibited. If a rese the reset must be released after the reset input period of at least 100 µs. 7. At powering on the Vcc power supply, fix the RES pin to low and set the flash mem
 - hardware protection state. This power on procedure must also be satisfied at a power power-on caused by a power failure and other factors. 8. In on-board programming mode or programmer mode, programming of the 128-byte
 - programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased. 9. When the chip is to be reprogrammed with the programmer after execution of program erasure in on-board programming mode, it is recommended that automatic programming
 - performed after execution of automatic erasure. 10. To program the flash memory, the program data and program must be allocated to a
 - which are higher than those of the external interrupt vector table and H'FF must be v

maximum.

all the system reserved areas in the exception handling vector table. 11. The programming program that includes the initialization routine and the erasing program. includes the initialization routine are each 4 Kbytes or less. Accordingly, when the C frequency is 35 MHz, the download for each program takes approximately 60 µs at 1

Rev. 2.00 Oct. 20, 2009 Page

Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.

15. The contents of general registers ER0 and ER1 are not saved during download of an oprogram, initialization, programming, or erasure. When needed, save the general register before a download request or before execution of initialization, programming, or erast the procedure program.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 1122 of 1340

valid • Six test modes:

BYPASS mode

EXTEST mode

SAMPLE/PRELOAD mode

CLAMP mode HIGHZ mode

IDCODE mode




Figure 25.1 Block Diagram of Boundary Scan Function

25.3 Input/Output Pins

Table 25.1 shows the I/O pins used in the boundary scan function.

Table 25.1 Pin Configuration

Pin Name	I/O	Description
TCK	Input	Test clock input pin
		Clock signal for boundary scan. Input the clock the duty cycle of wherever the percent when boundary scan function is used.
TMS	Input	Test mode select pin
TDI	Input	Test data input pin
TDO	Output	Test data output pin
TRST	Input	Test reset input pin

Rev. 2.00 Oct. 20, 2009 Page 1124 of 1340

REJ09B0499-0200

RENESAS

TDI and TDO pins in BYPASS mode. The boundary scan register (JTBSR), which is a register (see table 25.4), is connected between the TDI and TDO pins when test data are shifted in. None of the registers is accessible from the CPU.

Table 25.2 shows the availability of serial transfer for the registers.

Table 25.2 Serial Transfers for Registers

Register Abbreviation	Serial Input	Serial Output
JTIR	Available	Not available
JTBPR	Available	Available
JTBSR	Available	Available
JTID	Not available	Available

Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	
		Initial						

R/W	_	_	_	
Bit	Bit Name	Initial Value	R/W	Descriptions
15 to 12	TS[3:0]	All 0	R/W	Test Bit Set
				Specify an instruction as shown in table 25.3.
11 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always 0.



0	1	1	1	Reserved	
1	0	0	0	Reserved	
1	0	0	1	Reserved	
1	0	1	0	Reserved	
1	0	1	1	Reserved	
1	1	0	0	Reserved	
1	1	0	1	Reserved	
1	1	1	0	Reserved	
1	1	1	1	BYPASS	

25.4.2 Bypass Register (JTBPR)

JTBPR is a 1-bit register and is connected between the TDI and TDO pins when JTIR is BYPASS mode. JTBPR cannot be read from or written to by the CPU.

25.4.3 Boundary Scan Register (JTBSR)

JTBSR is a shift register to control the external input and output pins of this LSI and is a across the pads. The initial values are undefined. JTBSR cannot be accessed by the CPU EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ instructions are issued to apply boundary-scan testing conformant to the JTAG standard.

Table 25.5 shows the correspondence between the JTBSR bits and the pins of this LSI.



			1		
			Output	282	21
7	E1	PM2	Input	280	_
			Output enable	279	
			Output	278	22
8	F1	PF4	Input	265	_
			Output enable	264	
			Output	263	23
9	F4	PF3	Input	262	_
			Output enable	261	
			Output	260	24
11	F2	PF2	Input	259	_
			Output enable	258	
			Output	257	25
12	G1	PF1	Input	256	_
			Output enable	255	
			Output	254	27
13	H4	PF0	Input	253	_
			Output enable	252	
			Output	251	28
14	G3	PE7	Input	250	_
			Output enable	249	
			Output	248	29
15	G2	PE6	Input	247	_
			Output enable	246	
			Output	245	
					_
			ige 1128 of 1340	7cr	CEAE
REJ09	B0499-020	0		• (EIV	ESAS

Output

Output enable

Input

PM1

6

D2

200

284

283

КЗ

L1

J4

J2

K1

J3

K4

K2

Output PD5 PD4

Input Output ena Output Input Output ena

Output Input

Output ena Output

Output ena

Output

Input Output ena Output

Input Output ena Output

Input Output ena Output

Input

Input Output ena

Output ena Output

PE2

PE1

PE0

PD7

PD6

PD3

41	L5	MD_C LK	Input	193	55	K10	PH2	Input
					_			Output e
43	M6	P20	Input	183				Output
			Output enable	182				
			Output	181	56	N10	PH3	Input
45	K6	P21	Input	180	_			Output 6
			Output enable	179				Output
			Output	178	61	M12	PH7	Input
46	N6	P22	Input	177	_			Output 6
			Output enable	176				Output
			Output	175	58	M11	PH4	Input
47	M7	P23	Input	174	_			Output 6
			Output enable	173				Output
			Output	172	59	N11	PH5	Input
48	L6	P24	Input	171	_			Output 6
			Output enable	170				Output
			Output	169	60	N12	PH6	Input
					_			

201

200

199

197

196

195

194

52

53

54

L9

М9

L10

NMI

PH0

PH1

Input

Input

Output e

Output

Output e

Output

Input

34

35

40

N2

N3

L4

РМ3

PM4

VBUS

Input

Output

Output

Input

Input

Output enable

Output enable

Output e

Rev. 2.00 Oct. 20, 2009 Page

Output

70	J13	PI6	Input	98
			Output enable	97
			Output	96
72	J11	P10	Input	95
			Output enable	94
			Output	93
73	H11	P11	Input	92
			Output enable	91
			Output	90
74	J12	P12	Input	89
			Output enable	88
			Output	87



RENESAS



63

68

69

71

M13

K11

K12

J10

PI0

PI4

PI5

PI7

Input

Output

Input

Output

Input

Output

Input

Output

Output enable

Output enable

Output enable

Output enable

110

109

108

107

106

105

104

103

102

101

100

99

86

87

89

90

97

109

110

111

112

E11

E10

B13

A13

D10

B6

D6

A5

B4

P16

P17

P60

P61

MD0

MD1

PA0

PA1

Input

Output

Input

Output

Output

Output

Input

Input

Input Output enab Output

Input Output enab Output

Input Output enab Output

Input Output enab

Input

Output enab

Output enab

Output enab

116	C4	PA6	Input	14
			Output enable	13
			Output	12
118	A2	PA7	Input	11
			Output enable	10
			Output	9
120	B2	PB0	Input	8
			Output enable	7
			Output	6
1	A1	PB1	Input	5
			Output enable	4
			Output	3
2	B1	PB2	Input	2
			Output enable	1
			Output	0
to TDO				

Bit	Bit Name	Initial Value R/W	Descriptions
31 to 0	DID31 to DID0	H'0807F447 R/W	JTID is a register the value showing the decid IDCODE is fixed.

R/W

R/W

R/W R/V

Initial Value R/W

R/W

R/W

R/W

R/W

R/W






Figure 25.2 State Transitions of the TAP Controller

Rev. 2.00 Oct. 20, 2009 Page

EXTEST (Instruction Code: B'0000): The EXTEST instruction is used to test external when this LSI is installed on the printed circuit board. If this instruction is executed, output are used to output test data (specified by the SAMPLE/PRELOAD instruction) from the scan register to the print circuit board, and input pins are used to input test result.

SAMPLE/PRELOAD (Instruction Code: B'0100): The SAMPLE/PRELOAD instruction used to input data from the LSI internal circuits to the boundary scan register, output data scan path, and reload the data to the scan path. While this instruction is executed, input sidirectly input to the LSI and output signals are also directly output to the external circuits system circuit is not affected by this function.

In SAMPLE operation, the boundary scan register latches the snap shot of data transferre

input pins to internal circuit or data transferred from internal circuit to output pins. The la data is read from the scan path. The scan register latches the snap data at the rising edge of TCK in Capture-DR state. The scan register latches snap shot without affecting the LSI n operation.

In PRELOAD operation, initial value is written from the scan path to the parallel output lateral path.

the boundary scan register prior to the EXTEST instruction execution. If the EXTEST is without executing this PRELOAD operation, undefined values are output from the begins the end (transfer to the output latch) of the EXTEST sequence. (In EXTEST instruction, oparallel latches are always output to the output pins.)

IDCODE (**Instruction Code: B'0001**): When the IDCODE instruction is selected, IDCO register value is output to the TDO in Shift-DR state of the TAP controller. In this case, I register value is output from the LSB. During this instruction execution, test circuit does the system circuit. INSTR is initialized by the IDCODE instruction in Test-Logic-Reset state TAP controller.

RENESAS

BYPASS is connected between TDI and TDO pins, leading to the same operation as wh BYPASS instruction has been selected.




Figure 25.3 Serial Data Input/Output

- 2. If a pin with open-drain function is SAMPLEed while its open-drain function is enabled. while the corresponding OUT register is set to 1, the corresponding Control register is to 0 (the pin status is Hi-Z). If the pin is SAMPLEed while the corresponding OUT re
- cleared to 0, the corresponding Control register is 1 (the pin status is 0) 3. Pins of the boundary scan (TCK, TDI, TMS, and TRST) have to be pulled up by pull-
- 4. Power supply pins (V_{CC}, V_{CI}, V_{SS}, AV_{CC}, AV_{SS}, Vref, PLLV_{CC}, PLLV_{SS}, DrV_{CC}, and DrV cannot be boundary-scanned.
- 5. Clock pins (EXTAL and XTAL) cannot be boundary-scanned.
- 6. Reset and standby signals (RES and STBY) cannot be boundary-scanned.
- 7. Boundary scan pins (TCK, TMS, TRST, TDI, and TDO) cannot be boundary-scanned
- 8. The boundary scan function is not available when this LSI are in the following states.
- (1) Reset state

resistors.

(2) Hardware standby mode, software standby mode, and deep software standby mode

RENESAS

This LSI supports four clocks: a system clock provided to the CPU and bus masters, a p module clock provided to the peripheral modules, an external bus clock provided to the bus and a USB clock provided to the USB module. Frequencies of the peripheral modul the external bus clock, and the system clock can be set independently, although the peripheral module clock and the external bus clock operate with the frequency lower than the system frequency.

The USB module requires the 48-MHz clock. Set the external clock frequency and the Mpin so that the USB clock (cku) frequency becomes 48 MHz.

Note that the MD CLK pin setting also changes the frequencies of the peripheral module.

Note that the MD_CLK pin setting also changes the frequencies of the peripheral module the external bus clock, and the system clock.




Figure 26.1 Block Diagram of Clock Pulse Generator

Selection of Clock Pulse Generator Table 26.1

MD_CLK	EXTAL Input Clock Frequencies	Ιφ/Ρφ/Βφ	USB Clock (cku)
0	8 MHz to 18 MHz	EXTAL \times 4, \times 2, \times 1, \times 1/2	EXTAL ×4
1	16 MHz	EXTAL ×2, ×1, ×1/2	EXTAL ×3

Bit	15	14	13	12	11	10	9	
Bit Name	PSTOP1	_	_	_	_	ICK2	ICK1	
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_	PCK2	PCK1	PCK0	_	BCK2	BCK1	
Initial Value	0	0	1	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit I	Bit Name	Initial Value	R/W	Descriptio	n			
	Bit Name PSTOP1			Descriptio Βφ Clock C		ole		
		Value	R/W	-	utput Enak			
		Value	R/W	Bφ Clock O Controls φ	utput Enak			
		Value	R/W	Bφ Clock O Controls φ	output Enab			
		Value	R/W	B O Controls Normal	output Enab output on F operation			
		Value	R/W	Bφ Clock C Controls φ • Normal 0: φ output	output Enab output on F operation			

be written to.

				-	n clock if the frequer han that of the two	ncy of the system clo		
7	_	0	R/W	Reserv	red			
				Althoug written	•	ole/writable, only 0 sh		
6	PCK2	0	R/W	Periph	eral Module Clock ((Pφ) Select		
5	PCK1	1	R/W	These bits select the frequency of the periphe				
4	PCK0	0	R/W	module clock. The ratio to the input clock				
				PCK (2	2:0) MD_CLK = 0	$MD_CLK = 1$		
				000:	× 4	× 2		
				001:	× 2	× 1		
				010:	× 1	× 1/2		
				011:	× 1/2	Setting prohibited		
				1XX:	Setting prohibited	d		
				lower t can be	han that of the systemset so as to make	oheral module clock sem clock. Though the the frequency of the igher than that of the		

011:

1XX:

 $\times 1/2$

Setting prohibited The frequencies of the peripheral module clock external bus clock change to the same frequer

Setting prohibited

clock, the clocks will have the same frequency

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1140 of 1340

010:	× 1	× 1/2
011:	× 1/2	Setting prohibite
1XX:	Setting prohibited	
than that	uency of the externa t of the system clock to make the freque	. Though these b

001:

clock higher than that of the system clock, the will have the same frequency in reality.

Note: X: Don't care




Figure 26.2 Connection of Crystal Resonator (Example)

Table 26.2 Damping Resistance Value

Frequency (MHz)	8	12	16	18
$R_{d}(\Omega)$	200	0	0	0

Figure 26.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator the characteristics shown in table 26.3.




Figure 26.3 Crystal Resonator Equivalent Circuit

Rev. 2.00 Oct. 20, 2009 Page 1142 of 1340

REJ09B0499-0200

RENESAS

pin, put the external clock in high level during standby mode.




Figure 26.4 External Clock Input (Examples)




Figure 26.5 External Clock Input Timing

Rev. 2.00 Oct. 20, 2009 Page

updated frequency.

Rev. 2.00 Oct. 20, 2009 Page 1144 of 1340

REJ09B0499-0200



I ϕ max = 50 MHz, P ϕ max = 35 MHz, and B ϕ max = 50 MHz,

the frequencies should satisfy the conditions 8 MHz \leq I ϕ \leq 50 MHz, 8 MHz \leq P ϕ \leq 3

and 8 MHz \leq B ϕ \leq 50 MHz. 2. All the on-chip peripheral modules (except for the EXDMAC, DMAC, and DTC) of the Pφ. Note therefore that the time processing of modules such as a timer and SCI d before and after changing the clock division ratio.

In addition, wait time for clearing software standby mode differs by changing the clear division ratio. For details, see section 27.7.3, Setting Oscillation Settling Time after Software Standby Mode.

3. The relationship among the system clock, peripheral module clock, and external bus $\geq P\phi$ and $I\phi \geq B\phi$. In addition, the system clock setting has the highest priority. Accordingly,

Pφ or Bφ may have the frequency set by bits ICK2 to ICK0 regardless of the settings PCK2 to PCK0 or BCK2 to BCK0. 4. Note that the frequency of ϕ will be changed in the middle of a bus cycle when setting

while executing the external bus cycle with the write-data-buffer function and EXDI 5. Figure 26.6 shows the clock modification timing. After a value is written to SCKCR waits for the current bus cycle to complete. After the current bus cycle completes, ea frequency will be modified within one cycle (worst case) of the external input clock

Figure 26.6 Clock Modification Timing

26.5.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board thorough evaluation is necessary on the user's part, using the resonator connection examp shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.

26.5.3 Notes on Board Design

When using the crystal resonator, place the crystal resonator and its load capacitors as clo XTAL and EXTAL pins as possible. Other signal lines should be routed away from the o circuit as shown in figure 26.7 to prevent induction from interfering with correct oscillati




Figure 26.7 Note on Board Design for Oscillation Circuit

Rev. 2.00 Oct. 20, 2009 Page 1146 of 1340

REJ09B0499-0200



Note: * CB and CPB are laminated ceramic capacitors.

Figure 26.8 Recommended External Circuitry for PLL Circuit

Rev. 2.00 Oct. 20, 2009 Page REJ09

REJ09B0499-0200



- Module stop function
 The functions for each peripheral module can be stopped to make a transition to a pomode.
 - Transition function to power-down mode

 Transition to a power down mode is possible to stan the CPLL parishers.

Transition to a power-down mode is possible to stop the CPU, peripheral modules, a oscillator.

• Five power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode

Deep software standby mode

Hardware standby mode

Table 27.1 shows conditions to shift to a power-down mode, states of the CPU and peripmodules, and clearing method for each mode. After the reset state, since this LSI operation normal program execution state, the modules, other than the DMAC, DTC, and EXDMA stopped.

Bus interface		(retained)		
Watchdog timer	Operating	Operating		
8-bit timer (unit 0/1)	Operating	Operating* ⁴		
Voltage detection circuit*9	Operating	Operating		
Power-on reset circuit*9	Operating	Operating		
Other	Operating	Stopped*1		

Operating

operations are suspended.

Rev. 2.00 Oct. 20, 2009 Page 1150 of 1340

Stopped

(retained)

Operating

(retained)

Operating

(retained)

Stopped

Stopped

(retained)

Stopped

Stopped

Retained

(retained)

(retained)

Stopped

Stopped

Stopped

Stopped

Stopped

(retained)

Stopped

(retained)

Operating

Operating

Stopped*1

Retained*6

(retained)

(retained)

(retained)

(retained)

CPU

On-chip RAM 4

(H'FF2000 to

(H'FF4000 to H'FFBFFF)

peripheral

modules

I/O ports

REJ09B0499-0200

Universal Serial Operating

H'FF3FFF) On-chip RAMs

3 to 0

Notes: "Stopped (retained)" in the table means that the internal values are retained and in

RENESAS

undefined)*5 Stop (und

Stop

(und

Stop

(und

Stop

(und

Stop

(und

(undefined) Stopped (undefined) Operating

Stopped

Stopped

Stopped

(retained/

Stopped

(retained/

Stopped

Operating

Stopped*7

(undefined)

Stopped*6

(undefined)

undefined)*5

(undefined)

(undefined)

Stop (und

Stop Stop


Stop

(und

Hi-Z

- 7. Some peripheral modules enter a state where the register values are retained
- 8. An external interrupt or USB suspend/resume interrupt.
- 9. External interrupt and voltage monitoring interrupt*10.
- 10. Supported only by the H8SX/1655M Group.

RENESAS



[Legend] - Transition after exception handling

Notes: 1. NMI, IRQ0 to IRQ11, 8-bit timer interrupt, watchdog timer interrupt, and voltage monitoring interrupt*6.

Note that the 8-bit timer interrupt is valid when the MSTPCRA9 or MSTPCRA8 bit is cleared to 0.

- 2. NMI, IRQ0 to IRQ11, and voltage monitoring interrupt*6.
- Note that IRQ is valid only when the corresponding bit in SSIER is set to 1.

 3. NMI, IRQ0-A to IRQ3-A, and voltage monitoring interrupt*6.
- Note that IRQ and voltage monitoring*6 interrupts are valid only when the corresponding bit in DPSIER is set 4. The SLPIE bit in SBYCR is cleared to 0.
- 5. If a conflict between a transition to deep software standby mode and generation of software standby mode clearing source occurs, a mode transition may be made from software standby mode to program execution st through execution of interrupt exception handling. In this case, a transition to deep software standby mode is made. For details, refer to section 27.12, Usage Notes.
- 6. Supported only by the H8SX/1655M Group.

From any state, a transition to hardware standby mode occurs when $\overline{\text{STBY}}$ is driven low. From any state except hardware standby mode, a transition to the reset state occurs when $\overline{\text{RES}}$ is driven low.

Figure 27.1 Mode Transitions

Rev. 2.00 Oct. 20, 2009 Page 1152 of 1340 REJ09B0499-0200

- Deep standby wait control register (DPSWCR)
- Deep standby interrupt enable register (DPSIER)
- Deep standby interrupt flag register (DPSIFR)
- Beep standey interrupt mag register (B1 511 1
- Deep standby interrupt edge register (DPSIEGR)
- Reset status register (RSTSR)
- Deep standby backup register n (DPSBKRn) (n: 15 to 0)

27.2.1 Standby Control Register (SBYCR)

SBYCR controls software standby mode.

Bit	15	14	13	12	11	10	9	
Bit name	SSBY	OPE	_	STS4	STS3	STS2	STS1	
Initial value:	0	1	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	SLPIE	_	_	_	_	_	_	Γ
Initial value:	0	0	0	0	0	0	0	
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

			disabled. In this case, a transition is always mad sleep mode or all-module-clock-stop mode after SLEEP instruction is executed. When the SLPIE to 1, this bit should be cleared to 0.
OPE	1	R/W	Output Port Enable
			Specifies whether the output of the address bus control signals (CSO to CS7, AS, RD, HWR, and retained or these lines are set to the high-Z state software standby mode or deep software standb
			 In software standby mode or deep software st mode, address bus and bus control signal line high-impedance.
			 In software standby mode or deep software st mode, output states of address bus and bus of signals are retained.

always be 0.

This bit is always read as 0. The write value sho

13 — 0 R/W Reserved

Rev. 2.00 Oct. 20, 2009 Page 1154 of 1340

14

the Pφ clock frequency. Careful consideration is in multi-clock mode.

00000: Reserved

00001: Reserved

00010: Reserved

00011: Reserved

00100: Reserved

00100: Reserved

00101: Standby time = 64 states

00110: Standby time = 512 states

00111: Standby time = 1024 states

01011: Standby time = 32768 states 01100: Standby time = 65536 states 01101: Standby time = 131072 states 01110: Standby time = 262144 states 01111: Standby time = 524288 states

1xxxx: Reserved

01000: Standby time = 2048 states 01001: Standby time = 4096 states 01010: Standby time = 16384 states

				executed, this bit remains set to 1. For clearing, this bit.
6 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value

always be 0.

[Legend]

x: Don't care

Note: With the F-ZTAT version, the flash memory settling time must be reserved.

27.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB control module stop state. Setting a bit to 1 makes the corres module enter module stop state, while clearing the bit to 0 clears module stop state.

MSTPCRA

Bit	15	14	13	12	11	10	9	
Bit name	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	M
Initial value:	0	0	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	M
Initial value:	1	1	1	1	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 1156 of 1340 REJ09B0499-0200



• MSTPCRA

		Initial		
Bit	Bit Name	Value	R/W	Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop state fo current consumption by stopping the bus control I/O ports operations when the CPU executes the instruction after module stop state has been seen on-chip peripheral modules controlled by MSTF
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	EXDMA controller (EXDMAC)
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write valualways be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write valualways be 1.
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)

0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)

MSTPCRB

Bit	Bit Name	Initial Value	R/W	Module
15	MSTPB15	1	R/W	Programmable pulse generator (PPG_0: PO7 to
14	MSTPB14	1	R/W	Reserved
13	MSTPB13	1	R/W	These bits are always read as 1. The write valualways be 1.
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)
11	MSTPB11	1	R/W	Reserved
				This bit is always read as 1. The write value sho always be 1.
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus interface 2_1 (IIC2_1)
6	MSTPB6	1	R/W	I ² C bus interface 2_0 (IIC2_0)
5	MSTPB5	1	R/W	User break controller (UBC)
4	MSTPB4	1	R/W	Reserved
3	MSTPB3	1	R/W	These bits are always read as 1. The write value
2	MSTPB2	1	R/W	always be 1.
1	MSTPB1	1	R/W	

Rev. 2.00 Oct. 20, 2009 Page 1158 of 1340 RENESAS REJ09B0499-0200

R/W



MSTPB0

0

Bit n	name	MSTPC15	MSTPC1	4 N	ISTPC13	MSTPC12	MSTPC11	MSTPC10	MSTPC9	
Initia	al value:	1	1		1	1	1	1	1	
R/W	/ :	R/W	R/W		R/W	R/W	R/W	R/W	R/W	
Bit		7	6		5	4	3	2	1	
Bit n	name	MSTPC7	MSTPC	1	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	
Initia	al value:	0	0		0	0	0	0	0	
R/W	/ :	R/W	R/W		R/W	R/W	R/W	R/W	R/W	
Bit	Bit N		nitial 'alue F	:/W	Modul	e				
15	MST	PC15 1	F	/W	Serial	communica	ations inter	face_5 (SC	I_5), (IrDA))
14	MST	PC14 1	F	l/W	Serial	communica	ations inter	face_6 (SC	I_6)	
13	MST	PC13 1	F	/W	8-bit tii	mer (TMR_	4, TMR_5)	1		
12	MST	PC12 1	F	/W	8-bit tii	mer (TMR_	6, TMR_7)	1		
11	MST	PC11 1	F	l/W	Univer	sal Serial E	Bus interfac	e (USB)		

13

12

11

15

Bit

10

9

8

MSTPC10

MSTPC9

MSTPC8

1

1

1

R/W

R/W

R/W

14

Cyclic redundancy check calculator

Programmable pulse generator (PPG_1: PO31 to P

A/D converter (unit 1)

REJ09

9

10

value.

27.2.4 Deep Standby Control Register (DPSBYCR)

DPSBYCR controls deep software standby mode.

DPSBYCR is not initialized by the internal reset signal upon exit from deep software star mode.

Bit	7	6	5	4	3	2	1	
Bit name	DPSBY	IOKEEP	RAMCUT2	RAMCUT1	_	_	_	RA
Initial value:	0	0	0	0	0	0	0	
R/W·	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Oct. 20, 2009 Page 1160 of 1340 REJ09B0499-0200



1		
1		

0

1

When deep software standby mode is canceled

interrupt, this bit remains at 1. Write a 0 here to Setting of this bit has no effect when the WDT i watchdog timer mode. In this case, executing the instruction always initiates entry to sleep mode module-clock-stop mode. Be sure to clear this I when setting the SLPIE bit to 1.

Enters software standb after execution of a SLE

Enters deep software s mode after execution of

instruction.

instruction.

				when a 0 is written to this bit follow from deep software standby mode
				In operation in external extended mode, however address bus, bus control signals (CSO, AS, RD, and LWR), and data bus are set to the initial state exit from deep software standby mode.
5	RAMCUT2	0	R/W	On-chip RAM Power Off 2
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software star mode. For details, see descriptions of the RAMC
4	RAMCUT1	0	R/W	On-chip RAM Power Off 1
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software star mode. For details, see descriptions of the RAMC
3 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
0	RAMCUT0	1	R/W	On-chip RAM Power Off 0
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software starmode.
				RAMCUT 2 to 0

1

simultaneously with exit from deep

The retained port states are releas

software standby mode.

000: Power is supplied to the on-chip RAM and 111: Power is not supplied to the on-chip RAM a

Settings other than above are prohibited.





Rev. 2.00 Oct. 20, 2009 Page 1162 of 1340

Bit	Bit Name	Initial Value	R/W	Module
7, 6	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

R/W

During the oscillation settling period, counting is performed with the clock frequency input to the I 000000: Reserved 000001: Reserved 000010: Reserved 000011: Reserved 000100: Reserved 000101: Wait time = 64 states 000110: Wait time = 512 states 000111: Wait time = 1024 states 001000: Wait time = 2048 states 001001: Wait time = 4096 states 001010: Wait time = 16384 states 001011: Wait time = 32768 states 001100: Wait time = 65536 states

001101: Wait time = 131072 states

001110: Wait time = 262144 states 001111: Wait time = 524288 states

01xxxx: Reserved

[Legend]

x: Don't care

Rev. 2.00 Oct. 20, 2009 Page 1164 of 1340 RENESAS

Bit	Bit Name	Initial Value	R/W	Module
7	_	0	R/W	Reserved
				This bit is always read as 0. The write value shoul be 0.
6	DUSBIE	0	R/W	USB Suspend/Resume Interrupt Enable
				Enables/disables exit from deep software standby the USB suspend/resume interrupt signal.
				0: Disables exit from deep software standby mode USB suspend/resume interrupt signal.
				1: Enables exit from deep software standby mode USB suspend/resume interrupt signal.
5	_	0	R/W	Reserved
				This bit is always read as 0. The write value shoul be 0.
4	DLVDIE*	0	R/W	LVD Interrupt Enable
				Enables/disables exit from deep software standby the voltage monitoring interrupt signal.
				 Disables exit from deep software standby mode voltage monitoring interrupt signal.
				 Enables exit from deep software standby mode voltage monitoring interrupt signal.

				0: Disables exit from deep software standby mode by $\overline{\text{IRQ2}}\text{-A}$
				1: Enables exit from deep software standby mode b IRQ2-A
1	DIRQ1E	0	R/W	IRQ1 Interrupt Enable
				Enables or disables exit from deep software standby by IRQ1-A.
				0: Disables exit from deep software standby mode book IRQ1-A.
				1: Enables exit from deep software standby mode b IRQ1-A.
^	DIDONE	Λ	D/M	IDO0 Interrupt Enable

by IRQ2-A.

DIRQ0E 0 R/W IRQ0 Interrupt Enable

Enables or disables exit from deep software standb by IRQ0-A.

0: Disables exit from deep software standby mode body iRQ0-A.
1: Enables exit from deep software standby mode body

ĪRQ0-A.

Note: * Supported only by the H8SX/1655M Group.

REJ09B0499-0200

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 1166 of 1340

Notes:	Notes: 1. Only 0 can be written to clear the flag. 2. Supported only by the H8SX/1655M Group.								
iit	Bit Name	Initial Value	R/W	Module					
	DNMIF	0	R/(W)*1	NMI Flag					
				[Setting condition]					
				NMI input specified in DPSIEGR is general					
				[Clearing condition]					
				Writing a 0 to this bit after reading it as 1.					

R/(W)*1

0

R/(W)*1

Initial value:

R/W:

6

5

0

R/(W)*1

DUSBIF

0

0

0

R

0

R/(W)*1

[Setting condition]

[Clearing condition]

Reserved

be 0.

0

R/(W)*1

USB Suspend/Resume Interrupt Flag

When the USB suspend/resume interrupt occurs

This bit is always read as 0. The write value sho

Writing a 0 to this bit after reading it as 1.

0

R/(W)*1

DPSIEGR is generated.

0

R/(W)*1

DLVDIF*2	0	R/(W)*1	LVD Interrupt Flag
			[Setting condition]
			Voltage monitoring interrupt is generated.
			[Clearing condition]
			Writing a 0 to this bit after reading it as 1.

R



			[Clearing condition]
			Writing a 0 to this bit after reading it as 1.
DIRQ1F	0	R/(W)*1	IRQ1 Interrupt Flag
			[Setting condition]
			ĪRQ1-A input specified in DPSIEGR is generated
			[Clearing condition]
			Writing a 0 to this bit after reading it as 1.
DIRQ0F	0	R/(W)*1	IRQ0 Interrupt Flag
			[Setting condition]
			ĪRQ0-A input specified in DPSIEGR is generated
			[Clearing condition]

Writing a 0 to this bit after reading it as 1. Notes: 1. Only 0 can be written to clear the flag.

2. Supported only by the H8SX/1655M Group.

1

				These bits are always read as 0. The write valualways be 0.
3	DIRQ3EG	0	R/W	IRQ3 Interrupt Edge Select
				Selects the active edge for $\overline{\text{IRQ3}}\text{-A}$ pin input.
				0: The interrupt request is generated by a fallin
				1: The interrupt request is generated by a rising
2	DIRQ2EG	0	R/W	IRQ2 Interrupt Edge Select
				Selects the active edge for $\overline{\mbox{IRQ2}}\mbox{-A}$ pin input.
				0: The interrupt request is generated by a fallin
				1: The interrupt request is generated by a rising
1	DIRQ1EG	0	R/W	IRQ1 Interrupt Edge Select
				Selects the active edge for $\overline{\text{IRQ1}}\text{-A}$ pin input.
				0: The interrupt request is generated by a fallin
				1: The interrupt request is generated by a rising

R/W

Bit Name

DNMIEG

Bit

6 to 4

7

R/W

Initial

Value

All 0

0

R/W

R/W

R/W

R/W

R/W

NMI Edge Select

Module

Reserved

R/W

Selects the active edge for NMI pin input.

0: The interrupt request is generated by a fallin

1: The interrupt request is generated by a rising

R/W

R/W

interrupt.

Bit

RSTSR is not initialized by the internal reset signal upon exit from deep software standby

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF*2	_	Γ
Initial value	0	0	0	0	0	0*3	0*3	
R/W:	R/(W)*1	R/W	R/W	R/W	R/W	R/W*4	R/W	

Notes: 1. Only 0 can be written to clear the flag.

2. Supported only by the H8SX/1655M Group.

Bit Name

3. Initial value is undefined in the H8SX/1655M Group.

Initial

Value

4. Only 0 can be written to clear the flag in the H8SX/1655M Group.

R/W

5. Readable only in the H8SX/1655M Group.

7	DPSRSTF	0	R/(W)*	Deep Software Standby Reset Flag
				Indicates that deep software standby mode has canceled by an interrupt source specified in DP DPSIEGR and an internal reset is generated.
				[Setting condition]
				Deep software standby mode is canceled by ar source.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
6 to 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valu

Module

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1170 of 1340

RENESAS

always be 0.

			detected a low voltage (Vcc at or below Vdet).
			For details, see section 5, Voltage Detection Circ
1	_	Undefined R/W	Reserved
			These bits are always read as 0. The write value always be 0.
0	PORF	Undefined R	Power-on Reset Flag
			This bit indicates that a power-on reset has been generated.
			For details, see section 4, Reset.
NI-A-	w Onder		

This bit indicates that the voltage-detection circu


Note: Only 0 can be written to clear the flag.

Deep Standby Backup Register (DPSBKRn)

DPSBKRn (n = 15 to 0) is a 16-bit readable/writable register to store data during deep s standby mode.

Although data in on-chip RAM is not retained in deep software standby mode, data in the is retained.

DPSBKRn (n = 15 to 0) is not initialized by the internal reset signal upon exit from deep standby mode.



RENESAS



the operating clock specified by bits ICK2 to ICK0.

27.4 Module Stop State

Module stop functionality can be set for individual on-chip peripheral modules.

When the corresponding MSTP bit in MSTPCRA, MSTPCRB, or MSTPCRC is set to 1, operation stops at the end of the bus cycle and a transition is made to a module stop state. CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, a module stop state is cleared and the starts operating at the end of the bus cycle. In a module stop state, the internal states of mother than the SCI are retained.

After the reset state is cleared, all modules other than the EXDMAC, DMAC, and DTC a chip RAM are placed in a module stop state.

The registers of the module for which the module stop state is selected cannot be read fro written to.

RENESAS

Sleep mode is exited by any interrupt, signals on the \overline{RES} or \overline{STBY} pin, and a reset caus watchdog timer overflow, a voltage monitoring reset*, or a power-on reset*.

Exit from sleep mode by interrupt

When an interrupt occurs, sleep mode is exited and interrupt exception processing st mode is not exited if the interrupt is disabled, or interrupts other than NMI are mask CPU.

Exit from sleep mode by RES pin
 Setting the RES pin level low selects the reset state. After the stipulated reset input of

driving the RES pin high makes the CPU start the reset exception processing.

• Exit from sleep mode by STBY pin

When the STBY pin level is driven low, a transition is made to hardware standby me
• Exit from sleep mode by reset caused by watchdog timer overflow

Sleep mode is exited by an internal reset caused by a watchdog timer overflow.

Sleep mode is exited by a voltage monitoring reset of the voltage detection circuit.

• Exit from power-on reset*

Exit from voltage monitoring reset*

Sleep mode is exited by a power-on reset.

Note: * Supported only by the H8SX/1655M Group.

topped and the second control of the second

modules controlled by MSTPCRC (MSTPCRC[15:8] = H'FFFF).

All-module-clock-stop mode is cleared by an external interrupt (NMI or IRQ0 to IRQ11 RES pin input, or an internal interrupt (8-bit timer*1, watchdog timer, and voltage detecti circuit*2), and the CPU returns to the normal program execution state via the exception h state. All-module-clock-stop mode is not cleared if interrupts are disabled, if interrupts of NMI are masked on the CPU side, or if the relevant interrupt is designated as a DTC activation. source.

When the STBY pin is driven low, a transition is made to hardware standby mode.

- Notes: 1. Operation or stopping of the 8-bit timer can be selected by bits MSTPA9 and in MSTPCRA.
 - 2. Supported only by the H8SX/1655M Group.

Rev. 2.00 Oct. 20, 2009 Page 1174 of 1340

mode the oscillator stops, allowing power consumption to be significantly reduced.

If the WDT is used in watchdog timer mode, it is impossible to make a transition to soft standby mode. The WDT should be stopped before the SLEEP instruction execution.

27.7.2 Exit from Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI or IRQ0 to IRQ11*1) or internal interrupt (voltage monitoring interrupt *2 or USB suspend/resume), a voltage m reset*2, a power-on reset*2 or by means of the \overline{RES} pin or \overline{STBY} pin.

1. Exit from software standby mode by interrupt

When an NMI, IRQ0 to IRQ11*1, or USB suspend/resume interrupt request signal is clock oscillation starts, and after the elapse of the time set in bits STS4 to STS0 in S stable clocks are supplied to the entire LSI, software standby mode is cleared, and in exception handling is started.

When clearing software standby mode with an IRQ0 to IRQ11*1 interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than IRQ0 to IRQ11*1 is generated. Software standby mode cannot be cleared if the inter-

been masked on the CPU side or has been designated as a DTC activation source.

2. Exit from voltage monitoring reset*²

When a voltage monitoring reset is generated by the fall of power-voltage, software mode is cleared and a clock oscillation starts. At the same time, a clock signal is sup throughout the LSI. After that, if power voltage rises, the voltage detection reset is rewhile the clock oscillation stabilization time is well kept. Thereafter, CPU starts the exception handling.

- 5. Exit from software standby mode by STBY pin When the \overline{STBY} pin is driven low, a transition is made to hardware standby mode.
 - Notes: 1. By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ11 can be used as a softwa standby mode clearing source.
 - Supported only by the H8SX/1655M Group.

27.7.3 Setting Oscillation Settling Time after Exit from Software Standby Mode

Bits STS4 to STS0 in SBYCR should be set as described below.

- 1. Using a crystal resonator
 - Set bits STS4 to STS0 so that the standby time is at least equal to the oscillation settli Table 27.2 shows the standby times for operating frequencies and settings of bits STS
- 2. Using an external clock

STS0.

A PLL circuit settling time is necessary. Refer to table 27.2 to set the standby time.

				1	4096	0.12	0.16	0.20	0.32	0.41	0.51
			1	0	16384	0.47	0.66	0.82	1.26	1.64	2.05
				1	32768	0.94	1.31	1.64	2.52	3.28	4.10
		1	0	0	65536	1.87	2.62	3.28	5.04	6.55	8.19
				1	131072	3.74	5.24	6.55	10.08	13.11	16.3
			1	0	262144	7.49	10.49	13.11	20.16	26.21	32.7
				1	524288	14.98	20.97	26.21	40.33	52.43	65.5
1	0	0	0	0	Reserved	_	_	_	_	_	
FI											

14.6

29.3

58.5

20.5

41.0

81.9

25.6

51.2

102.4

39.4

78.8

157.5

51.2

102.4

204.8

64.0

128.

256.

[Legend]

1

0

: Recommended setting when external clock is in use

: Recommended setting when crystal oscillator is in use Note: $P\phi$ is the output from the peripheral module frequency divider. The oscillation

1

0

0

1

0

512

1024

2048

time, which includes a period where the oscillation by an oscillator is not stab depends on the resonator characteristics. The above figures are for reference

> Rev. 2.00 Oct. 20, 2009 Page RENESAS




Figure 27.2 Software Standby Mode Application Example

exception handling starts after the oscillation settling time for software standby mode sp the bits STS4 to STS0 in SBYCR has elapsed.

software standby mode clearing source occurs, a transition to deep software standby mode immediately after software standby mode is entered.

In deep software standby mode, the CPU, on-chip peripheral functions (except for the U chip RAM 4, and oscillator functionality are all halted. In addition, the internal power so

When both of the SSBY bit in SBYCR and the CPSBY bit in DPSBYCR are set to 1 an

these modules stops, resulting in a significant reduction in power consumption. At this t contents of all the registers of the CPU, on-chip peripheral functions (except for the US) chip RAM 4 become undefined.

Contents of the on-chip RAMs 3 to 0 and USB registers can be retained when all the bit RAMCUT2 to RAMCUT0 in DPSBYCR have been cleared to 0. If these bits are set to internal power supply to the on-chip RAMs 3 to 0 and USB stops and the power consunfurther reduced. At this time, the contents of the on-chip RAMs 3 to 0 and USB register

The voltage detection circuit*, and power-on reset circuit* can operate in deep software

mode.

The I/O ports can be retained in the same state as in software standby mode.

Note: * Supported only by the H8SX/1655M Group.

undefined.



specified with DPSIEGR. The DLVDIF bit is set to 1 when a voltage-monitoring inte occurs. The DUSBIF bit is set to 1 when a USB suspend/resume interrupt occurs. When deep software standby mode clearing source is generated, internal power suppl

simultaneously with the start of clock oscillation, and internal reset signal is generated entire LSI. Once the time specified by the WTSTS5 to WTSTS0 bits in DPSWCR has a stable clock signal is being supplied throughout the LSI and the internal reset is clear Deep software standby mode is canceled on clearing of the internal reset, and then the exception handling starts.

When deep software standby mode is canceled by an external interrupt pin or internal signal, the DPSRSTF bit in RSTSR is set to 1. 2. Exit from deep software standby mode by a voltage-monitoring reset*

When a voltage monitoring reset is generated by the power-supply voltage falling, the released from deep software standby mode and internal power supply starts simultane with the start of clock oscillation. At the same time, a clock signal is supplied through LSI. When the power-supply voltage has risen sufficiently, the LSI is released from the voltage-detection reset state after the clock oscillation stabilization time has been secu

CPU then starts reset-exception handling. 3. Exit from power-on reset*

When a power-on reset is generated by the power-supply voltage falling, the LSI is refrom deep software standby mode. If the power-supply voltage then rises sufficiently. oscillation starts and the LSI is released from the power-on reset state after the clock oscillation stabilization time has been secured. As soon as the clock oscillation starts,

signal is provided to the LSI. The internal power supply restarts during the power-on time. After release from the power-on reset state, the CPU starts reset-exception hand

Rev. 2.00 Oct. 20, 2009 Page 1180 of 1340

27.8.3 Pin State on Exit from Deep Software Standby Mode

In deep software standby mode, the ports retain the states that were held during software mode. The internal of the LSI is initialized by an internal reset caused by deep software mode, and the reset exception handling starts as soon as deep software standby mode is The following shows the port states at this time.

(1) Pins for address bus, bus control and data bus

performed according to the internal settings.

Pins for the address bus, bus control signals ($\overline{CS0}$, \overline{AS} , \overline{HWR} , and \overline{LWR}), and data bus of depending on the CPU.

2) Pins other than address bus, bus control and data bus pins

Whether the ports are initialized or retain the states that were held during software stand can be selected by the IOKEEP bit.

- When IOKEEP = 0
 - Ports are initialized by an internal reset caused by deep software standby mode.
- When IOKEEP = 1

The port states that were held in deep software standby mode are retained regardless internal state though the internal of the LSI is initialized by an internal reset caused I software standby mode. At this time, the port states that were held in software standby are retained even if settings of I/O ports or peripheral modules are set. Subsequently retained port states are released when the IOKEEP bit is cleared to 0 and operation is

The IOKEEP bit is not initialized by an internal reset caused by canceling deep standby

1. Change the value of the PSTOP1 bit from 0 to 1 to fix the Bφ output at the high level

- that the Bo output was already fixed high).
- 2. Clear the IOKEEP bit to 0 to end retention of the $B\phi$ state.
- 3. Clear the PSTOP1 bit to 0 to enable B\phi output.

For the port state when the IOKEEP bit is set to 1, see section 27.8.3, Pin State on Exit fr Software Standby Mode.





Figure 27.3 Bo Operation after Exit from Deep Software Standby Mode



RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09

		1	0	512	28.4	32.0	36.6	42.7	51.2
			1	1024	56.9	64.0	73.1	85.3	102.4
1	0	0	0	2048	113.8	128.0	146.3	170.7	204.8
			1	4096	0.23	0.26	0.29	0.34	0.41
		1	0	16384	0.91	1.02	1.17	1.37	1.64
			1	32768	1.82	2.05	2.34	2.73	3.28
	1	0	0	65536	3.64	4.10	4.68	5.46	6.55
			1	131072	7.28	8.19	9.36	10.92	13.11
		1	0	262144	14.56	16.38	18.72	21.85	26.21
			1	524288	29.13	32.77	37.45	43.69	52.43

Reserved

oscillator is not stable, depends on the resonator characteristics.

64

3.6

4.0

4.6

5.3

6.4

8.0

64

12

25

0.5

2.0

4.

16

32

65

1

[Legend]

0

0

: Recommended setting when external clock is in use


The above figures are for reference.

Note:

0

: Recommended setting when crystal oscillator is in use The oscillation settling time, which includes a period where the oscillation by a

0



transition to deep software standby mode is triggered by execution of a SLEEP instructi After that, deep software standby mode is canceled at the rising edge on the NMI pin.

Rev. 2.00 Oct. 20, 2009 Page




Figure 27.4 Deep Software Standby Mode Application Example (IOKEEP =




Figure 27.5 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP = OPE = 1)

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 27.6 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP = OPE = 0)

Rev. 2.00 Oct. 20, 2009 Page 1188 of 1340 REJ09B0499-0200

RENESAS

output is also set.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 27.7 Flowchart of Deep Software Standby Mode Operation

27.9.2 **Clearing Hardware Standby Mode**

pin is driven high while the RES pin is low, the reset state is entered and clock oscillation started. Ensure that the RES pin is held low until clock oscillation settles (for details on oscillation settling time, refer to table 27.2). When the \overline{RES} pin is subsequently driven h transition is made to the program execution state via the reset exception handling state.

Hardware standby mode is cleared by means of the STBY pin and the RES pin. When the

27.9.3 **Hardware Standby Mode Timing**

Figure 27.8 shows an example of hardware standby mode timing.

When the STBY pin is driven low after the RES pin has been driven low, a transition is hardware standby mode. Hardware standby mode is cleared by driving the STBY pin hi waiting for the oscillation settling time, then changing the \overline{RES} pin from low to high.




Figure 27.8 Hardware Standby Mode Timing

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Timing.

In a power-on reset*, power on while driving the STBY or RES pin to a high-level.

Note: * Supported only by the H8SX/1655M Group.




Figure 27.9 Timing Sequence at Power-On

RENESAS

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. Exit from the power-down state is initiated by an exit-initiating in source (see figure 27.10).

When an interrupt that causes exit from the power-down state is generated immediately execution of a SLEEP instruction, exception handling for the interrupt starts. On return exception service routine, the SLEEP instruction is executed to enter the power-down state, exit from the power-down state will not take place until the next time an exit-initial interrupt is generated (see figure 27.11).

As stated above, setting the SLPIE bit to 1 causes sleep instruction exception handling to the execution of the SLEEP instruction. If this setting is made in the exception service re-

an interrupt that initiates exit from the power-down state, handling of the sleep instruction exception due to the execution of a SLEEP instruction will proceed even if the interrupt generated immediately beforehand (see figure 27.12). Consequently, the CPU will execution that follows the SLEEP instruction, after handling of the sleep instruction ex and exception service routine, and will not enter the power-down state.

Thus, when the SLPIE bit is set to 1 to enable the sleep exception handling, clear the SS SBYCR to 0.



Figure 27.10 When an Interrupt that Initiates Exit from the Power-Down St is Generated after SLEEP Instruction Execution




Figure 27.11 When an Interrupt that Initiates Exit from the Power-Down St is Generated before SLEEP Instruction Execution (Sleep-Instruction Exception Handling does not Proceed)

Rev. 2.00 Oct. 20, 2009 Page 1194 of 1340 REJ09B0499-0200






Figure 27.12 When an Interrupt that Initiates Exit from the Power-Down S is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Proceeds)

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

	egister ing Value	Normal Operating	Sleep	All-Module- Clock-Stop		tware by Mode	•	Software by Mode
DDR	PSTOP1	Mode	Mode .	Mode	OPE = 0	OPE = 1	IOKEEP = 0	IOKEEP = 1
0	х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	0	Bφ output	B	Bφ output	High	High	High	High
1	1	High	High	High	High	High	High	High

[Legend] x = Don't care

Rev. 2.00 Oct. 20, 2009 Page 1196 of 1340 REJ09B0499-0200

RENESAS

Current consumption increases during the oscillation settling standby period.

27.12.3 Module Stop State of EXDMAC, DMAC, or DTC

Depending on the operating state of the EXDMAC, DMAC, and DTC, bits MSTPA14, MSTPA13, and MSTPA12 may not be set to 1, respectively. The module stop state settle EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC.

not activated.

For details, refer to section 10, DMA Controller (DMAC), section 11, EXDMA Control (EXDMAC), and section 12, Data Transfer Controller (DTC).

27.12.4 On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in a module stop state. Consequently module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DMAC or DTC activation source. Interrupts should ther disabled before entering a module stop state.

27.12.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

if a conflict between a transition to deep software standary mode and generation of software standby mode clearing source occurs, a transition to deep software standby mode is not n the software standby mode clearing sequence is executed. In this case, an interrupt excep handling for the input interrupt starts after the oscillation settling time for software standl (set by the STS4 to STS0 bits in SBYCR) has elapsed.

Note that if a conflict between a deep software standby mode transition and NMI interrupts the NMI interrupt exception handling routine is required.

If a conflict between transitions to deep software standby mode, the IRQ0 to IRQ11 inter voltage-monitoring interrupt*occurs, a transition to deep software standby mode can be r without executing the interrupt handling by clearing the SSIn bits in SSIER to 0 beforeha

Supported only by the H8SX/1655M Group.

27.12.8 Bo Output State

Bφ output is undefined for a maximum of one cycle immediately after deep software stan mode is canceled with the IOKEEP bit cleared to 0 or immediately after the IOKEEP bit after cancellation of deep software standby mode with the IOKEEP bit set to 1.

However, Bφ can be normally output by setting the IOKEEP and PSTOP1 bits. For detail section 27.8.4, B\phi Operation after Exit from Deep Software Standby Mode.

- clock. For details, refer to section 9.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not these addresses; otherwise, the operation when accessing these bits and subsequent cannot be guaranteed. 2. Register bits
 - - Bit configurations of the registers are listed in the same order as the register addresse • Reserved bits are indicated by — in the bit name column.
 - Space in the bit name field indicates that the entire register is allocated to either the
 - data.
 - For the registers of 16 or 32 bits, the MSB is listed first.
 - Byte configuration description order is subject to big endian.
 - 3. Register states in each operating mode
 - Register states are listed in the same order as the register addresses.
 - For the initialized state of each bit, refer to the register description in the correspond
 - section.
 - The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

	TCORB_4	8	H'FEA46	TMR_4	16	3F
Time constant registerB_5	TCORB_5	8	H'FEA47	TMR_5	16	3P
Timer counter_4	TCNT_4	8	H'FEA48	TMR_4	16	3P
Timer counter_5	TCNT_5	8	H'FEA49	TMR_5	16	3P
Timer counter control register_4	TCCR_4	8	H'FEA4A	TMR_4	16	3P
Timer counter control register_5	TCCR_5	8	H'FEA4B	TMR_5	16	3P
CRC control register	CRCCR	8	H'FEA4C	CRC	16	3P
CRC data input register	CRCDIR	8	H'FEA4D	CRC	16	3P
CRC data output register	CRCDOR	16	H'FEA4E	CRC	16	3P
Timer control register_6	TCR_6	8	H'FEA50	TMR_6	16	3P
Timer control register_7	TCR_7	8	H'FEA51	TMR_7	16	3P
Timer control/status register_6	TCSR_6	8	H'FEA52	TMR_6	16	3P
Timer control/status register_7	TCSR_7	8	H'FEA53	TMR_7	16	3P
Time constant registerA_6	TCORA_6	8	H'FEA54	TMR_6	16	3P
Time constant registerA_7	TCORA_7	8	H'FEA55	TMR_7	16	3P
Time constant registerB_6	TCORB_6	8	H'FEA56	TMR_6	16	3P
Time constant registerB_7	TCORB_7	8	H'FEA57	TMR_7	16	3P
Timer counter_6	TCNT_6	8	H'FEA58	TMR_6	16	3P
Timer counter_7	TCNT_7	8	H'FEA59	TMR_7	16	3P
Timer counter control register_6	TCCR_6	8	H'FEA5A	TMR_6	16	3P
Timer counter control register_7	TCCR_7	8	H'FEA5B	TMR_7	16	3P
A/D data register A_1	ADDRA_1	16	H'FEA80	A/D_1	16	3P
	ADDRB_1	16	H'FEA82	A/D_1	16	3P

TCORA_5

8

H'FEA45 TMR_5

ЗР

16

Time constant registerA_5

· · · · · · · · · · · · · · · · · · ·						
Interrupt flag register 1	IFR1	8	H'FEE01	USB	8	3
Interrupt flag register 2	IFR2	8	H'FEE02	USB	8	3
Interrupt enable register 0	IER0	8	H'FEE04	USB	8	3
Interrupt enable register 1	IER1	8	H'FEE05	USB	8	3
Interrupt enable register 2	IER2	8	H'FEE06	USB	8	3
Interrupt select register 0	ISR0	8	H'FEE08	USB	8	3
Interrupt select register 1	ISR1	8	H'FEE09	USB	8	3
Interrupt select register 2	ISR2	8	H'FEE0A	USB	8	3
EP0i data register	EPDR0i	8	H'FEE0C	USB	8	3
EP0o data register	EPDR0o	8	H'FEE0D	USB	8	3
EP0s data register	EPDR0s	8	H'FEE0E	USB	8	3
EP1 data register	EPDR1	8	H'FEE10	USB	8	3
EP2 data register	EPDR2	8	H'FEE14	USB	8	3
EP3 data register	EPDR3	8	H'FEE18	USB	8	3
EP0o receive data size register	EPSZ0o	8	H'FEE24	USB	8	3
EP1 receive data size register	EPSZ1	8	H'FEE25	USB	8	3
Data status register	DASTS	8	H'FEE27	USB	8	3
FIFO clear register	FCLR	8	H'FEE28	USB	8	3
End point store register	EPSTL	8	H'FEE2A	USB	8	3
Trigger register	TRG	8	H'FEE2C	USB	8	3

ADCR_1

ADMOSEL_1

ADSSTR_1

IFR0

8

8

8

H'FEAA1 A/D_1

H'FEAA2 A/D_1

H'FEAAB A/D_1

H'FEE00

USB

Rev. 2.00 Oct. 20, 2009 Page

REJ09

3

3

3

3

16

16

16

8

A/D control register_1

Interrupt flag register 0

A/D mode selection register_1

A/D sampling state register_1



1 of twi register	1 OITTIWI	O	111 LL02	i/O port	O	OI
Port M input buffer control register	PMICR	8	H'FEE53	I/O port	8	3P
Serial mode register_5	SMR_5	8	H'FF600	SCI_5	8	3P
Bit rate register_5	BRR_5	8	H'FF601	SCI_5	8	3P
Serial control register_5	SCR_5	8	H'FF602	SCI_5	8	3P
Transmit data register_5	TDR_5	8	H'FF603	SCI_5	8	3P
Serial status register_5	SSR_5	8	H'FF604	SCI_5	8	3P
Receive data register_5	RDR_5	8	H'FF605	SCI_5	8	3P
Smart card mode register_5	SCMR_5	8	H'FF606	SCI_5	8	3P
Serial extended mode register_5	SEMR_5	8	H'FF608	SCI_5	8	3P
IrDA control register	IrCR	8	H'FF60C	SCI_5	8	3P
Serial mode register_6	SMR_6	8	H'FF610	SCI_6	8	3P
Bit rate register_6	BRR_6	8	H'FF611	SCI_6	8	3P
Serial control register_6	SCR_6	8	H'FF612	SCI_6	8	3P
Transmit data register_6	TDR_6	8	H'FF613	SCI_6	8	3P
Serial status register_6	SSR_6	8	H'FF614	SCI_6	8	3P
Receive data register_6	RDR_6	8	H'FF615	SCI_6	8	3P
Smart card mode register_6	SCMR_6	8	H'FF616	SCI_6	8	3P
Serial extended mode register_6	SEMR_6	8	H'FF618	SCI_6	8	3P
PPG output control register_1	PCR_1	8	H'FF636	PPG_1	8	3P
PPG output mode register_1	PMR_1	8	H'FF637	PPG_1	8	3P
Next data enable register H_1	NDERH_1	8	H'FF638	PPG_1	8	3P
Next data enable register L_1	NDERL_1	8	H'FF639	PPG_1	8	3P

Rev. 2.00 Oct. 20, 2009 Page 1202 of 1340

REJ09B0499-0200

PMDR

PORTM

8

8

RENESAS

H'FEE51 I/O port

H'FEE52 I/O port

8

8

3P

3P

Port M data register

Port M register

Break address register BH	BARBH	16	H'FFA08	UBC	16	2
Break address register BL	BARBL	16	H'FFA0A	UBC	16	2
Break address mask register BH	BAMRBH	16	H'FFA0C	UBC	16	2
Break address mask register BL	BAMRBL	16	H'FFA0E	UBC	16	2
Break address register CH	BARCH	16	H'FFA10	UBC	16	2
Break address register CL	BARCL	16	H'FFA12	UBC	16	2
Break address mask register CH	BAMRCH	16	H'FFA14	UBC	16	2
Break address mask register CL	BAMRCL	16	H'FFA16	UBC	16	2
Break address register DH	BARDH	16	H'FFA18	UBC	16	2
Break address register DL	BARDL	16	H'FFA1A	UBC	16	2
Break address mask register DH	BAMRDH	16	H'FFA1C	UBC	16	2
Break address mask register DL	BAMRDL	16	H'FFA1E	UBC	16	2
Break control register A	BRCRA	16	H'FFA28	UBC	16	2
Break control register B	BRCRB	16	H'FFA2C	UBC	16	2
Break control register C	BRCRC	16	H'FFA30	UBC	16	2
Break control register D	BRCRD	16	H'FFA34	UBC	16	2
A/D sampling state register_0	ADSSTR_0	8	H'FEADB	A/D_0	16	2
Timer start register	TSTRB	8	H'FFB00	TPU (unit 1)	16	2
Timer synchronous register	TSYRB	8	H'FFB01	TPU (unit 1)	16	2
Timer control register_6	TCR_6	8	H'FFB10	TPU_6	16	2
	REN	NESA		Oct. 20,	2009	Page REJ

BARAL

BAMRAH

BAMRAL

16

16

16

H'FFA02

H'FFA04

H'FFA06

UBC

UBC

UBC

16

16

16

2

2

2

Break address register AL

Break address mask register AH

Break address mask register AL

Timer general register C_6	TGRC_6	16	H'FFB1C	TPU_6	16	2F
Timer general register D_6	TGRD_6	16	H'FFB1E	TPU_6	16	2F
Timer control register_7	TCR_7	8	H'FFB20	TPU_7	16	2F
Timer mode register_7	TMDR_7	8	H'FFB21	TPU_7	16	2F
Timer I/O control register_7	TIOR_7	8	H'FFB22	TPU_7	16	2F
Timer interrupt enable register_7	TIER_7	8	H'FFB24	TPU_7	16	2F
Timer status register_7	TSR_7	8	H'FFB25	TPU_7	16	2F
Timer counter_7	TCNT_7	16	H'FFB26	TPU_7	16	2F
Timer general register A_7	TGRA_7	16	H'FFB28	TPU_7	16	2F
Timer general register B_7	TGRB_7	16	H'FFB2A	TPU_7	16	2F
Timer control register_8	TCR_8	8	H'FFB30	TPU_8	16	2F
Timer mode register_8	TMDR_8	8	H'FFB31	TPU_8	16	2F
Timer I/O control register_8	TIOR_8	8	H'FFB32	TPU_8	16	2F
Timer interrupt enable register_8	TIER_8	8	H'FFB34	TPU_8	16	2F
Timer status register_8	TSR_8	8	H'FFB35	TPU_8	16	2
Timer counter_8	TCNT_8	16	H'FFB36	TPU_8	16	2
Timer general register A_8	TGRA_8	16	H'FFB38	TPU_8	16	2F
Timer general register B_8	TGRB_8	16	H'FFB3A	TPU_8	16	2
Timer control register_9	TCR_9	8	H'FFB40	TPU_9	16	2
Timer mode register_9	TMDR_9	8	H'FFB41	TPU_9	16	2
Timer I/O control register H_9	TIORH_9	8	H'FFB42	TPU_9	16	2F
Timer I/O control register L_9	TIORL_9	8	H'FFB43	TPU_9	16	21
Timer interrupt enable register_9	TIER_9	8	H'FFB44	TPU 9	16	21

Rev. 2.00 Oct. 20, 2009 Page 1204 of 1340

REJ09B0499-0200

TGRB_6

16

RENESAS

H'FFB1A TPU_6

2P

16

Timer general register B_6

<u> </u>						
Timer counter_10	TCNT_10	16	H'FFB56	TPU_10	16	2
Timer general register A_10	TGRA_10	16	H'FFB58	TPU_10	16	2
Timer general register B_10	TGRB_10	16	H'FFB5A	TPU_10	16	2
Timer control register_11	TCR_11	8	H'FFB60	TPU_11	16	2
Timer mode register_11	TMDR_11	8	H'FFB61	TPU_11	16	2
Timer I/O control register_11	TIOR_11	8	H'FFB62	TPU_11	16	2
Timer interrupt enable register_11	TIER_11	8	H'FFB64	TPU_11	16	2
Timer status register_11	TSR_11	8	H'FFB65	TPU_11	16	2
Timer counter_11	TCNT_11	16	H'FFB66	TPU_11	16	2
Timer general register A_11	TGRA_11	16	H'FFB68	TPU_11	16	2
Timer general register B_11	TGRB_11	16	H'FFB6A	TPU_11	16	2
Port 1 data direction register	P1DDR	8	H'FFB80	I/O port	8	2
Port 2 data direction register	P2DDR	8	H'FFB81	I/O port	8	2
Port 6 data direction register	P6DDR	8	H'FFB85	I/O port	8	2
Port A data direction register	PADDR	8	H'FFB89	I/O port	8	2
Port B data direction register	PBDDR	8	H'FFB8A	I/O port	8	2
Port D data direction register	PDDDR	8	H'FFB8C	I/O port	8	2
Port E data direction register	PEDDR	8	H'FFB8D	I/O port	8	2
Port F data direction register	PFDDR	8	H'FFB8E	I/O port	8	2

P1ICR

TMDR_10

TIOR_10

TIER_10

TSR_10

8

8

8

8

Timer mode register_10

Timer status register_10

Timer I/O control register_10

Timer interrupt enable register_10

Port 1 input buffer control register



8

H'FFB90 I/O port

8

Rev. 2.00 Oct. 20, 2009 Page

2

REJ09

2

2

2

2

16

16

16

16

H'FFB51

H'FFB52

H'FFB54

H'FFB55

TPU_10

TPU_10

TPU_10

TPU_10

Port I register	PORTI	8	H'FFBA1	I/O port	8	2P
Port J register	PORTJ	8	H'FFBA2	I/O port	8	2P
Port K register	PORTK	8	H'FFBA3	I/O port	8	2P
Port H data register	PHDR	8	H'FFBA4	I/O port	8	2P
Port I data register	PIDR	8	H'FFBA5	I/O port	8	2P
Port J data register	PJDR	8	H'FFBA6	I/O port	8	2P
Port K data register	PKDR	8	H'FFBA7	I/O port	8	2P
Port H data direction register	PHDDR	8	H'FFBA8	I/O port	8	2P
Port I data direction register	PIDDR	8	H'FFBA9	I/O port	8	2P
Port J data direction register	PJDDR	8	H'FFBAA	I/O port	8	2P
Port K data direction register	PKDDR	8	H'FFBAB	I/O port	8	2P
Port H input buffer control register	PHICR	8	H'FFBAC	I/O port	8	2P
Port I input buffer control register	PIICR	8	H'FFBAD	I/O port	8	2P
Port J input buffer control register	PJICR	8	H'FFBAE	I/O port	8	2P
Port K input buffer control register	PKICR	8	H'FFBAF	I/O port	8	2P
Port D pull-up MOS control register	PDPCR	8	H'FFBB4	I/O port	8	2P
Port E pull-up MOS control register	PEPCR	8	H'FFBB5	I/O port	8	2P
Port F pull-up MOS control register	PFPCR	8	H'FFBB6	I/O port	8	2P
Port H pull-up MOS control register	PHPCR	8	H'FFBB8	I/O port	8	2P
Port I pull-up MOS control register	PIPCR	8	H'FFBB9	I/O port	8	2P
Port J pull-up MOS control register	PJPCR	8	H'FFBBA	I/O port	8	2P

PFICR

PORTH

8

8

8

RENESAS

H'FFBBB I/O port

PKPCR

H'FFB9E I/O port

I/O port

H'FFBA0

8


8

2P

2P

2P

8



REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1206 of 1340

Port F input buffer control register

Port H register

Port function control register C	PFCRC	8	H'FFBCC	I/O port	8	2
Port function control register D	PFCRD	8	H'FFBCD	I/O port	8	2
Software standby release IRQ enable register	SSIER	16	H'FFBCE	INTC	8	2
Deep standby backup register 0	DPSBKR0	8	H'FFBF0	SYSTEM	8	2
Deep standby backup register 1	DPSBKR1	8	H'FFBF1	SYSTEM	8	2
Deep standby backup register 2	DPSBKR2	8	H'FFBF2	SYSTEM	8	2
Deep standby backup register 3	DPSBKR3	8	H'FFBF3	SYSTEM	8	2
Deep standby backup register 4	DPSBKR4	8	H'FFBF4	SYSTEM	8	2
Deep standby backup register 5	DPSBKR5	8	H'FFBF5	SYSTEM	8	2
Deep standby backup register 6	DPSBKR6	8	H'FFBF6	SYSTEM	8	2
Deep standby backup register 7	DPSBKR7	8	H'FFBF7	SYSTEM	8	2
Deep standby backup register 8	DPSBKR8	8	H'FFBF8	SYSTEM	8	2
Deep standby backup register 9	DPSBKR9	8	H'FFBF9	SYSTEM	8	2
Deep standby backup register 10	DPSBKR10	8	H'FFBFA	SYSTEM	8	2
Deep standby backup register 11	DPSBKR11	8	H'FFBFB	SYSTEM	8	2
Deep standby backup register 12	DPSBKR12	8	H'FFBFC	SYSTEM	8	2

DPSBKR13

DPSBKR14

PFCR7

PFCR8

PFCR9

PFCRA

PFCRB

8

8

8

8

8

H'FFBC7 I/O port

H'FFBC9 I/O port

H'FFBCA I/O port

H'FFBCB I/O port

H'FFBFD SYSTEM 8

H'FFBFE SYSTEM 8

Rev. 2.00 Oct. 20, 2009 Page

I/O port

8

8

H'FFBC8

2

2

2

2

2

2

REJ09

Port function control register 7

Port function control register 8

Port function control register 9

Port function control register A

Port function control register B

Deep standby backup register 13

Deep standby backup register 14



8

8

DMA destination address register_1	DDAR_1	32	H'FFC24	DMAC_1	16	2Ιφ
DMA offset register_1	DOFR_1	32	H'FFC28	DMAC_1	16	2Ιφ
DMA transfer count register_1	DTCR_1	32	H'FFC2C	DMAC_1	16	2Ιφ
DMA block size register_1	DBSR_1	32	H'FFC30	DMAC_1	16	2Ιφ
DMA mode control register_1	DMDR_1	32	H'FFC34	DMAC_1	16	2Ιφ
DMA address control register_1	DACR_1	32	H'FFC38	DMAC_1	16	2Ιφ
DMA source address register_2	DSAR_2	32	H'FFC40	DMAC_2	16	2Ιφ
DMA destination address register_2	DDAR_2	32	H'FFC44	DMAC_2	16	2Ιφ
DMA offset register_2	DOFR_2	32	H'FFC48	DMAC_2	16	2Ιφ
DMA transfer count register_2	DTCR_2	32	H'FFC4C	DMAC_2	16	2Ιφ
DMA block size register_2	DBSR_2	32	H'FFC50	DMAC_2	16	2Ιφ
DMA mode control register_2	DMDR_2	32	H'FFC54	DMAC_2	16	2Ιφ
DMA address control register_2	DACR_2	32	H'FFC58	DMAC_2	16	2Ιφ
DMA source address register_3	DSAR_3	32	H'FFC60	DMAC_3	16	2Ιφ
DMA destination address register_3	DDAR_3	32	H'FFC64	DMAC_3	16	2Ιφ
DMA offset register_3	DOFR_3	32	H'FFC68	DMAC_3	16	2Ιφ
DMA transfer count register_3	DTCR_3	32	H'FFC6C	DMAC_3	16	2Ιφ
DMA block size register_3	DBSR_3	32	H'FFC70	DMAC_3	16	2Ιφ
DMA mode control register_3	DMDR_3	32	H'FFC74	DMAC_3	16	2Ιφ
DMA address control register_3	DACR_3	32	H'FFC78	DMAC_3	16	2Ιφ
EXDMA source address register_0	EDSAR_0	32	H'FFC80	EXDMAC_0	16	21¢

DACR_0

DSAR_1

32

32

H'FFC18 DMAC_0 16

H'FFC20

DMAC_1 16

2Ιφ

2Ιφ

DMA address control register_0

DMA source address register_1

Rev. 2.00 Oct. 20, 2009 Page 1208 of 1340

RENESAS

REJ09B0499-0200

EXDMA block size register_1 EDBSR_1 32 H'FFCB0 EXDMAC_1 16 EXDMA mode control register_1 EDMDR_1 32 H'FFCB4 EXDMAC_1 16 EXDMA address control register_1 EDACR_1 32 H'FFCB8 EXDMAC_1 16 EXDMA source address register_2 EDSAR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA destination address EDDAR_2 32 H'FFCC4 EXDMAC_2 16 EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA block size register_2 EDTCR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA block size register_2 EDMDR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA source address register_3 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA destination address EDDAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA offset register_3 EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA block size register_3 EDSRR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCF6 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF6 EXDMAC_3 16	EDTCR 1	20	
EXDMA mode control register_1 EDMDR_1 32 H'FFCB4 EXDMAC_1 16 EXDMA address control register_1 EDACR_1 32 H'FFCB8 EXDMAC_1 16 EXDMA source address register_2 EDSAR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA destination address EDDAR_2 32 H'FFCC4 EXDMAC_2 16 EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA transfer count register_2 EDTCR_2 32 H'FFCCC EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA source address register_3 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA destination address EDDAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE6 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA address control register_3 EDMDR_3 32 H'FFCE4 EXDMAC_3 16	LDTOIL_I	32	H'FFCAC EXDMAC_1 16 2
EXDMA address control register_1 EDACR_1 32 H'FFCB8 EXDMAC_1 16 EXDMA source address register_2 EDSAR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA destination address EDDAR_2 32 H'FFCC4 EXDMAC_2 16 register_2 EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA transfer count register_2 EDTCR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDBCR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF0 EXDMAC_3 16	EDBSR_1	32	H'FFCB0 EXDMAC_1 16 2
EXDMA source address register_2 EDSAR_2 32 H'FFCC0 EXDMAC_2 16 EXDMA destination address EDDAR_2 32 H'FFCC4 EXDMAC_2 16 register_2 EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA transfer count register_2 EDTCR_2 32 H'FFCCC EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA offset register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA address control register_3 EDMDR_3 32 H'FFCE4 EXDMAC_3 16	EDMDR_1	32	H'FFCB4 EXDMAC_1 16 2
EXDMA destination address EDDAR_2 32 H'FFCC4 EXDMAC_2 16 EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA transfer count register_2 EDTCR_2 32 H'FFCCC EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16	EDACR_1	32	H'FFCB8 EXDMAC_1 16 2
EXDMA offset register_2 EDOFR_2 32 H'FFCC8 EXDMAC_2 16 EXDMA transfer count register_2 EDTCR_2 32 H'FFCCC EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF4 EXDMAC_3 16	EDSAR_2	32	H'FFCC0 EXDMAC_2 16 2
EXDMA transfer count register_2 EDTCR_2 32 H'FFCCC EXDMAC_2 16 EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDTCR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDDAR_2	32	H'FFCC4 EXDMAC_2 16 2
EXDMA block size register_2 EDBSR_2 32 H'FFCD0 EXDMAC_2 16 EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 register_3 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDOFR_2	32	H'FFCC8 EXDMAC_2 16 2
EXDMA mode control register_2 EDMDR_2 32 H'FFCD4 EXDMAC_2 16 EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDTCR_2	32	H'FFCCC EXDMAC_2 16 2
EXDMA address control register_2 EDACR_2 32 H'FFCD8 EXDMAC_2 16 EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 register_3 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF4 EXDMAC_3 16	EDBSR_2	32	H'FFCD0 EXDMAC_2 16 2
EXDMA source address register_3 EDSAR_3 32 H'FFCE0 EXDMAC_3 16 EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 register_3 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDMDR_2	32	H'FFCD4 EXDMAC_2 16 2
EXDMA destination address EDDAR_3 32 H'FFCE4 EXDMAC_3 16 register_3 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDACR_2	32	H'FFCD8 EXDMAC_2 16 2
register_3 EXDMA offset register_3 EDOFR_3 32 H'FFCE8 EXDMAC_3 16 EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDSAR_3	32	H'FFCE0 EXDMAC_3 16 2
EXDMA transfer count register_3 EDTCR_3 32 H'FFCEC EXDMAC_3 16 EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDDAR_3	32	H'FFCE4 EXDMAC_3 16 2
EXDMA block size register_3 EDBSR_3 32 H'FFCF0 EXDMAC_3 16 EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDOFR_3	32	H'FFCE8 EXDMAC_3 16 2
EXDMA mode control register_3 EDMDR_3 32 H'FFCF4 EXDMAC_3 16 EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDTCR_3	32	H'FFCEC EXDMAC_3 16 2
EXDMA address control register_3 EDACR_3 32 H'FFCF8 EXDMAC_3 16	EDBSR_3	32	H'FFCF0 EXDMAC_3 16 2
•	EDMDR_3	32	H'FFCF4 EXDMAC_3 16 2
Cluster buffer register 0 CLSBR0 32 H'FFD00 EXDMAC 16	EDACR_3	32	H'FFCF8 EXDMAC_3 16 2
	CLSBR0	32	H'FFD00 EXDMAC 16 2
			Rev. 2.00 Oct. 20, 2009 Page
		EDMDR_1 EDACR_1 EDACR_1 EDSAR_2 EDDAR_2 EDOFR_2 EDTCR_2 EDBSR_2 EDMDR_2 EDACR_2 EDACR_3 EDDAR_3 EDDAR_3 EDTCR_3	EDMDR_1 32 EDACR_1 32 EDSAR_2 32 EDDAR_2 32 EDOFR_2 32 EDTCR_2 32 EDBSR_2 32 EDACR_2 32 EDACR_3 32 EDDAR_3 32 EDTCR_3 32

32

32

32

EDSAR_1

EDDAR_1

EDOFR_1

H'FFCA0 EXDMAC_1 16

H'FFCA4 EXDMAC_1 16

H'FFCA8 EXDMAC_1 16

2

2

2

EXDMA source address register_1

EXDMA destination address

EXDMA offset register_1

register_1

DMA module request select register_0	DMRSR_0	8	H'FFD20	DMAC_0	16	21¢
DMA module request select register_1	DMRSR_1	8	H'FFD21	DMAC_1	16	21¢
DMA module request select register_2	DMRSR_2	8	H'FFD22	DMAC_2	16	21¢
DMA module request select register_3	DMRSR_3	8	H'FFD23	DMAC_3	16	21¢
Interrupt priority register A	IPRA	16	H'FFD40	INTC	16	21¢
Interrupt priority register B	IPRB	16	H'FFD42	INTC	16	21¢
Interrupt priority register C	IPRC	16	H'FFD44	INTC	16	21¢
Interrupt priority register E	IPRE	16	H'FFD48	INTC	16	21¢
Interrupt priority register F	IPRF	16	H'FFD4A	INTC	16	210
Interrupt priority register G	IPRG	16	H'FFD4C	INTC	16	21¢
Interrupt priority register H	IPRH	16	H'FFD4E	INTC	16	210
Interrupt priority register I	IPRI	16	H'FFD50	INTC	16	210
Interrupt priority register J	IPRJ	16	H'FFD52	INTC	16	210
Interrupt priority register K	IPRK	16	H'FFD54	INTC	16	210
Interrupt priority register L	IPRL	16	H'FFD56	INTC	16	21¢
Interrupt priority register M	IPRM	16	H'FFD58	INTC	16	21¢
Interrupt priority register N	IPRN	16	H'FFD5A	INTC	16	210
Interrupt priority register O	IPRO	16	H'FFD5C	INTC	16	21¢
Interrupt priority register Q	IPRQ	16	H'FFD60	INTC	16	21¢
Interrupt priority register R	IPRR	16	H'FFD62	INTC	16	210
IRQ sense control register H	ISCRH	16	H'FFD68	INTC	16	210
IRQ sense control register L	ISCRL	16	H'FFD6A	INTC	16	210
DTC vector base register	DTCVBR	32	H'FFD80	BSC	16	210
Bus width control register	ABWCR	16	H'FFD84	BSC	16	210

RENESAS

Rev. 2.00 Oct. 20, 2009 Page 1210 of 1340

REJ09B0499-0200

Burst ROM interface control register	BROMCR	16	H'FFD9A	BSC	16	2
Address/data multiplexed I/O control register	MPXCR	16	H'FFD9C	BSC	16	2
RAM emulation register	RAMER	8	H'FFD9E	BSC	16	:
Mode control register	MDCR	16	H'FFDC0	SYSTEM	16	
System control register	SYSCR	16	H'FFDC2	SYSTEM	16	
System clock control register	SCKCR	16	H'FFDC4	SYSTEM	16	
Standby control register	SBYCR	16	H'FFDC6	SYSTEM	16	
Module stop control register A	MSTPCRA	16	H'FFDC8	SYSTEM	16	
Module stop control register B	MSTPCRB	16	H'FFDCA	SYSTEM	16	
Module stop control register C	MSTPCRC	16	H'FFDCC	SYSTEM	16	
Flash code control/status register	FCCS	8	H'FFDE8	FLASH	16	
Flash program code select register	FPCS	8	H'FFDE9	FLASH	16	
Flash erase code select register	FECS	8	H'FFDEA	FLASH	16	
Flash key code register	FKEY	8	H'FFDEC	FLASH	16	
Flash MAT select register	FMATS	8	H'FFDED	FLASH	16	
Flash transfer destination address register	FTDAR	8	H'FFDEE	FLASH	16	
Deep standby control register	DPSBYCR	8	H'FFE70	SYSTEM	8	
Deep standby wait control register	DPSWCR	8	H'FFE71	SYSTEM	8	
Deep standby interrupt enable register	DPSIER	8	H'FFE72	SYSTEM	8	
Deep standby interrupt flag register	DPSIFR	8	H'FFE73	SYSTEM	8	

BCR2

ENDIANCR

SRAMCR

8

8

16

H'FFD94

H'FFD95

H'FFD98

BSC

BSC

BSC

16

16

16

2

2

2

Bus control register 2

Endian control register

SRAM mode control register

<u> </u>						
Serial status register_4	SSR_4	8	H'FFE94	SCI_4	8	2P
Receive data register_4	RDR_4	8	H'FFE95	SCI_4	8	2P
Smart card mode register_4	SCMR_4	8	H'FFE96	SCI_4	8	2P
I ² C bus control register A_0	ICCRA_0	8	H'FFEB0	IIC2_0	8	2P
I ² C bus control register B_0	ICCRB_0	8	H'FFEB1	IIC2_0	8	2P
I ² C bus mode register_0	ICMR_0	8	H'FFEB2	IIC2_0	8	2P
I ² C bus interrupt enable register_0	ICIER_0	8	H'FFEB3	IIC2_0	8	2F
I ² C bus status register_0	ICSR_0	8	H'FFEB4	IIC2_0	8	2P
Slave address register_0	SAR_0	8	H'FFEB5	IIC2_0	8	2F
I ² C bus transmit data register_0	ICDRT_0	8	H'FFEB6	IIC2_0	8	2F
I ² C bus receive data register_0	ICDRR_0	8	H'FFEB7	IIC2_0	8	2F
I ² C bus control register A_1	ICCRA_1	8	H'FFEB8	IIC2_1	8	2F
I ² C bus control register B_1	ICCRB_1	8	H'FFEB9	IIC2_1	8	2F
l ² C bus mode register_1	ICMR_1	8	H'FFEBA	IIC2_1	8	2F
I ² C bus interrupt enable register_1	ICIER_1	8	H'FFEBB	IIC2_1	8	2F
I ² C bus status register_1	ICSR_1	8	H'FFEBC	IIC2_1	8	2F
Slave address register_1	SAR_1	8	H'FFEBD	IIC2_1	8	2F
I ² C bus transmit data register_1	ICDRT_1	8	H'FFEBE	IIC2_1	8	2F
I ² C bus receive data register_1	ICDRR_1	8	H'FFEBF	IIC2_1	8	2F
Timer control register_2	TCR_2	8	H'FFEC0	TMR_2	16	2F
Timer control register_3	TCR_3	8	H'FFEC1	TMR_3	16	2F
Timer control/status register_2	TCSR_2	8	H'FFEC2	TMR_2	16	2F

Rev. 2.00 Oct. 20, 2009 Page 1212 of 1340

REJ09B0499-0200

SCR_4

TDR_4

8

8

RENESAS

H'FFE92 SCI_4

SCI_4

H'FFE93

2P

2P

8

8

Serial control register_4

Transmit data register_4

Timer I/O control register_4	TIOR_4	8	H'FFEE2	TPU_4	16	2
Timer interrupt enable register_4	TIER_4	8	H'FFEE4	TPU_4	16	2
Timer status register_4	TSR_4	8	H'FFEE5	TPU_4	16	2
Timer counter_4	TCNT_4	16	H'FFEE6	TPU_4	16	2
Timer general register A_4	TGRA_4	16	H'FFEE8	TPU_4	16	2
Timer general register B_4	TGRB_4	16	H'FFEEA	TPU_4	16	2
Timer control register_5	TCR_5	8	H'FFEF0	TPU_5	16	2
Timer mode register_5	TMDR_5	8	H'FFEF1	TPU_5	16	2
Timer I/O control register_5	TIOR_5	8	H'FFEF2	TPU_5	16	2
Timer interrupt enable register_5	TIER_5	8	H'FFEF4	TPU_5	16	2
Timer status register_5	TSR_5	8	H'FFEF5	TPU_5	16	2
Timer counter_5	TCNT_5	16	H'FFEF6	TPU_5	16	2
Timer general register A_5	TGRA_5	16	H'FFEF8	TPU_5	16	2
Timer general register B_5	TGRB_5	16	H'FFEFA	TPU_5	16	2
DTC enable register A	DTCERA	16	H'FFF20	INTC	16	2
DTC enable register B	DTCERB	16	H'FFF22	INTC	16	2
DTC enable register C	DTCERC	16	H'FFF24	INTC	16	2
DTC enable register D	DTCERD	16	H'FFF26	INTC	16	2
DTC enable register E	DTCERE	16	H'FFF28	INTC	16	2

DTCERF

TCCR_2

TCCR_3

TCR_4

TMDR_4

8

8

8

8

2

2

2

16

16

16

16

H'FFECA TMR_2

H'FFECB TMR_3

H'FFEE0 TPU_4

H'FFEE1

TPU_4

Timer counter control register_2

Timer counter control register_3

Timer control register_4

Timer mode register_4

DTC enable register F



16

H'FFF2A

INTC

Rev. 2.00 Oct. 20, 2009 Page

16

2

Port 6 register	PORT6	8	H'FFF45	I/O port	8	2P
Port A register	PORTA	8	H'FFF49	I/O port	8	2P
Port B register	PORTB	8	H'FFF4A	I/O port	8	2P
Port D register	PORTD	8	H'FFF4C	I/O port	8	2P
Port E register	PORTE	8	H'FFF4D	I/O port	8	2P
Port F register	PORTF	8	H'FFF4E	I/O port	8	2P
Port 1 data register	P1DR	8	H'FFF50	I/O port	8	2P
Port 2 data register	P2DR	8	H'FFF51	I/O port	8	2P
Port 6 data register	P6DR	8	H'FFF55	I/O port	8	2P
Port A data register	PADR	8	H'FFF59	I/O port	8	2P
Port B data register	PBDR	8	H'FFF5A	I/O port	8	2P
Port D data register	PDDR	8	H'FFF5C	I/O port	8	2P
Port E data register	PEDR	8	H'FFF5D	I/O port	8	2P
Port F data register	PFDR	8	H'FFF5E	I/O port	8	2P
Serial mode register_2	SMR_2	8	H'FFF60	SCI_2	8	2P
Bit rate register_2	BRR_2	8	H'FFF61	SCI_2	8	2P
Serial control register_2	SCR_2	8	H'FFF62	SCI_2	8	2P
Transmit data register_2	TDR_2	8	H'FFF63	SCI_2	8	2P
Serial status register_2	SSR_2	8	H'FFF64	SCI_2	8	2P
Receive data register_2	RDR_2	8	H'FFF65	SCI_2	8	2P
Smart card mode register_2	SCMR_2	8	H'FFF66	SCI_2	8	2P
D/A data register 0	DADR0H	8	H'FFF68	D/A	8	2P
D/A data register 1	DADR1H	8	H'FFF69	D/A	8	2P

Rev. 2.00 Oct. 20, 2009 Page 1214 of 1340

REJ09B0499-0200

PORT5

8

RENESAS

H'FFF44 I/O port

8

2P

Port 5 register

Next data register H*1	NDRH	8	H'FFF7E	PPG_0	8	2
Next data register L*1	NDRL	8	H'FFF7F	PPG_0	8	2
Serial mode register_0	SMR_0	8	H'FFF80	SCI_0	8	2
Bit rate register_0	BRR_0	8	H'FFF81	SCI_0	8	2
Serial control register_0	SCR_0	8	H'FFF82	SCI_0	8	2
Transmit data register_0	TDR_0	8	H'FFF83	SCI_0	8	2
Serial status register_0	SSR_0	8	H'FFF84	SCI_0	8	2
Receive data register_0	RDR_0	8	H'FFF85	SCI_0	8	2
Smart card mode register_0	SCMR_0	8	H'FFF86	SCI_0	8	2
Serial mode register_1	SMR_1	8	H'FFF88	SCI_1	8	2
Bit rate register_1	BRR_1	8	H'FFF89	SCI_1	8	2
Serial control register_1	SCR_1	8	H'FFF8A	SCI_1	8	2
Transmit data register_1	TDR_1	8	H'FFF8B	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FFF8C	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FFF8D	SCI_1	8	2
Smart card mode register_1	SCMR_1	8	H'FFF8E	SCI_1	8	2
A/D data register A_0	ADDRA_0	16	H'FFF90	A/D_0	16	2
A/D data register B_0	ADDRB_0	16	H'FFF92	A/D_0	16	2
A/D data register C_0	ADDRC_0	16	H'FFF94	A/D_0	16	2
A/D data register D_0	ADDRD_0	16	H'FFF96	A/D_0	16	2
A/D data register E_0	ADDRE_0	16	H'FFF98	A/D_0	16	2

PODRL

NDRH

NDRL

8

8

8

H'FFF7B PPG_0

H'FFF7C PPG_0

H'FFF7D PPG_0

8

8

8

2

2

2

Output data register L

Next data register H*1

Next data register L*1



Rev. 2.00 Oct. 20, 2009 Page

Reset control/status register	RSTCSR	8	H'FFFA7	WDT	16	2P
Timer control register_0	TCR_0	8	H'FFFB0	TMR_0	16	2P
Timer control register_1	TCR_1	8	H'FFFB1	TMR_1	16	2P
Timer control/status register_0	TCSR_0	8	H'FFFB2	TMR_0	16	2P
Timer control/status register_1	TCSR_1	8	H'FFFB3	TMR_1	16	2P
Time constant register A_0	TCORA_0	8	H'FFFB4	TMR_0	16	2P
Time constant register A_1	TCORA_1	8	H'FFFB5	TMR_1	16	2F
Time constant register B_0	TCORB_0	8	H'FFFB6	TMR_0	16	2P
Time constant register B_1	TCORB_1	8	H'FFFB7	TMR_1	16	2P
Timer counter_0	TCNT_0	8	H'FFFB8	TMR_0	16	2P
Timer counter_1	TCNT_1	8	H'FFFB9	TMR_1	16	2P
Timer counter control register_0	TCCR_0	8	H'FFFBA	TMR_0	16	2P
Timer counter control register_1	TCCR_1	8	H'FFFBB	TMR_1	16	2F
Timer start register	TSTR	8	H'FFFBC	TPU	16	2P
Timer synchronous register	TSYR	8	H'FFFBD	TPU	16	2F
Timer control register_0	TCR_0	8	H'FFFC0	TPU_0	16	2F
Timer mode register_0	TMDR_0	8	H'FFFC1	TPU_0	16	2F
Timer I/O control register H_0	TIORH_0	8	H'FFFC2	TPU_0	16	2F
Timer I/O control register L_0	TIORL_0	8	H'FFFC3	TPU_0	16	2F
Timer interrupt enable register_0	TIER_0	8	H'FFFC4	TPU_0	16	2F
Timer status register_0	TSR_0	8	H'FFFC5	TPU_0	16	2F
Times a secondary 0	TCNT_0	16	H'FFFC6	TPU_0	16	2F
Timer counter_0						

TCNT

Timer counter

8

H'FFFA5 WDT

16

2P

Timer control register_2	TCR_2	8	H'FFFE0	TPU_2	16	2
Timer mode register_2	TMDR_2	8	H'FFFE1	TPU_2	16	2
Timer I/O control register_2	TIOR_2	8	H'FFFE2	TPU_2	16	2
Timer interrupt enable register_2	TIER_2	8	H'FFFE4	TPU_2	16	2
Timer status register_2	TSR_2	8	H'FFFE5	TPU_2	16	2
Timer counter_2	TCNT_2	16	H'FFFE6	TPU_2	16	2
Timer general register A_2	TGRA_2	16	H'FFFE8	TPU_2	16	2
Timer general register B_2	TGRB_2	16	H'FFFEA	TPU_2	16	2
Timer control register_3	TCR_3	8	H'FFFF0	TPU_3	16	2
Timer mode register_3	TMDR_3	8	H'FFFF1	TPU_3	16	2
Timer I/O control register H_3	TIORH_3	8	H'FFFF2	TPU_3	16	2
Timer I/O control register L_3	TIORL_3	8	H'FFFF3	TPU_3	16	2
Timer interrupt enable register_3	TIER_3	8	H'FFFF4	TPU_3	16	2
Timer status register_3	TSR_3	8	H'FFFF5	TPU_3	16	2
Timer counter_3	TCNT_3	16	H'FFFF6	TPU_3	16	2
Timer general register A_3	TGRA_3	16	H'FFFF8	TPU_3	16	2
Timer general register B_3	TGRB_3	16	H'FFFFA	TPU_3	16	2
Timer general register C_3	TGRC_3	16	H'FFFFC	TPU_3	16	2
Timer general register D_3	TGRD 3	16	H'FFFFE	TPU 3	16	2

TSR_1

TCNT_1

TGRA_1

TGRB_1

8

16

16

16

H'FFFD5 TPU_1

H'FFFD6 TPU_1

H'FFFD8 TPU_1

H'FFFDA TPU_1

2

2

2

2

16

16

16

16

Timer status register_1

Timer general register A_1

Timer general register B_1

Timer counter_1



Rev. 2.00 Oct. 20, 2009 Page

NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D, respectively.

2. Supported only by the H8SX/1655M Group.

TCNT_7								
TCNT_6								
TCORB_7								
TCORB_6								
TCORA_7								
TCORA_6								
TCSR_7	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS
TCSR_6	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	09
TCR_7	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	Ck
TCR_6	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	Ck
CRCDOR								
CRCDIR								
CRCCR	DORCLR	_	_	_	_	LMS	G1	G0
TCCR_5	_	_	_	_	TMRIS	_	ICKS1	ICI
TCCR_4	_	_	_	_	TMRIS	_	ICKS1	ICI
TCNT_5								
TCNT_4								
TCORB_5								
TCORB_4								

105H_4

TCSR_5

TCORA_4

CIVIER

CMFB

CIVIFA

CMFA

OVE

OVF

ADIE

053

OS3

052

OS2

051

OS1

050

OS0

ADDRD_1								
ADDRE_1								
ADDRF_1								
ADDRG_1								
ADDRH_1								
ADCSR_1	ADF	ADIE	ADST	EXCKS	CH3	CH2	CH1	CH0
ADCR_1	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	ADSTCLR	EXTRGS
ADMOSEL_1	_	_	_	_	_	_	ICKSEL	_
ADSSTR_1	SMP7	SMP6	SMP5	SMP4	SMP3	SMP2	SMP1	SMP0
IFR0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
IFR1	_	_	_	_	VBUS MN	EP3 TR	EP3 TS	VBUSF
IFR2	_	_	SURSS	SURSF	CFDN	_	SETC	SETI
IER0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
IER1	_	_	_	_	_	EP3 TR	EP3 TS	VBUSF
IER2	SSRSME			SURSE	CFDN		SETCE	SETIE
ISR0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS

Rev. 2.00 Oct. 20, 2009 Page 1220 of 1340 REJ09B0499-0200



DASTS		_	EP3 DE	EP2 DE	_		_	EP0i DE
FCLR	_	EP3 CLR	EP1 CLR	EP2 CLR	_	_	EP0o CLR	EP0i CL
EPSTL	_	_	_	_	EP3STL	EP2STL	EP1STL	EP0STL
TRG	_	EP3 PKTE	EP1 RDFN	EP2 PKTE	_	EP0s RDFN	EP0o RDFN	EP0i PKT
DMA	_	_	_	_	_	PULLUP_E	EP2DMAE	EP1DMA
CVR	CNFV1	CNFV0	INTV1	INTV0	_	ALTV2	ALTV1	ALTV0
CTLR	_	_	_	RWUPS	RSME	RWMD	ASCE	_
EPIR	D7	D6	D5	D4	D3	D2	D1	D0
TRNTREG0	PTSTE	_	_		SUSPEND	txenl	txse0	txdata
TRNTREG1	_	_	_	_	_	xver_data	dpls	dmns
PMDDR	_	_	_	PM4DDR	PM3DDR	PM2DDR	PM1DDR	PM0DDF
PMDR	_	_	_	PM4DR	PM3DR	PM2DR	PM1DR	PM0DR
PORTM	_	_	_	PM4	РМ3	PM2	PM1	PM0
PMICR	_	_	_	PM4ICR	PM3ICR	PM2ICR	PM1ICR	PM0ICR
SMR_5*1	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/E)	(BCP1)	(BCP0)		
BRR_5								
SCR_5*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_5								
		•						
				3		Rev. 2.00 (Oct. 20, 200	9 Page
				RENE	ESΛS			REJ0

D2

D3

D1

D0

D7

EPDR3

EPSZ0o EPSZ1 D6

D5

D4

TDR_6						
SSR_6*1	TDRE	RDRF	ORER	FER	PER	
				(ERS)		
RDR_6						
SCMR_6	_	_	_	_	SDIR	
SEMR_6	_	_	_	ABCS	ACS3	
PCR_1	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	
PMR_1	G3INV	G2INV	G1INV	GOINV	G3NOV	
NDERH_1	NDER31	NDER30	NDER29	NDER28	NDER27	
NDERL_1	NDER23	NDER22	NDER21	NDER20	NDER19	
PODRH_1	POD31	POD30	POD29	POD28	POD27	
PODRL_1	POD23	POD22	POD21	POD20	POD19	
NDRH_1*2	NDR31	NDR30	NDR29	NDR28	NDR27	
NDRL_1*2	NDR23	NDR22	NDR21	NDR20	NDR19	
NDRH_1*2	_	_	_	_	NDR27	
NDRL_1*2	_	_	_	_	NDR19	
BARAH	BARA31	BARA30	BARA29	BARA28	BARA27	



BARA19

BARA21

BARA20

BARA23

BARA22

(GM)

TIE

BRR_6 SCR 6*1 (BLK)

RIE

(PE)

TE

 (O/\overline{E})

RE

(BCP1)

MPIE

(BCP0)

TEIE

TEND

SINV

ACS2

G1CMS0

G2NOV

NDER26

NDER18

POD26

POD18

NDR26

NDR18

NDR26

NDR18

BARA26

BARA18

CKE1

MPB

ACS1

G0CMS1

G1NOV

NDER25

NDER17

POD25

POD17

NDR25

NDR17

NDR25

NDR17

BARA25

BARA17

CKE0

MPBT

SMIF

ACS0

G0CMS0

G0NOV

NDER24

NDER16

POD24

POD16

NDR24

NDR16

NDR24

NDR16

BARA24

BARA16

BAMRBL	BAMRB15	BAMRB14	BAMRB13	BAMRB12	BAMRB11	BAMRB10	BAMRB9	BAMRB
	BAMRB7	BAMRB6	BAMRB5	BAMRB4	BAMRB3	BAMRB2	BAMRB1	BAMRB
BARCH	BARC31	BARC30	BARC29	BARC28	BARC27	BARC26	BARC25	BARC24
	BARC23	BARC22	BARC21	BARC20	BARC19	BARC18	BARC17	BARC16
BARCL	BARC15	BARC14	BARC13	BARC12	BARC11	BARC10	BARC9	BARC8
	BARC7	BARC6	BARC5	BARC4	BARC3	BARC2	BARC1	BARC0
BAMRCH	BAMRC31	BAMRC30	BAMRC29	BAMRC28	BAMRC27	BAMRC26	BAMRC25	BAMRC2
	BAMRC23	BAMRC22	BAMRC21	BAMRC20	BAMRC19	BAMRC18	BAMRC17	BAMRC1
BAMRCL	BAMRC15	BAMRC14	BAMRC13	BAMRC12	BAMRC11	BAMRC10	BAMRC9	BAMRC
	BAMRC7	BAMRC6	BAMRC5	BAMRC4	BAMRC3	BAMRC2	BAMRC1	BAMRC
BARDH	BARD31	BARD30	BARD29	BARD28	BARD27	BARD26	BARD25	BARD24
	BARD23	BARD22	BARD21	BARD20	BARD19	BARD18	BARD17	BARD16
BARDL	BARD15	BARD14	BARD13	BARD12	BARD11	BARD10	BARD9	BARD8
	BARD7	BARD6	BARD5	BARD4	BARD3	BARD2	BARD1	BARD0
BRCRA	_	_	CMFCPA	_	CPA2	CPA1	CPA0	_
	_	_	IDA1	IDA0	RWA1	RWA0	_	_
BRCRB	_	_	CMFCPB	_	CPB2	CPB1	CPB0	_
	_	_	IDB1	IDB0	RWB1	RWB0	_	_
BRCRC	_	_	CMFCPC	_	CPC2	CPC1	CPC0	_
	_	_	IDC1	IDC0	RWC1	RWC0	_	_
	1							
			_	26016		Rev. 2.00 C	Oct. 20, 200	9 Page
			1	RENE	:5/15			REJ0

DATIDES DATIDEE DATIDEE DATIDES DATIDES

BARB15 BARB14 BARB13 BARB12 BARB11 BARB10 BARB9

BARB4

BAMRB31 BAMRB30 BAMRB29 BAMRB28 BAMRB27 BAMRB26 BAMRB25 BAMRB2 BAMRB23 BAMRB22 BAMRB21 BAMRB20 BAMRB19 BAMRB18 BAMRB17 BAMRB1

BARB3

BARB2

BARB1

BARBL

BAMRBH

BARB7

BARB6

BARB5

טרו עו דע

BARB8

BARB0



TIORL_6	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_6	_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIE
TSR_6	_			TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_6								
TGRA_6								
TGRB_6								
TGRC_6								
TGHO_0								
TGRD_6								
TCR_7		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
TMDR_7				_	MD3	MD2	MD1	MD0
TIOR_7	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_7			TCIEU	TCIEV			TGIEB	TGIE
TSR_7	TCFD		TCFU	TCFV			TGFB	TGFA
TCNT_7								
TGRA_7								
_	_	_	_	_	_	_	_	_

RENESAS

TIORH_6

REJ09B0499-0200

IOB3

IOB2

IOB1

IOB0

IOA3

IOA2

IOA1

IOA0

TGRB_8								
TCR_9	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_9	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_9	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_9	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_9	_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_9	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_9								
TGRA_9								
TGRB_9								
TGRC_9								
TGRD_9								
						Rev. 2.00	Oct. 20, 20	009 Page

TCNT_8

TGRA_8

_								
TGRB_10								
TCR_11		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_11					MD3	MD2	MD1	MD0
TIOR_11	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_11			TCIEU	TCIEV			TGIEB	TGIEA
TSR_11	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_11								
TGRA_11				_				
				_				
TGRB_11				_				
	<u> </u>							
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
P6DDR			P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR
PBDDR					PB3DDR	PB2DDR	PB1DDR	PB0DDR
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
PFDDR	_	_	_	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR

Rev. 2.00 Oct. 20, 2009 Page 1226 of 1340 RENESAS

REJ09B0499-0200

TGRA_10

PFICR	_	_	_	PF4ICR	PF3ICR	PF2ICR	PF1ICR	PF0ICR
PORTH	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
PORTI	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0
PORTJ	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
PORTK	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PHDR	PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR
PIDR	PI7DR	PI6DR	PI5DR	PI4DR	PI3DR	PI2DR	PI1DR	PI0DR
PJDR	PJ7DR	PJ6DR	PJ5DR	PJ4DR	PJ3DR	PJ2DR	PJ1DR	PJ0DR
PKDR	PK7DR	PK6DR	PK5DR	PK4DR	PK3DR	PK2DR	PK1DR	PK0DR
PHDDR	PH7DDR	PH6DDR	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR
PIDDR	PI7DDR	PI6DDR	PI5DDR	PI4DDR	PI3DDR	PI2DDR	PI1DDR	PI0DDR
PJDDR	PJ7DDR	PJ6DDR	PJ5DDR	PJ4DDR	PJ3DDR	PJ2DDR	PJ1DDR	PJ0DDR
PKDDR	PK7DDR	PK6DDR	PK5DDR	PK4DDR	PK3DDR	PK2DDR	PK1DDR	PK0DDR
PHICR	PH7ICR	PH6ICR	PH5ICR	PH4ICR	PH3ICR	PH2ICR	PH1ICR	PH0ICR
PIICR	PI7ICR	PI6ICR	PI5ICR	PI4ICR	PI3ICR	PI2ICR	PI1ICR	PIOICR
PJICR	PJ7ICR	PJ6ICR	PJ5ICR	PJ4ICR	PJ3ICR	PJ2ICR	PJ1ICR	PJ0ICR
PKICR	PK7ICR	PK6ICR	PK5ICR	PK4ICR	PK3ICR	PK2ICR	PK1ICR	PK0ICR
PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
PFPCR	_	_	_	PF4PCR	PF3PCR	PF2PCR	PF1PCR	PF0PCR
PHPCR	PH7PCR	PH6PCR	PH5PCR	PH4PCR	PH3PCR	PH2PCR	PH1PCR	PH0PCR
						•		
						Rev. 2.00	Oct. 20, 20	09 Page

PEICR

PE7ICR

PE6ICR

PE5ICR

PE4ICR

PE3ICR

PE2ICR

PE1ICR

PE0ICR



PFCR4	_	_	_	A20E	A19E	A18E	A17E	A16E		
PFCR6	_	LHWROE	_	_	TCLKS	_	_	_		
PFCR7	DMAS3A	DMAS3B	DMAS2A	DMAS2B	DMAS1A	DMAS1B	DMAS0A	DMAS0B		
PFCR8	_	_	_	_	EDMAS1A	EDMAS1B	EDMAS0A	EDMAS0B		
PFCR9	TPUMS5	TPUMS4	TPUMS3A	TPUMS3B	_	_	_	_		
PFCRA	TPUMS11	TPUMS10	TPUMS9A	TPUMS9B	TPUMS8	TPUMS7	TPUMS6A	TPUMS6B		
PFCRB	_	ITS14	_	_	ITS11	ITS10	ITS9	ITS8		
PFCRC	ITS7	ITS6	ITS5	ITS4	ITS3	ITS2	ITS1	ITS0		
PFCRD	PCJKE	_	_	_	_	_	_	_		
SSIER	_	_	_	_	SSI11	SSI10	SSI9	SSI8		
	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	SSI0		
DPSBKR0	DKUP07	DKUP06	DKUP05	DKUP04	DKUP03	DKUP02	DKUP01	DKUP00		
DPSBKR1	DKUP17	DKUP16	DKUP15	DKUP14	DKUP13	DKUP12	DKUP11	DKUP10		
DPSBKR2	DKUP27	DKUP26	DKUP25	DKUP24	DKUP23	DKUP22	DKUP21	DKUP20		
DPSBKR3	DKUP37	DKUP36	DKUP35	DKUP34	DKUP33	DKUP32	DKUP31	DKUP30		
DPSBKR4	DKUP47	DKUP46	DKUP45	DKUP44	DKUP43	DKUP42	DKUP41	DKUP40		
DPSBKR5	DKUP57	DKUP56	DKUP55	DKUP54	DKUP53	DKUP52	DKUP51	DKUP50		
DPSBKR6	DKUP67	DKUP66	DKUP65	DKUP64	DKUP63	DKUP62	DKUP61	DKUP60		
DPSBKR7	DKUP77	DKUP76	DKUP75	DKUP74	DKUP73	DKUP72	DKUP71	DKUP70		
DPSBKR8	DKUP87	DKUP86	DKUP85	DKUP84	DKUP83	DKUP82	DKUP81	DKUP80		
DPSBKR9	DKUP97	DKUP96	DKUP95	DKUP94	DKUP93	DKUP92	DKUP91	DKUP90		
DPSBKR10	DKUP107	DKUP106	DKUP105	DKUP104	DKUP103	DKUP102	DKUP101	DKUP100		
Rev. 2.00 Oct. 20, 2009 Page 1228 of 1340										

CS2S

BSS

BSE

RENESAS

RDWRE

ASOE

PFCR2

REJ09B0499-0200

	•							
DOFR_0								
DTCR_0								
DBSR_0	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH2
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH1
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_0	DTE	DACKE	TENDE	_	DREQS	NRD	_	_

DDAR_0

ACT

DTSZ1

DTF1

DTSZ0

DTF0

MDS1

DTA

MDS0

ERRF

TSEIE

Rev. 2.00 Oct. 20, 2009 Page

DTIF

DTIE

DMAP0

REJ09

ESIF

ESIE

DMAP1

DDAR_1								
DOFR_1								
DTCR_1								
DBSR_1	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_1	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE

Rev. 2.00 Oct. 20, 2009 Page 1230 of 1340 REJ09B0499-0200

DTF1

DTF0

DTA



DMAP2

DMAP1

DOFR_2								
DTCR_2								
DBSR_2	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_2	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTS71	DTSZ0	MDS1	MDS0	TSFIF	_	ESIE	DTIF

DDAR_2

DTF1

DTF0

DTA

Rev. 2.00 Oct. 20, 2009 Page

DMAP0

REJ09

DMAP1

DDAR_3								
DOFR_3								
DTCR_3								
DBSR_3	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_3	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE

Rev. 2.00 Oct. 20, 2009 Page 1232 of 1340 REJ09B0499-0200

DTF1

DTF0

DTA



DMAP2

DMAP1

EDOFR_0								
	'							
EDTCR_0								
EDBSR_0	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
EDMDR_0	DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD	_	_
	ACT	_	_	_	ERRF	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	DTIE

EDDAR_0

DTF1

DTF0

Rev. 2.00 Oct. 20, 2009 Page

EDMAP0

REJ09

DEMAP1

EDMAP2

EDDAR_1								
EDOFR_1								
EDTCR_1								
EDBSR_1	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
EDMDR_1	DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE

Rev. 2.00 Oct. 20, 2009 Page 1234 of 1340 REJ09B0499-0200

DTF1

DTF0



EDMAP2 DEMAP1

EDMAP0

EDOFR_2								
EDTCR_2								
EDBSR_2	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH1
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
EDMDR_2	DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0				EDMAP2	DEMAP1	EDMADO

EDDAR_2

Rev. 2.00 Oct. 20, 2009 Page 3

REJ09

EDDAR_3								
EDOFR_3								
EDTCR_3								
EDBSR_3	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
EDMDR_3	DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	DTIE

Rev. 2.00 Oct. 20, 2009 Page 1236 of 1340 REJ09B0499-0200

DTF1

DTF0



EDMAP2 DEMAP1 EDMAP0

CLSBR1			
CLSBR2			
CLSBR3			
CLSBR4			
CLSBR5			



.

REJ09

Rev. 2.00 Oct. 20, 2009 Page

DMRSR_0								
DMRSR_1								
DMRSR_2								
DMRSR_3								
IPRA	_	IPRA14	IPRA13	IPRA12	_	IPRA10	IPRA9	IPRA8
	_	IPRA6	IPRA5	IPRA4	_	IPRA2	IPRA1	IPRA0
IPRB	_	IPRB14	IPRB13	IPRB12	_	IPRB10	IPRB9	IPRB8
	_	IPRB6	IPRB5	IPRB4	_	IPRB2	IPRB1	IPRB0
IPRC	_	IPRC14	IPRC13	IPRC12	_	IPRC10	IPRC9	IPRC8
	_	IPRC6	IPRC5	IPRC4	_	IPRC2	IPRC1	IPRC0
IPRE	_	_	_	_	_	IPRE10	IPRE9	IPRE8
	_	_	_	_	_	_	_	_
IPRF	_	_	_	_	_	IPRF10	IPRF9	IPRF8
	_	IPRF6	IPRF5	IPRF4	_	IPRF2	IPRF1	IPRF0
IPRG	_	IPRG14	IPRG13	IPRG12	_	IPRG10	IPRG9	IPRG8
	_	IPRG6	IPRG5	IPRG4	_	IPRG2	IPRG1	IPRG0
IPRH	_	IPRH14	IPRH13	IPRH12	_	IPRH10	IPRH9	IPRH8
	_	IPRH6	IPRH5	IPRH4	_	IPRH2	IPRH1	IPRH0
IPRI	_	IPRI14	IPRI13	IPRI12	_	IPRI10	IPRI9	IPRI8
	_	IPRI6	IPRI5	IPRI4	_	IPRI2	IPRI1	IPRI0
IPRJ	_	IPRIJ4	IPRJ13	IPRJ12	_	IPRJ10	IPRJ9	IPRJ8
	_	IPRJ6	IPRJ5	IPRJ4	_	IPRJ2	IPRJ1	IPRJ0

Rev. 2.00 Oct. 20, 2009 Page 1238 of 1340 REJ09B0499-0200



	_	IPRQ6	IPRQ5	IPRQ4	_	IPRQ2	IPRQ1	IPRQ0
IPRR	_	IPRR14	IPRR13	IPRR12	_	IPRR10	IPRR9	IPRR8
	_	IPRR6	IPRR5	IPRR4	_	IPRR2	IPRR1	IPRR0
ISCRH	_	_	_	_	_	_	_	_
	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	IRQ8SF
ISCRL	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	IRQ4SF
	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	IRQ0SF
DTCVBR								
ABWCR	ABWH7	ABWH6	ABWH5	ABWH4	ABWH3	ABWH2	ABWH1	ABWH0
	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3	ABWL2	ABWL1	ABWL0
ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0
	_	_	_	_	_	_		_
WTCRA	_	W72	W71	W70	_	W62	W61	W60
	_	W52	W51	W50	_	W42	W41	W40

IPRN6

IPRO14

IPRO6

W32

W12

W31

W11

IPRO

IPRQ

WTCRB

IPRN5

IPRO13

IPRO5

IPRN4

IPRO12

IPRO4

IPRN2

IPRO10

IPRN1

IPRO9

IPRN0

IPRO8

RENESAS

W30

W10

W21 W20

W00

REJ09

W01

Rev. 2.00 Oct. 20, 2009 Page

W22

W02

ENDIANCR	LE7	LE6	LE5	LE4	LE3	LE2	_
SRAMCR	BCSEL7	BCSEL6	BCSEL5	BCSEL4	BCSEL3	BCSEL2	BCSEL1
	_	_	_	_	_	_	_
BROMCR	BSRM0	BSTS02	BSTS01	BSTS00	_	_	BSWD01
	BSRM1	BSTS12	BSTS11	BSTS10	_	_	BSWD11
MPXCR	MPXE7	MPXE6	MPXE5	MPXE4	MPXE3	_	_
	_	_	_	_	_	_	_
RAMER	_	_	_	_	RAMS	RAM2	RAM1
MDCR	_	_	_	_	MDS3	MDS2	MDS1
	_	_	_	_	_	_	_
SYSCR	_	_	MACS	_	FETCHMD	_	EXPE
	_	_	_	_	_	_	DTCMD
SCKCR	PSTOP1	_	_	_	_	ICK2	ICK1
	_	PCK2	PCK1	PCK0	_	BCK2	BCK1
SBYCR	SSBY	OPE	_	STS4	STS3	STS2	STS1
	SLPIE	_	_	_	_	_	_
MSTPCRA	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1
MSTPCRB	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9

EBCCS

IBCCS

DKC

MSTPB7

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1240 of 1340

MSTPB6

MSTPB5

BCR2

MSTPB2

PWDBE

BCSEL0

BSWD00

BSWD10

ADDEX

RAM0

MDS0

RAME

ICK0

BCK0

STS0

MSTPA8

MSTPA0

MSTPB8

MSTPB0

MSTPB1

MSTPB3

MSTPB4

RENESAS

DPSIER — DPSIFR DNMIF DPSIEGR DNMIEG RSTSR DPSRSTF LVDCR*3 LVDE SEMR_2 — SMR_4*1 C/Ā (GM) BRR_4 SCR_4*1 TIE TDR_4 SSR_4*1 TDRE	DUSBIE DUSBIF LVDRI CHR (BLK)	— — — — — — — — — — PE (PE)	DLVDIE DLVDIF LVDMON O/Ē (O/Ē)	DIRQ3E DIRQ3F DIRQ3EG ABCS STOP (BCP1)	DIRQ2E DIRQ2EG LVDF ACS2 MP (BCP0)	DIRQ1E DIRQ1F DIRQ1EG	DIRQOE DIRQOE DIRQOE PORF ACSO CKSO
DPSIEGR DNMIEG RSTSR DPSRSTF LVDCR*3 LVDE SEMR_2 — SMR_4*1 C/Ā (GM) BRR_4 SCR_4*1 TIE TDR_4	LVDRI CHR (BLK)	PE (PE)	UVDMON UO/Ē (O/Ē)	DIRQ3EG ABCS STOP (BCP1)	DIRQ2EG LVDF ACS2 MP	DIRQ1EG ACS1	DIRQ0E PORF ACS0
RSTSR DPSRSTF LVDCR*3 LVDE SEMR_2 — SMR_4*1 C/Ā (GM) BRR_4 SCR_4*1 TIE TDR_4	LVDRI CHR (BLK)	PE (PE)	LVDMON O/Ē (O/Ē)	ABCS STOP (BCP1)	LVDF — ACS2 MP		PORF — ACS0
LVDCR*3 LVDE SEMR_2 — SMR_4*1 C/Ā (GM) BRR_4 SCR_4*1 TIE TDR_4	LVDRI — CHR (BLK)	PE (PE)	O/Ē (O/Ē)	ABCS STOP (BCP1)	ACS2	— ACS1	ACS0
SEMR_2 — SMR_4*1 C/Ā (GM) BRR_4 SCR_4*1 TIE TDR_4	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	ABCS STOP (BCP1)	ACS2	ACS1	ACS0
SMR_4* ¹ C/Ā (GM) BRR_4 SCR_4* ¹ TIE TDR_4	(BLK)	(PE)	O/Ē (O/Ē)	STOP (BCP1)	MP		
GM) BRR_4 SCR_4* ¹ TIE TDR_4	(BLK)	(PE)	(O/E)	(BCP1)		CKS1	CKS0
SCR_4* ¹ TIE TDR_4	RIE	TE	RE	MDIE			
TDR_4	RIE	TE	RE	MDIE			
				MPIE	TEIE	CKE1	CKE0
SSR_4* ¹ TDRE							
	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_4							
SCMR_4 —	_	_	_	SDIR	SINV	_	SMIF
ICCRA_0 ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
ICCRB_0 BBSY	SCP	SDAO	_	SCLO	_	IICRST	_
ICMR_0 —	WAIT	_	_	BCWP	BC2	BC1	BC0
ICIER_0 TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
ICSR_0 TDRE	TEND	RDRF	NACKF	STOP	AL	AAS	ADZ
SAR_0 SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	_

TDA5 TDA4 TDA3

IOKEEP RAMCUT2 RAMCUT1 —

TDA2

— WTSTS5 WTSTS4 WTSTS3 WTSTS2 WTSTS1 WTSTS0

TDA1

TDA0

RAMCUT

FTDAR

DPSBYCR

DPSWCR

TDER

DPSBY

TDA6

TCR_2	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1
TCR_3	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1
TCSR_2	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1
TCSR_3	CMFB	CMFA	OVF	_	OS3	OS2	OS1
TCORA_2							
TCORA_3							
TCORB_2							
TCORB_3							
TCNT_2							
TCNT_3							
TCCR_2	_	_	_	_	TMRIS	_	ICKS1
TCCR_3	_	_	_	_	TMRIS	_	ICKS1
TCR_4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
TMDR_4	_	_	_	_	MD3	MD2	MD1
TIOR_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
TIER_4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB
TSR_4	TCFD	_	TCFU	TCFV	_	_	TGFB
TCNT_4							

RENESAS

REJ09B0499-0200

SAR_1

ICDRT_1 ICDRR_1 SVA6

SVA5

SVA4

SVA3

SVA2

SVA1

SVA0

CKS0 CKS0 OS0 OS0

ICKS0

ICKS0 TPSC0 MD0 IOA0 **TGIEA TGFA**

TGRB_5								
IGND_5								
DTCERA	DTCEA15	DTCEA14	DTCEA13	DTCEA12	DTCEA11	DTCEA10	DTCEA9	DTC
	DTCEA7	DTCEA6	DTCEA5	DTCEA4	_	_	_	_
DTCERB	DTCEB15		DTCEB13	DTCEB12	DTCEB11	DTCEB10	DTCEB9	DTC
	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTC
DTCERC	DTCEC15	DTCEC14	DTCEC13	DTCEC12	DTCEC11	DTCEC10	DTCEC9	DTC
	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2	DTCEC1	DTC
DTCERD	DTCED15	DTCED14	DTCED13	DTCED12	DTCED11	DTCED10	DTCED9	DTCI
	DTCED7	DTCED6	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTC
DTCERE			DTCEE13	DTCEE12	DTCEE11	DTCEE10	DTCEE9	DTC
	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTC
DTCERF	DTCEF15	DTCEF14	_	_	DTCEF11	DTCEF10	DTCEF9	_
	_	_	_	_	_	_	_	_
DTCCR	_	_	_	RRS	RCHNE	_	_	ERR
INTCR	_	_	INTM1	INTM0	NMIEG	_	_	_
CPUPCR	CPUPCE	DTCP2	DTCP1	DTCP0	IPSETE	CPUP2	CPUP1	CPU
	,		-	,	,	,	•	,
			,	2cnic		Rev. 2.00 (Oct. 20, 20	
			I	RENE	:3/13			RE

TIER_5

TSR_5

TCNT_5

TTGE

TCFD

TCIEU

TCFU

TCIEV

TCFV

TGIEA

TGFA

TGIEB

TGFB

PORTD	PD7	PD6	PD5	PD4	PD3
PORTE	PE7	PE6	PE5	PE4	PE3
PORTF	_	_	_	PF4	PF3
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR
P6DR	_	_	P65DR	P64DR	P63DR
PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR
PBDR	_	_	_	_	PB3DR
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR
PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR
PFDR	_	_	_	PF4DR	PF3DR
SMR_2*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)
BRR_2					
SCR_2*1	TIE	RIE	TE	RE	MPIE
TDR_2					
SSR_2*1	TDRE	RDRF	ORER	FER (ERS)	PER
RDR_2					
SCMR_2	_	_	_	_	SDIR
	'	•		,	
Rev. 2.00 (9 Page 12	244 of 1340	REN	ΕSΛS

P65

PA5

P64

PA4

P63

PA3

PB3

P62

PA2

PB2

PD2

PE2

PF2

P12DR

P22DR

P62DR

PA2DR

PB2DR

PD2DR

PE2DR

PF2DR

(BCP0)

MP

TEIE

TEND

SINV

P61

PA1

PB1

PD1

PE1

PF1

P11DR

P21DR

P61DR

PA1DR

PB1DR

PD1DR

PE1DR

PF1DR

CKS1

CKE1

MPB

P60 PA0

PB0

PD0

PE0

PF0

P10DR

P20DR

P60DR

PA0DR

PB0DR

PD0DR

PE0DR

PF0DR

CKS0

CKE0

MPBT

SMIF

PORT6

PORTA

PORTB

PA7

PA6

NDRH*2	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
NDRL*2	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
NDRH* ²	_	_	_	_	NDR11	NDR10	NDR9	NDR8
NDRL*2	_	_	_	_	NDR3	NDR2	NDR1	NDR0
SMR_0*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1	CKS0
BRR_0								
SCR_0*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_0								
SSR_0*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_0								
SCMR_0	_	_	_	_	SDIR	SINV	_	SMIF
SMR_1*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1	CKS0
BRR_1								
SCR_1*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_1								
SSR_1*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
				2001	CE AE	Rev. 2.00	Oct. 20, 20	-
				-(EIVI	ESAS			RE

NDERL

PODRH

PODRL

NDER7

POD15

POD7

NDER6

POD14

POD6

NDER5

POD13

POD5

NDER4

POD12

POD4

NDER3

POD11

POD3

NDER2

POD10

POD2

NDER1

POD9

POD1

NDER0

POD8

POD0



ADDRD_0								
ADDRE_0								
ADDRF_0								
ADDRG_0								
ADDRH_0								
ADCSR_0	ADF	ADIE	ADST	_	СНЗ	CH2	CH1	CH0
ADCR_0	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	_	EXTRGS
ADMOSEL_0	_	_	_	_	_	_	ICKSEL	_
TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0
TCNT								
RSTCSR	WOVF	RSTE	_	_	_	_	_	_
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_0								

Rev. 2.00 Oct. 20, 2009 Page 1246 of 1340 REJ09B0499-0200

TCORA_1



TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA
TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC
TIER_0	TTGE		_	TCIEV	TGIED	TGIEC	TGIEB	TG
TSR_0	_		_	TCFV	TGFD	TGFC	TGFB	TG
TCNT_0								
TGRA_0								
TGRB_0								
TGRC_0								
TGRD_0								
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TP
TMDR_1	_	_	_	_	MD3	MD2	MD1	М
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IO.
TIER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TG
TSR_1	TCFD	_	TCFU	TCFV		_	TGFB	TG
				2504			Oct. 20, 20	
				*(EINI	ESAS			

SYNC5

CCLR0

BFB

TSYR

TCR_0

TMDR_0

CCLR2

CCLR1

SYNC4

CKEG1

BFA

SYNC3

CKEG0

MD3

SYNC2

TPSC2

MD2

SYNC1

TPSC1

MD1

SYNC0

TPSC0

MD0

TGRA_2						
TGRB_2	-					
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2
TMDR_3	_	_	BFB	BFA	MD3	MD2
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2
TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC
TSR_3	_	_	_	TCFV	TGFD	TGFC
TCNT_3						
TGRA_3						
TGRB_3						

TMDR_2

TIOR_2

TIER_2

TSR_2

TCNT_2

REJ09B0499-0200

IOB3

TTGE

TCFD

IOB2

IOB1

TCIEU

TCFU

IOB0

TCIEV

TCFV

Rev. 2.00 Oct. 20, 2009 Page 1248 of 1340 RENESAS

MD3

IOA3

MD2

IOA2

MD1

IOA1

TGIEB

TGFB

TPSC1

MD1

IOA1

IOC1

TGIEB

TGFB

MD0

IOA0

TGIEA

TGFA

TPSC0

MD0

IOA0

IOC0

TGIEA

TGFA

respectively. Similarly, when the same output trigger is specified for pulse ou 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different o triggers are specified, the NDRL addresses for pulse output groups 0 and 1 a H'FFF7F and H'FFF7D, respectively.

When the same output trigger is specified for pulse output groups 6 and 7 by setting, the NDRH address is H'FF63C. When different output triggers are sp NDRH addresses for pulse output groups 6 and 7 are H'FF63E and H'FF63C respectively. When the same output trigger is specified for pulse output groups 4 and 5 by setting, the NDRL address is H'FF63D. When different output triggers are spe

NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D. respectively.

3. Supported only by the H8SX/1655M Group.

TCORA_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
CRCCR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDIR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDOR	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_6	Initialized	_		_		Initialized*1	Initialized
TCCR_7	Initialized	_	_	_	_	Initialized*1	Initialized

Rev. 2.00 Oct. 20, 2009 Page 1250 of 1340



ADMOSEL_1 Initialized*1 Initialized Initialized — Initialized*1 ADSSTR_1 Initialized Initialized — Initialized*2 IFR0 Initialized Initialized Initialized*2 IFR1 Initialized Initialized Initialized*2 IFR2 Initialized Initialized IER0 Initialized*2 Initialized Initialized Initialized*2 IER1 Initialized Initialized Initialized*2 IER2 Initialized Initialized Initialized*2 ISR0 Initialized Initialized Initialized*2 ISR1 Initialized Initialized Initialized*2 ISR2 Initialized Initialized Initialized*2 EPDR0i Initialized Initialized Initialized*2 EPDR0o Initialized Initialized Initialized*2 EPDR0s Initialized Initialized Initialized*2 EPDR1 Initialized Initialized Initialized*2 EPDR2 Initialized Initialized Initialized*2 EPDR3 Initialized Initialized Initialized*2 EPSZ0o Initialized Initialized Initialized*2 EPSZ1 Initialized Initialized

ADDRG_I

ADDRH_1

ADCSR_1

ADCR_1

milialized

Initialized

Initialized

Initialized

—



milianzed

Initialized

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

Rev. 2.00 Oct. 20, 2009 Page

REJ09

OTEIT	milianzea					IIIIIaiizea	milianzoa
EPIR	Initialized	_	_	_	_	Initialized*2	Initialized
TRNTREG0	Initialized	_	_	_	_	Initialized*2	Initialized
TRNTREG1	Initialized	_	_	_	_	Initialized*2	Initialized
PMDDR	Initialized	_	_	_	_	Initialized*1	Initialized
PMDR	Initialized	_	_	_	_	Initialized*1	Initialized
PORTM	_	_	_	_	_	_	_
PMICR	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_5	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_5	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_5	Initialized	_	_	_	_	Initialized*1	Initialized
SEMR_5	Initialized	_	_	_	_	Initialized*1	Initialized
IrCR	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_6	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_6	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_6	Initialized	_	_			Initialized*1	Initialized
TDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized* ¹	Initialized
RDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized



milializea* milializea

REJ09B0499-0200

milialized —

NDRL_1	Initialized	_	_	_	_	Initialized*1	Initialized
BARAH	Initialized	_	_	_	_	Initialized*1	Initialized
BARAL	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRAH	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRAL	Initialized	_	_	_	_	Initialized*1	Initialized
BARBH	Initialized	_	_	_	_	Initialized*1	Initialized
BARBL	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRBH	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRBL	Initialized	_	_	_	_	Initialized*1	Initialized
BARCH	Initialized	_	_	_	_	Initialized*1	Initialized
BARCL	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRCH	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRCL	Initialized	_	_	_	_	Initialized*1	Initialized
BARDH	Initialized	_	_	_	_	Initialized*1	Initialized
BARDL	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRDH	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRDL	Initialized	_	_	_	_	Initialized*1	Initialized
BRCRA	Initialized	_	_	_	_	Initialized*1	Initialized
BRCRB	Initialized	_	_	_	_	Initialized*1	Initialized
BRCRC	Initialized	_	_	_	_	Initialized*1	Initialized
BRCRD	Initialized	_	_	_	_	Initialized*1	Initialized
		'			,	,	
				2		ev. 2.00 Oct. 20	, 2009 Page
				• <en< td=""><td>ESAS</td><td></td><td>REJ09</td></en<>	ESAS		REJ09

milialized

Initialized*1

Initialized*1

milialized

Initialized

Initialized

PODRH_I

PODRL_1

NDRH_1

milialized

Initialized

Initialized

TCNT_6	Initialized	_	_	_	_	Initialized*1
TGRA_6	Initialized	_	_	_	_	Initialized*1
TGRB_6	Initialized	_	_	_	_	Initialized*1
TGRC_6	Initialized	_	_	_	_	Initialized*1
TGRD_6	Initialized	_	_	_	_	Initialized*1
TCR_7	Initialized	_	_	_	_	Initialized*1
TMDR_7	Initialized	_	_	_	_	Initialized*1
TIOR_7	Initialized	_	_	_	_	Initialized*1
TIER_7	Initialized	_	_	_	_	Initialized*1
TSR_7	Initialized	_	_	_	_	Initialized*1
TCNT_7	Initialized	_	_	_	_	Initialized*1
TGRA_7	Initialized	_	_	_	_	Initialized*1
TGRB_7	Initialized	_	_	_	_	Initialized*1
TCR_8	Initialized	_	_	_	_	Initialized*1
TMDR_8	Initialized	_	_	_	_	Initialized*1
TIOR_8	Initialized	_	_	_	_	Initialized*1



milialized

Initialized

Initialized

Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized

Initialized*1

Initialized*1

REJ09B0499-0200

HORL_6

TIER_6

TSR_6

milialized

Initialized

Initialized

Rev. 2.00 Oct. 20, 2009 Page 1254 of 1340

Initialized*1 TCNT_9 Initialized Initialized TGRA_9 Initialized*1 Initialized Initialized Initialized*1 TGRB_9 Initialized Initialized Initialized*1 TGRC_9 Initialized Initialized TGRD_9 Initialized*1 Initialized Initialized Initialized*1 TCR_10 Initialized Initialized Initialized*1 TMDR_10 Initialized Initialized Initialized*1 TIOR_10 Initialized Initialized TIER_10 Initialized Initialized*1 Initialized TSR_10 Initialized*1 Initialized Initialized TCNT_10 Initialized*1 Initialized Initialized

TIVIDR_9

TIORH_9

TIORL_9

TIER_9

TSR_9

TGRA_10

TGRB_10

milialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

Initialized*1

Initialized*1

milialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

REJ09

Initialized*1

Initialized*1

Initialized*1

Initialized*1

TGRB_11	Initialized	_	_	_	_	Initialized*1	Initialize
P1DDR	Initialized	_	_	_	_	Initialized*1	Initializ
P2DDR	Initialized	_	_	_	_	Initialized*1	Initializ
P6DDR	Initialized	_	_	_	_	Initialized*1	Initializ
PADDR	Initialized	_	_	_	_	Initialized*1	Initializ
PBDDR	Initialized	_	_	_	_	Initialized*1	Initializ
PDDDR	Initialized	_	_	_	_	Initialized*1	Initializ
PEDDR	Initialized	_	_	_	_	Initialized*1	Initializ
PFDDR	Initialized	_	_	_	_	Initialized*1	Initializ
P1ICR	Initialized	_	_	_	_	Initialized*1	Initializ
P2ICR	Initialized	_	_	_	_	Initialized*1	Initializ
P5ICR	Initialized	_	_	_	_	Initialized*1	Initializ
P6ICR	Initialized	_	_	_	_	Initialized*1	Initializ
PAICR	Initialized	_	_	_	_	Initialized*1	Initializ
PBICR	Initialized	_	_	_	_	Initialized*1	Initializ
PDICR	Initialized	_	_	_	_	Initialized*1	Initializ
PEICR	Initialized	_	_	_	_	Initialized*1	Initializ
PFICR	Initialized	_	_	_	_	Initialized*1	Initializ
PORTH	_	_	_	_	_	_	_
PORTI	_	_	_	_	_	_	_
PORTJ	_	_	_	_	_	_	
PORTK	_	_	_	_	_	_	_

milialized

IGHA_II

PJICR Initialized Initialized*1 Initialized — **PKICR** Initialized*1 Initialized Initialized — **PDPCR** Initialized Initialized*1 Initialized Initialized*1 **PEPCR** Initialized Initialized Initialized*1 **PFPCR** Initialized Initialized **PHPCR** Initialized*1 Initialized Initialized Initialized*1 PIPCR Initialized Initialized Initialized*1 **PJPCR** Initialized Initialized Initialized*1 **PKPCR** Initialized Initialized P2ODR Initialized*1 Initialized Initialized Initialized*1 **PFODR** Initialized Initialized Initialized*1 PFCR0 Initialized Initialized Initialized*1 PFCR1 Initialized Initialized Initialized*1 PFCR2 Initialized Initialized Initialized*1 PFCR4 Initialized Initialized Initialized*1 PFCR6 Initialized Initialized Initialized*1 PFCR7 Initialized Initialized Initialized*1 PFCR8 Initialized Initialized Initialized*1 PFCR9 Initialized Initialized Rev. 2.00 Oct. 20, 2009 Page RENESAS REJ09

milianzed

Initialized

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

PJUUR

PKDDR

PHICR

PIICR

milialized

Initialized

Initialized

Initialized

—

DPSBKR2 Initialized Initialized DPSBKR3 Initialized Initialized DPSBKR4 Initialized Initialized DPSBKR5 Initialized Initialized DPSBKR6 Initialized Initialized DPSBKR7 Initialized Initialized DPSBKR8 Initialized Initialized DPSBKR9 Initialized Initialized DPSBKR10 Initialized Initialized DPSBKR11 Initialized Initialized DPSBKR12 Initialized Initialized DPSBKR13 Initialized Initialized DPSBKR14 Initialized Initialized DPSBKR15 Initialized Initialized Initialized*1 DSAR_0 Initialized Initialized DDAR_0 Initialized Initialized*1 Initialized DOFR_0 Initialized Initialized*1 Initialized DTCR_0 Initialized*1 Initialized Initialized Initialized*1 DBSR_0 Initialized Initialized Initialized*1 DMDR_0 Initialized Initialized DACR_0 Initialized Initialized*1 Initialized

milialized



DESPIRE

milialized

DTCR_2	Initialized	_	_	_	_	Initialized*	Initial
DBSR_2	Initialized	_	_	_	_	Initialized*1	Initial
DMDR_2	Initialized	_	_	_	_	Initialized*1	Initia
DACR_2	Initialized	_	_	_	_	Initialized*1	Initia
DSAR_3	Initialized	_	_	_	_	Initialized*1	Initia
DDAR_3	Initialized	_	_	_	_	Initialized*1	Initia
DOFR_3	Initialized	_	_	_	_	Initialized*1	Initia
DTCR_3	Initialized	_	_	_	_	Initialized*1	Initia
DBSR_3	Initialized	_	_	_	_	Initialized*1	Initia
DMDR_3	Initialized	_	_	_	_	Initialized*1	Initia
DACR_3	Initialized	_	_	_	_	Initialized*1	Initia
EDSAR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDDAR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDOFR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDTCR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDBSR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDMDR_0	Initialized	_	_	_	_	Initialized*1	Initia
EDACR_0	Initialized	_	_	_	_	Initialized*1	Initia

DACK_I

DSAR_2

DDAR_2

DOFR_2

milialized

Initialized

Initialized

Initialized

_



milializea

Initialized*1

Initialized*1

Initialized*1

milialized

Initialized

Initialized

Initialized

REJ09

EDDAR_2	Initialized	_	_	_	_	Initialized*	Initializ
EDOFR_2	Initialized	_	_	_	_	Initialized*1	Initializ
EDTCR_2	Initialized	_	_	_	_	Initialized*1	Initializ
EDBSR_2	Initialized	_	_	_	_	Initialized*1	Initializ
EDMDR_2	Initialized	_	_	_	_	Initialized*1	Initializ
EDACR_2	Initialized	_	_	_	_	Initialized*1	Initializ
EDSAR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDDAR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDOFR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDTCR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDBSR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDMDR_3	Initialized	_	_	_	_	Initialized*1	Initializ
EDACR_3	Initialized	_	_	_	_	Initialized*1	Initializ
CLSBR0	_	_	_	_	_	_	_
CLSBR1	_	_	_	_	_	_	_
CLSBR2	_	_	_	_	_	_	_
CLSBR3	_	_	_	_	_	_	_
CLSBR4	_	_	_	_	_	_	_
CLSBR5	_	_	_	_	_	_	_
CLSBR6	_	_	_	_	_	_	_
CLSBR7	_	_	_	_		_	

Initialized*

Initialized

EDACK_I

EDSAR_2

Initialized

IPRG Initialized Initialized*1 Initialized — Initialized*1 **IPRH** Initialized Initialized — **IPRI** Initialized Initialized*1 Initialized Initialized*1 **IPRJ** Initialized Initialized Initialized*1 **IPRK** Initialized Initialized **IPRL** Initialized*1 Initialized Initialized Initialized*1 **IPRM** Initialized Initialized Initialized*1 **IPRN** Initialized Initialized Initialized*1 **IPRO** Initialized Initialized **IPRQ** Initialized*1 Initialized Initialized **IPRR** Initialized*1 Initialized Initialized Initialized*1 **ISCRH** Initialized Initialized Initialized*1 **ISCRL** Initialized Initialized Initialized*1 **DTCVBR** Initialized Initialized Initialized*1 **ABWCR** Initialized Initialized Initialized*1 ASTCR Initialized Initialized Initialized*1 WTCRA Initialized Initialized Initialized*1 **WTCRB** Initialized Initialized Initialized*1 **RDNCR** Initialized Initialized

IPRU

IPRD

IPRE

IPRF

milialized

Initialized

Initialized

Initialized

—



milianzed

Initialized

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

Rev. 2.00 Oct. 20, 2009 Page

REJ09

IVII ACIT	IIIIIaiiZeu	_	_	_	_	IIIIIaiizeu	IIIIIaiizeu
RAMER	Initialized	_	_	_	_	Initialized*1	Initialized
MDCR	Initialized	_	_	_	_	Initialized*1	Initialized
SYSCR	Initialized	_	_	_	_	Initialized*1	Initialized
SCKCR	Initialized	_	_	_	_	Initialized*1	Initialized
SBYCR	Initialized	_	_	_	_	Initialized*1	Initialized
MSTPCRA	Initialized	_	_	_	_	Initialized*1	Initialized
MSTPCRB	Initialized	_	_	_	_	Initialized*1	Initialized
MSTPCRC	Initialized	_	_	_	_	Initialized*1	Initialized
FCCS	Initialized	_	_	_	_	Initialized*1	Initialized
FPCS	Initialized	_	_	_	_	Initialized*1	Initialized
FEC	Initialized	_	_	_	_	Initialized*1	Initialized
FKEY	Initialized	_	_	_	_	Initialized*1	Initialized
FMATS	Initialized	_	_	_	_	Initialized*1	Initialized
FTDAR	Initialized	_	_	_	_	Initialized*1	Initialized
DPSBYCR	Initialized	_	_	_	_	_	Initialized
DPSWCR	Initialized	_	_	_	_	_	Initialized
DPSIER	Initialized	_	_	_	_	_	Initialized
DPSIFR	Initialized	_	_	_	_	_	Initialized
DPSIEGR	Initialized	_	_	_	_	_	Initialized
RSTSR	Initialized	_		_	_		Initialized
LVDCR*3	Initialized*4		_	_	_	_	Initialized



Initialized*1

Initialized

BRUNCR

Initialized —

MPXCR

ICIER_0	Initialized	_	_	_	_	Initialized*1	Initialized
ICSR_0	Initialized	_	_	_	_	Initialized*1	Initialized
SAR_0	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRT_0	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRR_0	Initialized	_	_	_	_	Initialized*1	Initialized
ICCRA_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICCRB_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICIER_1	Initialized		_			Initialized*1	Initialized
ICSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SAR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRT_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRR_1	Initialized	_	_	_	_	Initialized* ¹	Initialized
TCR_2	Initialized	_	_	_	_	Initialized* ¹	Initialized
TCR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_2	Initialized	_	_	_	_	Initialized* ¹	Initialized
TCSR_3	Initialized	_	_	_	_	Initialized*1	Initialized

RDR_4

SCMR_4

ICCRA_0

ICCRB_0

ICMR_0

TCORA_2

Initialized

milialized

Initialized

Initialized

Initialized

Initialized

milialized

milianzed

milialized milialized*

Initialized*1

Initialized*1

Initialized*1

Initialized*1

milialized

Initialized

Initialized

Initialized

Initialized





Rev. 2.00 Oct. 20, 2009 Page

REJ09

TCCH_3	milialized		_	_	_	milialized*	milializ
TCR_4	Initialized	_	_	_	_	Initialized*1	Initialize
TMDR_4	Initialized	_	_	_	_	Initialized*1	Initialize
TIOR_4	Initialized	_	_	_	_	Initialized*1	Initialize
TIER_4	Initialized	_	_	_	_	Initialized*1	Initialize
TSR_4	Initialized	_	_	_	_	Initialized*1	Initializ
TCNT_4	Initialized	_	_	_	_	Initialized*1	Initialize
TGRA_4	Initialized	_	_	_	_	Initialized*1	Initializ
TGRB_4	Initialized	_	_	_	_	Initialized*1	Initializ
TCR_5	Initialized	_	_	_	_	Initialized*1	Initializ
TMDR_5	Initialized	_	_	_	_	Initialized*1	Initializ
TIOR_5	Initialized	_	_	_	_	Initialized*1	Initializ
TIER_5	Initialized	_	_	_	_	Initialized*1	Initializ
TSR_5	Initialized	_	_	_	_	Initialized*1	Initializ
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initializ
TGRA_5	Initialized	_	_	_	_	Initialized*1	Initializ
TGRB_5	Initialized	_	_	_	_	Initialized*1	Initializ
DTCERA	Initialized	_	_	_	_	Initialized*1	Initializ
DTCERB	Initialized	_	_	_	_	Initialized*1	Initializ
DTCERC	Initialized	_	_	_	_	Initialized*1	Initializ
DTCERD	Initialized	_	_	_	_	Initialized*1	Initializ
DTCERE	Initialized	_	_	_	_	Initialized*1	Initializ
	Initialized				_	Initialized*1	Initializ



PORTD	_	_	_	_	_	_	_
PORTE	_	_	_	_	_	_	_
PORTF	_	_	_	_	_	_	_
P1DR	Initialized	_	_	_	_	Initialized*1	Initia
P2DR	Initialized	_	_	_	_	Initialized*1	Initia
P6DR	Initialized	_	_	_	_	Initialized*1	Initia
PADR	Initialized	_	_	_	_	Initialized*1	Initia
PBDR	Initialized	_	_	_	_	Initialized*1	Initia
PDDR	Initialized	_	_	_	_	Initialized*1	Initia
PEDR	Initialized	_	_	_	_	Initialized*1	Initia
PFDR	Initialized	_	_	_	_	Initialized*1	Initia
SMR_2	Initialized	_	_	_	_	Initialized*1	Initia
BRR_2	Initialized	_	_	_	_	Initialized*1	Initia
SCR_2	Initialized	_	_	_	_	Initialized*1	Initia
TDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initia
SSR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initia
RDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initia
SCMR 2	Initialized	_	_	_	_	Initialized*1	Initia

_

_

_

PORT5
PORT6

PORTA

PORTB



REJ09

_ _ _

_

SCR_0 Initialized TDR_0 Initialized Initialized Initialized Initialized SSR_0 Initialized Initialized Initialized Initialized RDR_0 Initialized Initialized Initialized Initialized SCMR_0 Initialized SMR_1 Initialized BRR_1 Initialized SCR_1 Initialized TDR_1 Initialized Initialized Initialized Initialized SSR_1 Initialized Initialized Initialized Initialized RDR_1 Initialized Initialized Initialized Initialized SCMR_1 Initialized



milialized

Initialized

Initialized*1

REJ09B0499-0200

NDERH

NDERL

PODRH

PODRL

NDRH

NDRL

SMR_0

BRR_0

milianzed

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Rev. 2.00 Oct. 20, 2009 Page 1266 of 1340

TCSR Initialized Initialized*1 Initialized **TCNT** Initialized*1 Initialized Initialized **RSTCSR** Initialized Initialized*1 Initialized Initialized*1 TCR_0 Initialized Initialized Initialized*1 TCR_1 Initialized Initialized TCSR_0 Initialized*1 Initialized Initialized Initialized*1 TCSR_1 Initialized Initialized Initialized*1 TCORA_0 Initialized Initialized Initialized*1 TCORA_1 Initialized Initialized TCORB_0 Initialized*1 Initialized Initialized TCORB_1 Initialized*1 Initialized Initialized TCNT_0 Initialized*1 Initialized Initialized Initialized*1 TCNT_1 Initialized Initialized Initialized*1 TCCR_0 Initialized Initialized Initialized*1 TCCR_1 Initialized Initialized Initialized*1 **TSTR** Initialized Initialized Initialized*1 **TSYR** Initialized Initialized

ADDRG_0

ADDRH_0

ADCSR_0

ADCR_0

milialized

Initialized

Initialized

Initialized

—



Rev. 2.00 Oct. 20, 2009 Page

REJ09

milianzed

Initialized

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

TGRB_0	Initialized	_	_	_	_	Initialized*1	Initialized
TGRC_0	Initialized	_	_	_	_	Initialized*1	Initialized
TGRD_0	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_1	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_1	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_1	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_1	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_2	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_2	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_2	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_2	Initialized	_	_	_	_	Initialized*1	Initialized



Initialized*1

Initialized

I CIVI _U

TGRA_0

Initialized —

Rev. 2.00 Oct. 20, 2009 Page 1268 of 1340

standby mode is released by the internal reset. These registers are initialized when all the RAMCUT2 to RAMCUT0 bits in D are set to 1, and not initialized when these bits are set to 0. Supported only by the H8SX/1655M Group. LVDCR is initialized by a pin reset or power-on reset not by a voltage-monito deep software standby reset, or watchdog timer reset.

Notes: 1. Not initialized in deep software standby mode but initialized when deep softw

I CIVI _3

TGRA_3

TGRB_3

TGRC_3

TGRD_3

milialized

Initialized

Initialized

Initialized

Initialized

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

muanzear

Initialized*1

Initialized*1

Initialized*1

Initialized*1

milianzed

Initialized

Initialized

Initialized

Initialized

Rev. 2.00 Oct. 20, 2009 Page 1270 of 1340

REJ09B0499-0200



Input voltage (port 5)	V_{in}	-0.3 to AV _{cc} $+0.3$
Reference power supply voltage	V_{ref}	-0.3 to AV _{cc} +0.3
Analog power supply voltage	AV_cc	-0.3 to +4.6
Analog input voltage	$V_{_{AN}}$	-0.3 to AV _{cc} $+0.3$
Operating temperature	T_{opr}	Regular specifications: -20 to +75*
		Wide-range specifications -40 to +85*
Storage temperature	T_{stg}	-55 to +125
Caution: Permanent damage to the LS	I may result if a	bsolute maximum ratings are

Input voltage (except for port 5)

Storage temperature

T_{sig}
-55 to +125

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exce

Note:

* The operating temperature range during programming/erasing of the flash me
0°C to +75°C for regular specifications and 0°C to +85°C for wide-range speci

-0.3 to V_{cc} +0.3

voltage		VT⁺	_	_	$V_{cc} \times 0.7$	V
	TMR input pin, port 2 port J, port K	VT⁺ – VT⁻	$V_{cc} \times 0.06$	_	_	V
	ĪRQ0-B to	VT ⁻	AV _{cc} × 0.2		_	٧
	ĪRQ7-B input pin	VT⁺	_		$AV_{cc} \times 0.7$	V
		$VT^{+} - VT^{-}$	$AV_{cc} \times 0.06$		_	٧
Input high voltage	MD, RES, STBY, EMLE, NMI	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} + 0.3	V
(except Schmitt	EXTAL	-	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_
trigger input	Other input pins					
pin)	Port 5		$AV_{cc} \times 0.7$		AV _{cc} + 0.3	
Input low voltage	MD, RES, STBY, EMLE	V _{IL}	-0.3	_	$V_{cc} \times 0.1$	V
(except Schmitt	EXTAL, NMI	=	-0.3	_	$V_{cc} \times 0.2$	_
trigger input pin)	Other input pins	-	-0.3	_	$V_{cc} \times 0.2$	_
	All output pins	V _{OH}	V _{cc} - 0.5			V
voltage			V _{cc} - 1.0	_	_	_
Output low voltage	All output pins	V _{oL}		_	0.4	V
Input	RES	_{in}			10.0	μΑ
leakage current	MD, STBY, EMLE, NMI	-			1.0	_
	Port 5	-	_	_	1.0	_

	software retained					·	a
	standby mode		_	_	200		50
	RAM, USB power	-		3	8	_	T
	supply stopped		_	_	26	_	5
	Hardware	_	_	2	7	μΑ	T
	standby mode		_	_	25		50
	All-module-clock-stop mode*4	_	_	23	30	mA	
Analog power supply current	During A/D and D/A conversion	Al _{cc}	_	2.0	3.5	mA	
	Standby for A/D and D/A conversion	<u> </u>		0.5	1.5	μА	
Reference power supply	During A/D and D/A conversion	Al _{cc}	_	0.8	1.5	mA	
current	Standby for A/D and D/A conversion	<u> </u>	_	0.5	1.5	μΑ	
	oltage	$V_{\scriptscriptstyle{RAM}}$	2.5			V	

I_CC *3

50

48

20

0.15

85

60

1.1

3.5

60

f = :

50°

T_a ≤

mΑ

mΑ

μΑ

Supply current*2 Normal operation

mode

Sleep mode

Standby Software standby

RAM, USB

mode

Deep

- 4. The values are for reference.
- 5. This applies when the \overline{RES} pin is held low at power-on.

Table 29.3 Permissible Output Currents

Conditions: $V_{CC} = PLLV_{CC} = DrV_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 V^*, T_a = -20^{\circ}C \text{ to } +75^{\circ}C \text{ (regular specific$

 $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

Iten	n	Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins	I _{OL}	_	_	2.0
Permissible output low current (total)	Total of output pins	ΣI_{OL}	_	_	80
Permissible output high current (per pin)	All output pins	-I _{OH}	_	_	2.0
Permissible output high current (total)	Total of all output pins	Σ – I_{OH}	_	_	40

To protect the LSI's reliability, do not exceed the output current values in table Caution:

When the A/D and D/A converters are not used, the AV $_{\rm cc}$, V $_{\rm ref}$, and AV $_{\rm ss}$ pins s Note: be open. Connect the AV_{cc} and V_{ref} pins to V_{cc} , and the AV_{ss} pin to V_{ss} .

Schmitt	IRQ input pin,	VI	$V_{CC} \times 0.2$		_	V	
trigger input voltage	TPU input pin, TMR input pin,	VT⁺			$V_{cc} \times 0.7$	V	
vollage	port 2 port J, port K	VT⁺ – VT⁻	$V_{cc} \times 0.06$	_	_	V	_
	ĪRQ0-B to	VT ⁻	$AV_{cc} \times 0.2$	_	_	V	_
	ĪRQ7-B input pin	VT⁺	_	_	$AV_{cc} \times 0.7$	V	_
		VT⁺ – VT⁻	$AV_{cc} \times 0.06$	_	_	V	
Input high voltage	MD, RES, STBY, EMLE, NMI	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} + 0.3	V	
(except Schmitt	EXTAL	=	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_	
trigger input	Other input pins	_					
pin)	Port 5	-	$AV_{cc} \times 0.7$	_	$AV_{cc} + 0.3$	_	
Input low voltage	MD, RES, STBY, EMLE	V _{IL}	-0.3	_	$V_{cc} \times 0.1$	V	
(except Schmitt	EXTAL, NMI	-	-0.3	_	$V_{cc} \times 0.2$	_	
trigger input pin)	Other input pins	-	-0.3	_	$V_{cc} \times 0.2$	_	
	All output pins	V _{OH}	V _{cc} - 0.5	_	_	V	I _{OH} =
voltage			V _{cc} - 1.0	_	_		I _{OH} =
Output low voltage	All output pins	V _{oL}	_	_	0.4	V	I _{OL} =
Input	RES	_{in}	_	_	10.0	μΑ	V _{in} =
leakage current	MD, STBY, EMLE, NMI		_	_	1.0		V _{cc}
	Port 5	-	_	_	1.0	_	V _{in} = AV _c
			ENESA		1.0 2.00 Oct. 20,		,

	•					
	Standby	Software	standby	-		0.15
	mode	mode			_	_
			RAM, USB retained			24
		standby mode			_	_
			RAM, USB power		_	23
			supply stopped		_	_
		Hardwa		•	_	2
		Stariub	y mode		_	_
	All-mode*	dule-clo	ck-stop	•	_	23
Analog power supply current	During convers	A/D and sion	d D/A	Al _{cc}	_	2.0
	Standb		D and D/A		_	0.5
Reference power supply	During convers	A/D and sion	d D/A	Al _{cc}	_	8.0
current		Standby for A/D and D/A conversion		•	_	0.5
RAM standby vo	Itage			V_{RAM}	2.5	_
Rev. 2.00 Oct. 20,		age 1276		CNIC	-	
REJ09B0499-0200	1		=<	ENE	2/12	

 I_{cc}^{*3}

50

48

85

60

1.1

3.5

67

200

35

60

7

25

1.5

mΑ

mΑ

μΑ

f = 5

 $T_a \le$

50°C

 $T_a \le 1$

50°C

 $T_a \le$

50°C

 $T_a \le$

50°C

0.5 1.5 0.8 1.5

30 3.5

mΑ

μΑ

mΑ μΑ

mΑ

μΑ

٧

Supply current*2 Normal operation

Sleep mode

- 4. The values are for reference.
- 5. This applies when the \overline{RES} pin is held low at power-on.

Table 29.5 Permissible Output Currents

Conditions: $V_{CC} = PLLV_{CC} = DrV_{CC} = 2.95 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V,

 $V_{ref} = 3.0 \text{ V to } AV_{cc}, V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V*},$

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

Iten	n	Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins	I _{OL}	_	_	2.0
Permissible output low current (total)	Total of output pins	ΣI_{OL}	_	_	80
Permissible output high current (per pin)	All output pins	-I _{OH}	_	_	2.0
Permissible output high current (total)	Total of all output pins	Σ – I_{OH}	_	_	40

Caution: To protect the LSI's reliability, do not exceed the output current values in table

Note: * When the A/D and D/A converters are not used, the AV_{cc} , V_{ref} , and AV_{ss} pins be open. Connect the AV_{cc} and V_{ref} pins to V_{cc} , and the AV_{ss} pin to V_{ss} .

1.5 V (V_{CC} = 3.0 V to 3.6 V*)

Note: * Vcc=2.95 to 3.60V in the H8SX/1655M Group.

Figure 29.1 Output Load Circuit

Rev. 2.00 Oct. 20, 2009 Page 1278 of 1340

REJ09B0499-0200



Clock cycle time	t _{cyc}	20	125	ns	Figure 2
Clock high pulse width	t _{ch}	5		ns	_
Clock low pulse width	t _{CL}	5	_	ns	_
Clock rising time	t _{Cr}		5	ns	_
Clock falling time	t _{cf}		5	ns	<u> </u>
Oscillation settling time after reset (crystal)	t _{osc1}	10	_	ms	Figure 2
Oscillation settling time after leaving software standby mode (crystal)	t _{osc2}	10		ms	Figure 2
External clock output delay settling time	t _{DEXT}	1	_	ms	Figure 2
External clock input low pulse width	T _{EXL}	27.7	_	ns	Figure 2
External clock input high pulse width	T _{EXH}	27.7		ns	
External clock rising time	T _{EXr}		5	ns	
External clock falling time	T _{EXf}		5	ns	
Note: $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.9$	95V to 3.60\	/ in the H89	SX/1655M (Group.	




Figure 29.2 External Bus Clock Timing

Rev. 2.00 Oct. 20, 2009 Page




Figure 29.3 Oscillation Settling Timing after Software Standby Mode




Figure 29.4 Oscillation Settling Timing

Table 29.7 Control Signal Timing

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $I\phi = 8$ MHz to 50 MHz,

 $T_a = -20^{\circ}$ C to +75°C (regular specifications),

 $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Co
RES setup time	t _{ress}	200	_	ns	Figure 2
RES pulse width	t _{resw}	20	_	t _{cyc}	_
NMI setup time	t _{NMIS}	150	_	ns	Figure 2
NMI hold time	t _{nmih}	10	_	ns	_
NMI pulse width (after leaving software standby mode)	t _{nmiw}	200	_	ns	_
IRQ setup time	t _{IRQS}	150	_	ns	_
IRQ hold time	t _{IRQH}	10	_	ns	_
IRQ pulse width (after leaving software standby mode)	t _{IRQW}	200	_	ns	_

* $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group. Note:




Figure 29.6 Reset Input Timing

Rev. 2.00 Oct. 20, 2009 Page

(level input)

Note: * SSIER must be set to cancel software standby mode.

Figure 29.7 Interrupt Input Timing

29.4.3 Bus Timing

Table 29.8 Bus Timing (1)

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}$, $B\phi = 8 \text{ MHz}$ to 50 MHz

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Condi
Address delay time	t _{AD}	_	15	ns	Figures
Address setup time 1	t _{AS1}	$0.5 \times t_{\scriptscriptstyle ext{CYC}} - 8$	_	ns	29.20
Address setup time 2	t _{AS2}	$1.0 \times t_{\text{CYC}} - 8$	_	ns	<u>=</u> _
Address setup time 3	t _{AS3}	$1.5 \times t_{\text{CYC}} - 8$	_	ns	_
Address setup time 4	t _{AS4}	$2.0 \times t_{\scriptscriptstyle ext{CYC}} - 8$	_	ns	_
Address hold time 1	t _{AH1}	$0.5 \times t_{\scriptscriptstyle ext{CYC}} - 8$	_	ns	<u>=</u> _
Address hold time 2	t _{AH2}	$1.0 \times t_{\text{CYC}} - 8$	_	ns	<u>=</u> _
Address hold time 3	t _{AH3}	$1.5 \times t_{\text{CYC}} - 8$	_	ns	_

Rev. 2.00 Oct. 20, 2009 Page 1282 of 1340

REJ09B0499-0200



Read data fiold time 2	L _{RDH2}	U	— ns	
Read data access time 2	t _{AC2}	_	$1.5 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time 4	t _{AC4}		$2.5 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time 5	t _{AC5}	_	$1.0 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time 6	t _{AC6}		$2.0 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time (from address) 1	t _{AA1}	_	$1.0 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time (from address) 2	t _{AA2}	_	$1.5 \times t_{cyc} - 20$ ns	
Read data access time (from address) 3	t _{AA3}	_	$2.0 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time (from address) 4	t _{AA4}		$2.5 \times t_{\text{cyc}} - 20 \text{ ns}$	
Read data access time (from address) 5	t _{AA5}	_	$3.0 \times t_{\text{cyc}} - 20 \text{ ns}$	

Note: * $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group.

Byte control pulse width 1 t_{UBW1} — $1.0 \times t_{\text{CYC}} - 15$ ns Figure Byte control pulse width 2 t_{UBW2} — $2.0 \times t_{\text{CYC}} - 15$ ns Figure Multiplexed address delay time 1 t_{MAD1} — 15 ns Figure Multiplexed address hold time t_{MAH} — $1.0 \times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 1 t_{MAS1} — $0.5 \times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 2 t_{MAS2} — $1.5 \times t_{\text{CYC}} - 15$ — ns Address hold delay time t_{AHD} — t_{CYC} —		WUUU				'
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Write data setup time 1	t _{wDS1}	$0.5 \times t_{CYC} - 13$		ns	_
Write data hold time 1 t_{WDH1} $0.5 \times t_{CYC} - 8$ — ns Write data hold time 3 t_{WDH3} $1.5 \times t_{CYC} - 8$ — ns Byte control delay time t_{UBD} — 15 ns Figure 29.14 Byte control pulse width 1 t_{UBW1} — $1.0 \times t_{CYC} - 15$ ns Figure 39.14 Byte control pulse width 2 t_{UBW2} — $2.0 \times t_{CYC} - 15$ ns Figure Multiplexed address delay time 1 t_{MAD1} — 15 ns Figure Multiplexed address hold time t_{MAH} $1.0 \times t_{CYC} - 15$ — ns Multiplexed address setup time 1 t_{MAS1} $0.5 \times t_{CYC} - 15$ — ns Multiplexed address setup time 2 t_{MAS2} $1.5 \times t_{CYC} - 15$ — ns Address hold delay time t_{AHD} — 15 ns Address hold pulse width 1 t_{AHW1} $1.0 \times t_{CYC} - 15$ — ns Address hold pulse width 2 t_{AHW2} $2.0 \times t_{CYC} - 15$ — ns	Write data setup time 2	t _{wDS2}	$1.0 \times t_{CYC} - 13$		ns	_
	Write data setup time 3	t _{wDS3}	$1.5 \times t_{\text{CYC}} - 13$	_	ns	-
Byte control delay time $t_{UBD} = \frac{15}{29.14}$ Byte control pulse width 1 $t_{UBW1} = \frac{1.0 \times t_{CYC} - 15}{15} \text{ ns}$ Figure Byte control pulse width 2 $t_{UBW2} = \frac{2.0 \times t_{CYC} - 15}{15} \text{ ns}$ Figure Multiplexed address delay time 1 $t_{MAD1} = \frac{15}{15} \text{ ns}$ Figure Multiplexed address hold time $t_{MAH} = \frac{1.0 \times t_{CYC} - 15}{15} = \frac{15}{15} \text{ ns}$ Multiplexed address setup time 1 $t_{MAS1} = \frac{1.0 \times t_{CYC} - 15}{15} = \frac{15}{15} \text{ ns}$ Multiplexed address setup time 2 $t_{MAS2} = \frac{1.5 \times t_{CYC} - 15}{15} = \frac{15}{15} \text{ ns}$ Address hold delay time $t_{AHD} = \frac{15}{15} \text{ ns}$ Address hold pulse width 1 $t_{AHW1} = \frac{1.0 \times t_{CYC} - 15}{15} = \frac{15}{15} = \frac{15}{15} = \frac{15}{15}$ Address hold pulse width 2 $t_{AHW2} = \frac{2.0 \times t_{CYC} - 15}{15} = \frac{15}{15} = 1$	Write data hold time 1	t _{wDH1}	$0.5 \times t_{CYC} - 8$	_	ns	_
Byte control pulse width 1 t_{UBW1} — $1.0 \times t_{\text{CYC}} - 15$ ns Figure Byte control pulse width 2 t_{UBW2} — $2.0 \times t_{\text{CYC}} - 15$ ns Figure Multiplexed address delay time 1 t_{MAD1} — 15 ns Figure Multiplexed address hold time t_{MAH} 1.0 $\times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 1 t_{MAS1} 0.5 $\times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 2 t_{MAS2} 1.5 $\times t_{\text{CYC}} - 15$ — ns Address hold delay time t_{AHD} — t_{CYC} — 15 — ns Address hold pulse width 1 t_{AHW1} 1.0 $\times t_{\text{CYC}}$ — 15 — ns Address hold pulse width 2 t_{AHW2} 2.0 $\times t_{\text{CYC}}$ — 15 — ns	Write data hold time 3	t _{wDH3}	$1.5 \times t_{CYC} - 8$	_	ns	_
Byte control pulse width 2 t_{UBW2} — $2.0 \times t_{\text{CYC}} - 15$ ns Figure Multiplexed address delay time 1 t_{MAD1} — 15 ns Figure 29.18 Multiplexed address hold time t_{MAH} — $1.0 \times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 1 t_{MAS1} — $0.5 \times t_{\text{CYC}} - 15$ — ns Multiplexed address setup time 2 t_{MAS2} — $1.5 \times t_{\text{CYC}} - 15$ — ns Address hold delay time t_{AHD} — t_{AHD} — t_{CYC}	Byte control delay time	t _{UBD}	_	15	ns	Figures 29 29.14
	Byte control pulse width 1	t _{UBW1}	_	$1.0 \times t_{CYC} - 15$	ns	Figure 29.
	Byte control pulse width 2	t _{UBW2}	_	$2.0 \times t_{\text{CYC}} - 15$	ns	Figure 29.
Multiplexed address noid time t_{MAH} $1.0 \times t_{CYC} - 15$ ns Multiplexed address setup time 1 t_{MAS1} $0.5 \times t_{CYC} - 15$ ns Multiplexed address setup time 2 t_{MAS2} $1.5 \times t_{CYC} - 15$ ns Address hold delay time t_{AHD} 15 ns Address hold pulse width 1 t_{AHW1} $1.0 \times t_{CYC} - 15$ ns Address hold pulse width 2 t_{AHW2} $2.0 \times t_{CYC} - 15$ ns	Multiplexed address delay time 1	t _{MAD1}		15	ns	Figures 29
	Multiplexed address hold time	t _{MAH}	$1.0 \times t_{CYC} - 15$	_	ns	⁻ 29.18
Address hold delay time t_{AHD} — 15 ns Address hold pulse width 1 t_{AHW1} 1.0 × t_{CYC} – 15 — ns Address hold pulse width 2 t_{AHW2} 2.0 × t_{CYC} – 15 — ns	Multiplexed address setup time 1	t _{MAS1}	$0.5 \times t_{\text{CYC}} - 15$	_	ns	-
Address hold pulse width 1 t_{AHW1} $1.0 \times t_{\text{CYC}} - 15$ — ns Address hold pulse width 2 t_{AHW2} $2.0 \times t_{\text{CYC}} - 15$ — ns	Multiplexed address setup time 2	t _{MAS2}	$1.5 \times t_{\text{CYC}} - 15$	_	ns	-
Address hold pulse width 2 t_{AHW2} 2.0 × t_{CYC} – 15 — ns	Address hold delay time	t _{AHD}	_	15	ns	-
	Address hold pulse width 1	t _{AHW1}	$1.0 \times t_{CYC} - 15$	_	ns	-
$\overline{\text{WAIT}}$ setup time t_{WTS} 15 — ns Figure	Address hold pulse width 2	t _{AHW2}	$2.0 \times t_{\text{CYC}} - 15$		ns	-
	WAIT setup time	t _{wrs}	15	_	ns	Figures 29

 $t_{\scriptscriptstyle WSW2}$

 t_{WDD}

 $1.5 \times t_{CYC} - 13$

20

ns

ns

ns

ns

ns

ns

ns

29.18

Figure 29.

Figure 29.

WAIT hold time

BREQ setup time

BACK delay time

Bus floating time

BREQO delay time

WR pulse width 2

Write data delay time

15

30

15

 $\mathbf{t}_{\mathrm{WTH}}$

 t_{BREQS}

 $t_{\tiny{\mathsf{BACD}}}$

 t_{BZD}

 $\mathbf{t}_{\text{BRQOD}}$

5.0

20

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 29.8 Basic Bus Timing: Two-State Access

Rev. 2.00 Oct. 20, 2009 Page 1286 of 1340 REJ09B0499-0200






Figure 29.9 Basic Bus Timing: Three-State Access

RENESAS

Rev. 2.00 Oct. 20, 2009 Page




Figure 29.10 Basic Bus Timing: Three-State Access, One Wait

Rev. 2.00 Oct. 20, 2009 Page 1288 of 1340 REJ09B0499-0200




Figure 29.11 Basic Bus Timing: Two-State Access (CS Assertion Period Exte

Rev. 2.00 Oct. 20, 2009 Page




Figure 29.12 Basic Bus Timing: Three-State Access (CS Assertion Period External Exte

Rev. 2.00 Oct. 20, 2009 Page 1290 of 1340 REJ09B0499-0200






Figure 29.13 Byte Control SRAM: Two-State Read/Write Access




Figure 29.14 Byte Control SRAM: Three-State Read/Write Access

REJ09B0499-0200






Figure 29.15 Burst ROM Access Timing: One-State Burst Access

Rev. 2.00 Oct. 20, 2009 Page




Figure 29.16 Burst ROM Access Timing: Two-State Burst Access




Figure 29.17 Address/Data Multiplexed Access Timing (No Wait) (Basic, Four-State Access)




Figure 29.18 Address/Data Multiplexed Access Timing (Wait Control) (Address Cycle Program Wait × 1 + Data Cycle Program Wait × 1 + Data Cycle Pin Wait × 1)

REJ09B0499-0200






Figure 29.19 External Bus Release Timing




Figure 29.20 External Bus Request Output Timing

Rev. 2.00 Oct. 20, 2009 Page REJ09

TEND delay time	t _{TED}	_	15	ns	Figure 29		
DACK delay time 1	t _{DACD1}	_	15	ns	Figure 29		
DACK delay time 2	t _{DACD2}	_	15	ns	Figure 29		
EDREQ setup time	t _{EDRQS}	20		ns	Figure 29		
EDREQ hold time	t _{EDRQH}	5	_	ns			
ETEND delay time	t _{eted}	_	15	ns	Figure 29		
EDACK delay time 1	t _{EDACD1}	_	15	ns	Figure 29		
EDACK delay time 2	t _{EDACD2}	_	15	ns	Figure 29		
EDRAK delay time	t _{EDRKD}	_	15	ns	Figure 29		
Note: * $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group.							

 t_{DRQH}

5

ns




Figure 29.21 DMAC/EXDMAC (DREQ and EDREQ) Input Timing

REJ09B0499-0200

DREQ hold time



ETEND0 to ETEND1

Figure 29.22 DMAC/EXDMAC (TEND and ETEND) Output Timing

RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09




Figure 29.23 DMAC/EXDMAC Single-Address Transfer Timing: Two-State A

Rev. 2.00 Oct. 20, 2009 Page 1300 of 1340

REJ09B0499-0200






Figure 29.24 DMAC/EXDMAC Single-Address Transfer Timing: Three-State

Rev. 2.00 Oct. 20, 2009 Page

REJ09

Timing of On-Chip Peripheral Modules 29.4.5

Table 29.10 Timing of On-Chip Peripheral Modules

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V^{*1} , $AV_{cc} = 3.0 \text{ V}$ to 3.6 V,

 $V_{ref} = 3.0 \text{ V to } AV_{CC}, V_{SS} = PLLV_{SS} = DrV_{SS} = AV_{SS} = 0 \text{ V}, P\phi = 8 \text{ MHz to } 33$

 $T_{\rm s} = -20^{\circ}$ C to +75°C (regular specifications),

 $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

	Item		Symbol	Min.	Max.	Unit	Test Co
I/O ports	Output data	delay time	t _{PWD}	_	40	ns	Figure 2
	Input data se	tup time	t _{PRS}	25	_	ns	
	Input data ho	old time	t _{PRH}	25	_	ns	
TPU	Timer output	delay time	t _{TOCD}	_	40	ns	Figure 2
	Timer input s	etup time	t _{TICS}	25	_	ns	
	Timer clock i	nput setup time	t _{TCKS}	25	_	ns	Figure 2
	Timer clock pulse width	Single-edge setting	t _{TCKWH}	1.5	_	t _{cyc}	_
		Both-edge setting	t _{TCKWL}	2.5	_	t _{cyc}	_
PPG	Pulse output	delay time	t _{POD}	_	40	ns	Figure 2
8-bit	Timer output	delay time	t _{TMOD}	_	40	ns	Figure 2
timer	Timer reset in	nput setup time	t _{TMRS}	25	_	ns	Figure 2
	Timer clock i	nput setup time	t _{mcs}	25	_	ns	Figure 2
	Timer clock pulse width	Single-edge setting	t _{тмсwн}	1.5	_	t _{cyc}	_
		Both-edge setting	$\mathbf{t}_{\scriptscriptstyleTMCWL}$	2.5	_	$t_{\scriptscriptstylecyc}$	

Rev. 2.00 Oct. 20, 2009 Page 1302 of 1340 REJ09B0499-0200

RENESAS

	(clocked synchronous)	100				
	Receive data hold time (clocked synchronous)	t _{RXH}	40	_	ns	•
A/D converter	Trigger input setup time	t _{TRGS}	30		ns	Figure
IIC2	SCL input cycle time	t _{scL}	12 t _{cyc} + 600	_	ns	Figure
	SCL input high pulse width	t _{sclh}	3 t _{cyc} + 300	_	ns	
	SCL input low pulse width	t _{scll}	5 t _{cyc} + 300	_	ns	•
	SCL, SDA input falling time	t _{sf}	_	300	ns	•
	SCL, SDA input spike pulse removal time	t _{sp}	_	1 t _{cyc}	ns	•
	SDA input bus free time	t _{BUF}	5 t _{cyc}	_	ns	•
	Start condition input hold time	t _{STAH}	3 t _{cyc}		ns	•
	Repeated start condition input setup time		3 t _{cyc}	_	ns	•
	Stop condition input setup time	t _{stos}	1 t _{CYC} + 20	· —	ns	•
	Data input setup time	t _{sdas}	0		ns	•
	Data input hold time	t _{SDAH}	0	_	ns	•
	SCL, SDA capacitive load	Cb	_	400	pF	•

SCL, SDA falling time

ns

300

TDI setup time	t _{TDIS}	20	_	ns	
TDI hold time	t _{tdih}	20	_	ns	
TDO data delay time	t _{tdod}	_	23	ns	

Notes: 1. $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group

2. $t_{TCKcvc} \ge t_{TCKcvc}$ must be satisfied.




Figure 29.26 I/O Port Input/Output Timing





Figure 29.27 TPU Input/Output Timing

Rev. 2.00 Oct. 20, 2009 Page 1304 of 1340

REJ09B0499-0200





TMRI0 to TMRI3

Figure 29.31 8-Bit Timer Reset Input Timing




Figure 29.32 8-Bit Timer Clock Input Timing

Rev. 2.00 Oct. 20, 2009 Page

REJ09

Figure 29.34 SCK Clock Input Timing




Figure 29.35 SCI Input/Output Timing: Clocked Synchronous Mode




Figure 29.36 A/D Converter External Trigger Input Timing

Rev. 2.00 Oct. 20, 2009 Page 1306 of 1340 REJ09B0499-0200

RENESAS




Figure 29.37 I²C Bus Interface2 Input/Output Timing (Option)




Figure 29.38 Boundary Scan TCK Timing




Figure 29.39 Boundary Scan TRST Timing



Rev. 2.00 Oct. 20, 2009 Page

REJ09




Figure 29.40 Boundary Scan Input/Output Timing

	Input low voltage	V _{IL}	_	0.8	V		29.
	Differential input sensitivity	V _{DI}	0.2	_	V	(D+) – (D–)	_
	Differential common mode range	V _{CM}	0.8	2.5	V		
Output	Output high voltage	V _{OH}	2.8	_	V	$I_{OH} = -200 \mu A$	
	Output low voltage	V _{oL}		0.3	V	I _{OL} = 2 mA	
	Crossover voltage	V _{CRS}	1.3	2.0	V		
	Rising time	t _R	4	20	ns		_
	Falling time	t _F	4	20	ns		
	Ratio of rising time to falling time	t _{rem}	90	111.11	%	(T_R/T_F)	
	Output resistance	Z_{DRV}	28	44	Ω	Including $R_s = 22\Omega$	
Note: *	Vcc = PLLVcc = DrVc	cc = 2.95V	to 3.60V	in the H8S	X/165	55M Group.	

Note: * Vcc = PLLVcc = DrVcc = 2.95V to 3.60V in the H8SX/1655M Group.




Figure 29.41 Data Signal Timing

Figure 29.42 Load Condition

29.6 A/D Conversion Characteristics

Table 29.12 A/D Conversion Characteristics in Peripheral Clock Mode (ICKSEL =

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V,

Vref = 3.0 V to AV_{cc}, $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 V$, $P\phi = 8 MHz$ to $P\phi = 8 MHz$

When all units operate in ICKSEL = 0,

 $Ta = -20^{\circ}C$ to $+75^{\circ}C$ (regular specifications),

 $Ta = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

Resolution	10	10	10	Bit	
Conversion time	2.7	_	_	μs	
Analog input capacita	_	_	20	pF	
Permissible signal source impedance	EXCKS = 0	_	_	5	kΩ
	EXCKS = 1	_	_	1	$k\Omega$
Nonlinearity error		_	_	±3.5	LSE
Offset error		_	_	±3.5	LSE
Full-scale error		_	_	±3.5	LSE
Quantization error	_	±0.5	_	LSE	
Absolute accuracy			_	±4.0	LSE

* $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group.

Min.

Typ.

Max.

Uni

Rev. 2.00 Oct. 20, 2009 Page 1310 of 1340 RENESAS

REJ09B0499-0200

Item

Note:

Analog input capacitance	_
Permissible signal source impedance	_
Nonlinearity error	_
Offset error	_
Full-scale error	_
Quantization error	_

Absolute accuracy ±8.0

* V_{cc} = PLLV_{cc} = DrV_{cc}= 2.95V to 3.60V in the H8SX/1655M Group. Note:

Rev. 2.00 Oct. 20, 2009 Page

REJ09

рF

k۷

LS LS

LS

LS LS

20

1

±7.5

±7.5

±7.5

±0.5

Conversion time		_	_	10	μs	20-pF capaci
Absolute accurac	су	_	±2.0	±3.0	LSB	2-MΩ resistiv
		_	_	±2.0	LSB	4-MΩ resistiv
Note: * V -	PH I V	- DrV - 2 95	5V to 3 60V	in the H8SX	(/1655M Gr	oun

8

8

Bit

8

Table 29.15 10-Bit D/A Conversion Characteristics

Conditions: $V_{CC} = PLLV_{CC} = DrV_{CC} = 3.0 \text{ V}$ to 3.6 V*, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $P\phi = 8$ MHz to 35 MHz,

DADT[1:0] = Don't care (used as 10-bit D/A converter),

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_{\circ} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (wide-range specifications)

Item	Min.	Тур.	Max.	Unit	Test Conditi
Resolution	10	10	10	Bit	
Conversion time	_	_	10	μs	20-pF capaci
Absolute accuracy	_	±2.0	±3.0	LSB	16-MΩ resist

* $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group.

Resolution

Item	Symbol	Min.	Тур.	Max.	Unit	C
Programming time *1, *2, *4	t _P	_	1	10	ms/128 bytes	
Erasure time*1, *2, *4	t _e	_	40	130	ms/4-Kbyte block	
		_	300	800	ms/32-Kbyte block	
		_	600	1500	ms/64-Kbyte block	
Programming time	Σ_{tP}	_	3.4	9	H8SX/1652, H8SX/1652M	T
(total)*1, *2, *4					s/384 Kbytes	fo
		_	4.5	12	H8SX/1655, H8SX/1655M	
					s/512 Kbytes	
Erasure time (total)	$\Sigma_{ m tE}$	_	3.4	9	H8SX/1652, H8SX/1652M	Т
*1, *2, *4					s/384 Kbytes	
		_	4.5	12	H8SX/1655, H8SX/1655M	_
					s/512 Kbytes	
Programming and	$\Sigma_{ ext{tPE}}$	_	6.8	18	H8SX/1652, H8SX/1652M	Т
Erasure time (total) $*^{1}$, $*^{2}$, $*^{4}$					s/384 Kbytes	
		_	9.0	24	H8SX/1655, H8SX/1655M	_
					s/512 Kbytes	
Reprogramming count	N_{wec}	100*3	_	_	times	
Data retention time*4	T _{DRP}	10	_	_	years	

Notes: 1. Programming time and erasure time depend on data in the flash memory.

Characteristics when programming is performed within the Min. value. $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95V$ to 3.60V in the H8SX/1655M Group.

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

Programming time and erasure time do not include time for data transfer.
 All the characteristics after programming are guaranteed within this value (gu value is from 1 to Min. value).

level	circuit (LVD)	V _{det}	3.00	3.10	3.20	V	Figi
	Power-on reset (POR)	V_{POR}	2.48	2.58	2.68		Figu
Internal reset time	Э	t _{POR}	20	35	50	ms	Figu
Power-off time*		t _{voff}	200		_	μs	Figu
Note: * Power	-off time (t_{VOFF}) is the	ne time o	over whic	h V _{cc} is l	ower tha	n minimum	value of

voltage-detection level of the POR and LVD.





Figure 29.43 Power-On Reset Timing



 t_{POR}

RENESAS

Rev. 2.00 Oct. 20, 2009 Page REJ09

Rev. 2.00 Oct. 20, 2009 Page 1316 of 1340

REJ09B0499-0200



P57/	All	Hi-Z	Hi-Z	Hi-Z	Hi-Z	[DAOE1 = 1]	[DAOE1 =
AN7/ DA1/						Keep	Keep
IRQ7-B						[DAOE1 = 0]	[DAOE1 =
						Hi-Z	Hi-Z
P65 to P60	All	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
PA0/ BREQO/	All	Hi-Z	Hi-Z	[BREQO output]	[BREQO output]	[BREQO output]	[BREQO output]
BS-A				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[BS output]	[BS output]	[BS output]	[BS outpu
				Keep	Hi-Z	Keep	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other tha above]
				Keep	Keep	Keep	Keep
PA1/ BACK/	All	Hi-Z	Hi-Z	[BACK output]	[BACK output]	[BACK output]	[BACK output]
(RD/\overline{WR})				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[RD/WR output]	[RD/WR output]	[RD/WR output]	[RD/WR output]
				Keep	Hi-Z	Keep	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other that above]
				Keep	Keep	Keep	Keep

Port 2

P56/

AN6/

DA0/

ĪRQ6-B

P55 to P50

All

ΑII

All

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Hi-Z

Hi-Z

Keep

Hi-Z

Hi-Z

Keep

Hi-Z

Keep

Hi-Z

[DAOE0 = 1]

Keep

Hi-Z

Keep

Hi-Z

[DAOE0 = 0] [DAOE0 = 0]

Rev. 2.00 Oct. 20, 2009 Page

REJ09

[DAOE0 = 1]



LHWR/ LUB	mode (EXPE = 0)	ПΙ-Ζ	ПІ-Z	Keep	кеер	Кеер
	External extended	Н	Hi-Z	[LHWR , LUB output]	[THWR, TUB output]	[LHWR , LUB output]
	mode			Н	Hi-Z	Н
	(EXPE = 1)			[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep
PA5/RD	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Н
PA6/ AS/	Single-chip mode	Hi-Z	Hi-Z	[AS, BS output]	[AS, AH, BS output]	[AS, BS output]
AH/ BS-B	(EXPE = 0)			. H	Hi-Z	Н
DO-D	External extended	Н	Hi-Z	[AH output]	Other than	[AH output]
	mode			L	above]	L
	(EXPE = 1)			[Other than above]	Keep	[Other than above]
				Keep		Keep
				<u> </u>	<u>. </u>	

Hi-Z

Keep

Н

Keep

Hi-Z

Keep

output] Hi-Z

above]

Keep

Keep

Hi-Z

[AS, AH, BS

output] Hi-Z [Other than

above]

Keep

[LHWR, LUB

[Other than

K

[Ī

Н

[(

а

K

K

Н

[/

[(

a K

Rev. 2.00 Oct. 20, 2009 Page 1318 of 1340

LLB

PA4/

(EXPE = 0)

External

extended mode (EXPE = 1)

Single-chip

Н

Hi-Z

Hi-Z

Hi-Z

Н

Keep

II	Hi-Z	Hi-Z	[CS output] H [Other than above] Keep [CS output] H [Other than above]	[CS output] Hi-Z [Other than above] Keep [CS output] Hi-Z [Other than	[CS output] H [Other than above] Keep [CS output] H [Other than	[CS output] Hi-Z [Other than above] Keep [CS output] Hi-Z
	Hi-Z	Hi-Z	above] Keep [CS output] H [Other than	above] Keep [CS output] Hi-Z	above] Keep [CS output] H	above] Keep [CS output] Hi-Z
	Hi-Z	Hi-Z	[CS output] H [Other than	[CS output] Hi-Z	[CS output]	[CS output] Hi-Z
	Hi-Z	Hi-Z	H [Other than	Hi-Z	Н	Hi-Z
			Other than			
				above]	above]	[Other than above]
			Keep	Keep	Keep	Keep
I	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]	[CS output]
			Н	Hi-Z	Н	Hi-Z
			[Other than above]	[Other than above]	[Other than above]	[Other than above]
			Keep	Keep	Keep	Keep
xternal ktended ode EXPE = 1)	L	Hi-Z	Keep	Hi-Z	Keep	Hi-Z
- 	Hi-Z	Z Hi-Z Kee	Keep	[Address output]	Keep	[Address output]
				Hi-Z		Hi-Z
			[Other than above]		[Other than above]	
				Keep		Keep
ingle-chip ode EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
chic co	tended ode XPE = 1) DM abled tended ode ngle-chip ode	tended ode XPE = 1) DM Hi-Z abled tended ode ngle-chip Hi-Z ode	tended ode XPE = 1) DM Hi-Z Hi-Z abled tended ode ngle-chip Hi-Z Hi-Z ode	[Other than above] Keep Internal L Hi-Z Keep	[Other than above] keep Keep Internal L Hi-Z Keep Hi-Z Internal L Hi-Z Internal L Hi-Z Internal Keep [Address output] Internal Hi-Z Internal L Hi-Z Internal Keep Ingle-chip Hi-Z Hi-Z Keep Keep Ingle-chip Hi-Z Hi-Z Keep Keep Ingle-chip Hi-Z Hi-Z Keep Keep	[Other than above] above] above] Keep Keep Keep Keep Internal L Hi-Z Keep Hi-Z Keep Internal L Hi-Z Keep Hi-Z Keep Internal L Hi-Z Keep Hi-Z Keep Internal L Hi-Z Keep Inte

above] above] above] above] above]

Keep

Keep

ŀ

Keep

CS5-B

External

extended

mode (EXPE = 1)

Hi-Z

Keep

	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep
PF4	External extended mode (EXPE = 1)	Hi-Z	Hi-Z	Keep
	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep

Single-chip

mode (EXPE = 0)

External

extended mode (EXPE = 1)

enabled

extended

mode

PF3 to PF0

Hi-Z

L

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Keep

Keep



neep

Keep

Hi-Z

[Address

Other than

output]

above]

Keep

Keep

[Address

[Other than

output]

above]

Keep

Keep

Hi-Z

Hi-Z

Keep

Keep

Keep

Keep

Keep

Keep

reep

Keep

Hi-Z

[Address

Other than

output]

above]

Keep

Keep

[Address

Other than

output]

above]

Keep

Keep

Hi-Z

Hi-Z

N.

Κe

Hi

[A

οu

Hi

[0

ab

Κe

Ke

[A

οu

Hi

[0

ab Ke

Κe

REJ09B0499-0200

Rev. 2.00 Oct. 20, 2009 Page 1320 of 1340

	(EXPE = I)	16-bit bus mode	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Port J	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
Port K	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
Port M	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
[Legend	i]							

High-level output H:

mode

mode

Low-level output L:

Keep: Input pins become high-impedance, output pins retain their state.

Hi-Z: High impedance

Rev. 2.00 Oct. 20, 2009 Page 1322 of 1340 RENESAS




Figure C.1 Package Dimensions (FP-120BV)

Rev. 2.00 Oct. 20, 2009 Page RENESAS REJ09




Figure C.2 Package Dimensions (TLP-145V)

Rev. 2.00 Oct. 20, 2009 Page 1324 of 1340 REJ09B0499-0200



USD+	•	Leave this pin open
USD-	•	Leave this pin open
VBUS	•	Leave this pin open
Port 1	•	Connect these pins to VCC via a pull-up resistor or to VSS via a pull-
Port 2		resistor, respectively
Port 6	_	
PA2 to PA0	_	
PB3 to PB1	_	
Port J	_	
Port K	_	
Port M	_	
Port 5	•	Connect these pins to AVcc via a pull-up resistor or to AVss via a pull

Connect this pin to VCC via a pull-up resistor

(Always used as mode pins)

(Always used as mode pins)

(Always used as a clock pin)

Leave this pin open

• Leave this pin open

MD_CLK

NMI

EXTAL

XTAL

WDTOVF

MD2 to MD0

Port D	These pins are left open in the				
Port E	initial state for the address output.				
PF4 to PF0	-				
Port H	(Used as a data bus)				
Port I	(Used as a data bus) • Connect these pins to VCC via a pull-up resistor or to VSS via a pull-down resistor, respectively, in the initial state for the general input.				

Vref • Connect this pin to AVcc

Notes: 1. Do not change the initial value (input-buffer disabled) of PnICR, where n correan unused pin.

2. When the pin function is changed from its initial state, use a pull-up or pull-dov resistor as needed.

Rev. 2.00 Oct. 20, 2009 Page 1326 of 1340

RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

16. 8-Bit Timers (TMR)
17. Watchdog Timer (WDT)
18. Serial Communication Interface (SCI, IrDA, CRC)
19. USB Function Module (USB)
20. I ² C Bus Interface 2 (IIC2)
21. A/D Converter
22. D/A Converter
23. RAM
24. Flash Memory
25. Boundary Scan
26. Clock Pulse Generator
27. Power-Down Modes
28. List of Registers
29. Electrical Characteristics
Appendix

Rev. 2.00 Oct. 20, 2009 Page 1328 of 1340

REJ09B0499-0200

6. Exception Handling7. Interrupt Controller

13. I/O Ports

User Break Controller (UBC)
 Bus Controller (BSC)
 DMA Controller (DMAC)
 EXDMA Controller (EXDMAC)
 Data Transfer Controller (DTC)

14. 16-Bit Timer Pulse Unit (TPU)

RENESAS

15. Programmable Pulse Generator (PPG)

6. The lower five bits are valid and the upper th are reserved for port M registers. The write v should be the same as the initial value. Section 21 A/D 997 to The following tables replaced Converter 999 Table 21.3 Characteristics of A/D Conversion (Unit 0: v EXCKS* = 0, ICKSEL = 0, and ADSSTR* = H'0F) (1) 21.4 Operation

Input Sampling and Table 21.3 Characteristics of A/D Conversion (Unit 0: v 21.4.3 A/D Conversion EXCKS* = 1, ICKSEL = 0, and ADSSTR* = H'0F) (2) Time Table 21.4 Characteristics of A/D Conversion (Unit 1: v EXCKS = 0, ICKSEL = 0, and ADSSTR* = H'0F) (1)

Table 21.4 Characteristics of A/D Conversion (Unit 1: v EXCKS = 1, ICKSEL = 0, and ADSSTR* = H'0F) (2) Table 21.5 Characteristics of A/D Conversion (When E = 1, ICKSEL*¹ = 0, and ADSSTR*² = H'19) Table 21.6 Period of 1000 Notes added A/D Conversion (Scan Notes: 1. Make the sampling setting 15 (ADSSRT = D' Mode) (Units 0 and 1) 2. When $P\phi = I\phi/2$, make the sampling setting 2 (ADSSRT = D'25).

usable.

Rev. 2.00 Oct. 20, 2009 Page

Unit 0: The full-spec emulator (E6000H) sho used, but the on-chip emulator (E10A-USB) Unit 1: Access to the full-spec emulator (E60) prohibited but the on-chip emulator (E10A-U

THE IOWER HAS DIES AND VALID AND THE are reserved for port F registers. The write v should be the same as the initial value.

		(AV_{cc}) , and analog ground pin (AV_{ss}) by shielding the input pins (AN0 to AN7) with the analog ground pin (A		
21.7.9 Notes on Noise	1011	Amended		
Countermeasures		A protection circuit connected to prevent damage due to abnormal voltage such as an excessive surge at the analinput pins (AN0 to AN7) should be connected to AV_{cc} are as shown in figure 21.14. Also, the bypass capacitors of to AV_{cc} and V_{ref} and the filter capacitor connected to the AN7 pins must be connected to AV_{ss}		
		If a filter capacitor is connected, the input currents at the AN7 pins are averaged, and so an error may arise		
Figure 21.14 Example of Analog Input Protection Circuit	1012	Amended AVcc Vref AN0 to AN7 AVss		



RENESAS

Rev. 2.00 Oct. 20, 2009 Page

REJ09

Rev. 2.00 Oct. 20, 2009 Page 1332 of 1340 REJ09B0499-0200

RENESAS

110501400 40041407		
Acknowledge	952	Burst access mode
Address error	112	Burst mode
Address map	81	Burst ROM interface
Address mode		Bus access modes
Address modes	10, 390	Bus arbitration
Address/data multiplexed I/O		Bus configuration
interface	15, 250	Bus controller (BSC)
All-module-clock-stop mode 115		Bus cycle division
Area 0		Bus mode
Area 1		Bus width
Area 2		Bus-released state
Area 3		Byte control SRAM interface
Area 4	218	
Area 5	219	
Area 6	220	C
Area 7	220	Cascaded connection
Area division	210	Cascaded operation
Asynchronous mode	814	Chain transfer
AT-cut parallel-resonance type		Chip select signals
Available output signal and settings in	n	Clock pulse generator
each port	552	Clock synchronization cycle (Tsy)

A/D conversion accuracy......1004

Average transfer rate generator......770



REJ09

Boot mode..... Boundary scan commands Buffer operation..... Bulk-in transfer

Bulk-out transfer

Clocked synchronous mode

and DMAC 158	External interrupts
CRC Operation Circuit	
Crystal resonator	
Cycle steal mode	\mathbf{F}
Cycle stealing mode	Flash erase block select parameter.
	Flash memory
	Flash multipurpose address area
D	parameter
D/A converter 1013	_
Data direction register 513	
Data register514	Flash pass and fail parameter
Data stage	
Data transfer controller (DTC) 467	parameter 1
Direct convention	Free-running count operation
DMA controller (DMAC)283	Frequency divider1
Double-buffered structure	Full address mode
Download pass/fail result parameter 1046	Full-scale error
DTC vector address	
DTC vector address offset 480, 481, 482	
Dual address mode 310, 390	G
	General illegal instructions
E	
Endian and data alignment	Н
Endian format	Hardware protection
Error protection	
Error signal	
Rev. 2.00 Oct. 20, 2009 Page 1334 of 1340	
REJ09B0499-0200	ENESAS

External clock

CPU priority control function over DTC

Ĩ.	KENESA	
191ain state 814, 8		Rev. 2.00 Oct. 20, 2009 Pag
Mark state 814, 8	0	verflow
M		utput trigger
		utput buffer control
		scillator
Little endian2		pen-drain control register
L		n-chip ROM enabled extended
		n-chip ROM disabled extende
	0	n-chip baud rate generator
JTAG interface9		n-board programming mode
\mathbf{J}		n-board programming
		ffset error
- .	O.	ffset addition method
IRQn interrupts1	41	ffset addition
Inverse convention		\
Interval timer mode		
Interval timer		uniber of Access Cycles
Interrupt-in transfer		umber of Access Cycles
offsets		ormal transfer mode
Interrupt sources and vector address		ormal transfer mode
Interrupt sources		onlinearity erroron-overlapping pulse output
Interrupt response times		oise canceler
table1		MI interrupt
Interrupt exception handling sequence I		
Interrupt controller		
Interrupt control mode 2		

Interrupt control mode 0 149

Multiprocessor bit

function.....

Multiprocessor communication

Rev. 2.00 Oct. 20, 2009 Page 1336 of 1340 REJ09B0499-0200	NESAS
Register addresses	DR DSAR DTCCR DTCER
R RAM	DMDR DMRSR DOFR DPFR
Q Quantization error1004	DASTS DBSR DDAR DDR DMA
Protection	DADR1H DADR1L DAR
Programming/erasing interface register	DADR0H DADR0L
Programming/erasing interface parameters	DACR01 DADR01T
Programmable pulse generator (PPG) 687 Programmer mode	CVR DACR
Program execution state	CRCDOR CSACR CTLR
170ddet illieup 1322	~~ ~~ ~~

Procedure program 1079

 CRA

CRB CRCCR.....

CRCDIR

EPSTL	891	MPXCR	
EPSZ0o	883	MRA	
EPSZ1	884	MRB	
EXR	40	MSTPCRA	
FCCS	1037	MSTPCRB	
FCLR	887	MSTPCRC	
FEBS	1055	NDERH	
FECS	1040	NDERL	
FKEY	1041	NDRH	
FMATS	1042	NDRL	
FMPAR	1053	ODR	
FMPDR	1054	PC	
FPCS	1040	PCR	
FPEFEQ	1051, 1069	PCR (I/O port)	
FPFR	*	PFCR0	
FTDAR	1043	PFCR1	
General registers		PFCR2	
ICCRA		PFCR4	
ICCRB		PFCR6	
ICDRR	951	PFCR7	
ICDRS	951	PFCR9	
ICDRT	951	PFCRB	
ICIER	944	PFCRC	
ICMR	943	PMR	
ICR	515	PODRH	
ICR		PODRH	

EPDR0i......880

EPDR00......881

 ISR (USB)......LVDCR.....

MAC

MDCR.....

SCKCR	1139	
SCMR	796	S
SCR	782	Sample-and-hold circuit
SDBPR	1127	Scan mode
SDBSR	1127	Serial communication interface (SO
SDID	1132	Setup stage
SEMR	804	Short address mode
SMR	778	Single address mode
SRAMCR	198	Single mode
SSIER	140	Slave receive mode
SSR	787	Slave transmit mode
SYSCR	77	Sleep mode1
TCCR	732	Slot illegal instructions
TCNT	637	Smart card interface
TCNT (TMR)	729	Software protection
TCNT (WDT)	759	Software standby mode1
TCORA	729	Space state
TCORB	730	Stack status after exception handling
TCR	591	Stall operations
TCR (TMR)	730	Standard serial communication into
TCSR (TMR)	737	specifications for boot mode
TCSR (WDT)	759	Start bit
TDR	778	State transition of TAP controller
TGR	637	State transitions
TIER	632	Status stage
TIOR	598	Stop bit
TMDR	596	Strobe assert/negate timing
TRG	884	Synchronous clearing
TRNTREG	898	Synchronous operation
Rev. 2.00 Oct. 20, 2009 Page 13;	38 of 1340	
REJ09B0499-0200		ESAS

Transfer modes	314, 394	Wait control	
Transmit/receive data	814	Watchdog timer (WDT)	
Trap instruction exception handli	Watchdog timer mode		
		Waveform output by compare mat	
		Write data buffer function	
\mathbf{U}		Write data buffer function for exte	
USB function module	867	data bus	
USB standard commands	924	Write data buffer function for peri	
User boot MAT	1030	modules	

W

Transfer information writeback skip

Rev. 2.00 Oct. 20, 2009 Page 1340 of 1340

REJ09B0499-0200

RENESAS

Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1655 Group, H8SX/1655M Group

Publication Date: Rev.1.00, Mar. 25, 2009

Rev.2.00, Oct. 20, 2009

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2009. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -486- (21) 5877-1818, Fax: -486- (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8525-2265-688, Fax: -8525-2377-3473

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655- 6213-0200, Fax: -655- 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Mr. Tel: <603 - 7955-9390, Fax: <603 - 7955-930, Fax: <60

H8SX/1655 Group, H8SX/1655M Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Renesas manufacturer:

Other Similar products are found below:

EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U R5F100GFAFB#V0 VGS-50-15 VGS-50-24 VGS-25-24 VGS-50-5 VGS-100-12 M30620FCAFP#U3 PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R7S721001VCBGAC0 EMMA050200-P5P-IC EPSA050250UB-P5P-EJ HS0005PUU01H IS82C55A-5 ISL55110IVZ ISL6730AEVAL1Z ISL68200DEMO1Z ISL78235EVAL2Z ISL78268EVAL1Z ISL88706IB831Z ISL91107IRA-EVZ ISL9220IRTZEVAL1Z ISL95870BIRZ ISLUSBI2CKIT1Z RTK5RX2310P00000ZR SDI120-12-U-P51 PEM1-S24-D12-S