Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX/1668R Group, H8SX/1668M Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

H8SX/1668R H8SX/1664R H8SX/1663R H8SX/1668M H8SX/1664M H8SX/1664M R5F61663M

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Rev. 2.00 Sep. 24, 2008 Page ii of xxxii



- document, please confirm the latest product information with a Renesas sales office. Also, please pa and careful attention to additional and different information to be disclosed by Renesas such as that through our website. (http://www.renesas.com) 5. Renesas has used reasonable care in compiling the information included in this document, but Rene assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the in-
- particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications. Renesa products are not designed, manufactured or tested for applications or otherwise in systems the failure

included in this document.

malfunction of which may cause a direct threat to human life or create a risk of human injury or which especially high quality and reliability such as safety systems, or equipment or systems for transportat traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea comi transmission. If you are considering the use of our products for such purposes, please contact a Ren sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes lis (1) artificial life support devices or systems (2) surgical implantations

6. When using or otherwise relying on the information in this document, you should evaluate the information in this document, you should evaluate the information in this document, you should evaluate the information in this document. light of the total system before deciding about the applicability of such information to the intended applicability of such information to the information to the intended applicability of such information to the inf Renesas makes no representations, warranties or quaranties regarding the suitability of its products

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchas elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Technology Corp., its affiliated companies and their officers, directors, and employees against any ar

damages arising out of the use of Renesas products beyond such specified ranges.

You should use the products described herein within the range specified by Renesas, especially with to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfu

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have s characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final pro-

13. Please contact a Renesas sales office if you have any questions regarding the information contained

Rev. 2.00 Sep. 24, 2008 Pa

system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renes products are attached or affixed, the risk of accident such as swallowing by infants and small children high. You should implement safety measures so that Renesas products may not be easily detached products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior w

approval from Renesas.

damages arising out of such applications.

RENESAS

document, Renesas semiconductor products, or if you have any other inquiries.



vicinity of LSI, all associated shoot-through current nows internally, and mailunct due to the false recognition of the pin state as an input signal become possible. pins should be handled as described under Handling of Unused Pins in the manu 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of regist settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the

of pins are not guaranteed from the moment when power is supplied until the res process is completed. In a similar way, the states of pins in a product that is reset by an on-chip powerfunction are not guaranteed from the moment when power is supplied until the po reaches the level at which resetting has been specified.

Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of function not access these addresses; the correct operation of LSI is not guaranteed if the accessed. 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has stable. When switching the clock signal during program execution, wait until the targ signal has stabilized. — When the clock signal is generated with an external resonator (or from an extern

oscillator) during a reset, ensure that the reset line is only released after full stab the clock signal. Moreover, when switching to a clock signal produced with an ex resonator (or by an external oscillator) while program execution is in progress, we

5. Differences between Products

the target clock signal is stable. Before changing from one product to another, i.e. to one with a different type numbe

that the change will not lead to problems.

differ because of the differences in internal memory capacity and layout pattern. changing to products of different type numbers, implement a system-evaluation t each of the products.

Rev. 2.00 Sep. 24, 2008 Page iv of xxxii



— The characteristics of MPU/MCU in the same group but having different type nur

When designing an application system that includes this LSI, take all points to note account. Points to note are given in their contexts and at the final part of each sect in the section giving usage notes.


The list of revisions is a summary of major points of revision or addition for earlier It does not cover all revised items. For details on the revised points, see the actual in the manual.

The following documents have been prepared for the H8SX/1668R Group and H8SZ Group. Before using any of the documents, please visit our web site to verify that yo most up-to-date available version of the document.

Document Type	Contents	Document Title	Docu
Data Sheet	Overview of hardware and electrical characteristics	_	_
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8SX/1668R Group and H8SX/1668M Group Hardware Manual	This r
Software Manual	Detailed descriptions of the CPU and instruction set	H8SX Family Software Manual	REJ0
Application Note	Examples of applications and sample programs	The latest versions are ava	ailable f
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	_	



Rev. 2.00 Sep. 24, 2008 Pa



Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary).

Rev. 2.00 Sep. 24, 2008 Page vi of xxxii



Bit	Bit Name	Initial Value	R/W	Description	
15	-	φ I	R R (Reserved These bits are always read as	0.
13 to 11	ASID2 to ASID0	All O	R/W	Address Identifier These bits enable or disable th	ne pin function.
10	- (0 (R)	Reserved This bit is always read as 0.	
9	-	1	R	Reserved This bit is always read as 1.	
		0			
	e bit names and	I sentences in	the al	pove figure are examples, and h	nave nothing to do with the conte

(1) Bit

Indicates the bit number or numbers.

In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case of a 16-bit register, the bits are arranged in order from 15 to 0.

Indicates the name of the bit or bit field. When the number of bits has to be clearly indicated in the field, appropriate notation is

A reserved bit is indicated by "-".

Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such cases, the entry under Bit Name is blank.

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value. 0: The initial value is 0

included (e.g., ASID[3:0]).

1: The initial value is 1 -: The initial value is undefined

(4) R/W

For each bit and bit field, this entry indicates whether the bit or field is readable or writable or both writing to and reading from the bit or field are impossible.

The notation is as follows:

R/W: The bit or field is readable and writable.

R/(W): The bit or field is readable and writable.

However, writing is only performed to flag clearing.

The bit or field is readable. "R" is indicated for all reserved bits. When writing to the register, write

the value under Initial Value in the bit chart to reserved bits or fields. W: The bit or field is writable.

(5) Description

Describes the function of the bit or field and specifies the values for writing.



Rev. 2.00 Sep. 24, 2008 Page 1988 Page 1989 Page 1980 Pa

8-bit timer
16-bit timer pulse unit
Watchdog timer
other than those listed above
Description
Asynchronous communications interface adapter
Bits per second
Cyclic redundancy check
Direct memory access
Direct memory access controller
Global System for Mobile Communications
High impedance
Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corpo
Input/output
Infrared Data Association
Least significant bit

Serial communications interface

_

Most significant bit

Phase-locked loop

Pulse width modulation

Special function register

Subscriber Identity Module

Voltage-controlled oscillator

No connection

SCI

MSB

NC

PLL

PWM

SFR

SIM

UART

VCO

Rev. 2.00 Sep. 24, 2008 Page viii of xxxii

Universal asynchronous receiver/transmitter

All trademarks and registered trademarks are the property of their respective owners.



		8			
	1.4.2	Correspondence between Pin Configuration and Operating Modes			
	1.4.3	Pin Functions			
Sect	ion 2 C	CPU			
2.1	Feature	es			
2.2	CPU O	perating Modes			
	2.2.1	Normal Mode			
	2.2.2	Middle Mode			
	2.2.3	Advanced Mode			
	2.2.4	Maximum Mode			
2.3	Instruct	tion Fetch			
2.4	Addres	Address Space			
2.5	Registe	ers			
	2.5.1	General Registers			
	2.5.2	Program Counter (PC)			
	2.5.3	Condition-Code Register (CCR)			
	2.5.4	Extended Control Register (EXR)			
	2.5.5	Vector Base Register (VBR)			
	2.5.6	Short Address Base Register (SBR)			
	2.5.7	Multiply-Accumulate Register (MAC)			
	2.5.8	Initial Values of CPU Registers			
2.6	Data Fo	ormats			
	2.6.1	General Register Data Formats			
	2.6.2	Memory Data Formats			
2.7	Instruct	tion Set			
	2.7.1	Instructions and Addressing Modes			

Pin Assignments

1.4.1

2.7.2

2.7.3



Table of Instructions Classified by Function

Basic Instruction Formats

Section 3 N	MCU Operating Modes			
	ing Mode Selection			
	Register Descriptions			
3.2.1				
3.2.2	System Control Register (SYSCR)			
3.3 9 Opera	ating Mode Descriptions			
3.3.1	Mode 1			
3.3.2	Mode 2			
3.3.3	Mode 3			
3.3.4	Mode 4			
3.3.5	Mode 5			
3.3.6	Mode 6			
3.3.7	Mode 7			
3.3.8	Pin Functions			
3.4 Addres	s Map			
3.4.1	Address Map			

2.8.7

2.8.8

2.8.9

2.8.10 2.8.11

2.8.12

2.8.13

2.9

Rev. 2.00 Sep. 24, 2008 Page x of xxxii



Immediate—#xx

Program-Counter Relative—@(d:8, PC) or @(d:16, PC) Program-Counter Relative with Index Register—@(RnL.B, PC),

@(Rn.W, PC), or @(ERn.L, PC)..... Memory Indirect—@@aa:8

Extended Memory Indirect—@@vec:7....

Effective Address Calculation

MOVA Instruction.

Processing States

4.8	Watchdog Timer Reset							
4.9	Determination of Reset Generation Source							
Sect	ion 5 V	Voltage Detection Circuit (LVD)						
5.1	Features							
5.2	Register Descriptions							
	5.2.1	Voltage Detection Control Register (LVDCR)						
	5.2.2	Reset Status Register (RSTSR)						
5.3	Voltage	e Detection Circuit						
	5.3.1	Voltage Monitoring Reset						
	5.3.2	Voltage Monitoring Interrupt						
	5.3.3	Release from Deep Software Standby Mode by the Voltage-Detection						
		Circuit						
	5.3.4	Voltage Monitor						
Sect	ion 6 F	Exception Handling						
6.1		ion Handling Types and Priority						
6.2	Exception Sources and Exception Handling Vector Table							
6.3								
	6.3.1							
	6.3.2							
	6.3.3	On-Chip Peripheral Functions after Reset Release						
6.4	Traces	1 1						
6.5		s Error						
	6.5.1							



Interrupts.....

Address Error Exception Handling.....

Interrupt Sources.....

Interrupt Exception Handling

Rev. 2.00 Sep. 24, 2008 Pa

6.5.2

6.6.1

6.6.2

	7.6.1	Interrupt Control Mode 0
	7.6.2	Interrupt Control Mode 2
	7.6.3	Interrupt Exception Handling Sequence
	7.6.4	Interrupt Response Times
	7.6.5	DTC and DMAC Activation by Interrupt
7.7		ority Control Function Over DTC, DMAC and EXDMAC
7.8		otes
7.0	7.8.1	Conflict between Interrupt Generation and Disabling
	7.8.2	Instructions that Disable Interrupts
	7.8.3	Times when Interrupts are Disabled
	7.8.4	Interrupts during Execution of EEPMOV Instruction
	7.8.5	Interrupts during Execution of MOVMD and MOVSD Instructions
	7.8.6	Interrupts of Peripheral Modules
	7.0.0	interrupts of a cripheral violutes

Rev. 2.00 Sep. 24, 2008 Page xii of xxxii

7.3.1 7.3.2

7.3.3

7.3.4

7.3.5

7.3.6

7.3.7

7.4.1

7.4.2

7.4

7.5

7.6

Interrupt Control Register (INTCR)

IPRR)

IRQ Enable Register (IER)

IRQ Sense Control Registers H and L (ISCRH, ISCRL).....

IRO Status Register (ISR).....

Software Standby Release IRQ Enable Register (SSIER).....

External Interrupts

Internal Interrupts

Interrupt Sources....

Interrupt Exception Handling Vector Table.....

Interrupt Control Modes and Interrupt Operation.....

RENESAS

atures	Descriptions Bus Width Control Register (ABWCR)				
2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	Bus Width Control Register (ABWCR)				
2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	Access State Control Register (ASTCR) Wait Control Registers A and B (WTCRA, WTCRB) Read Strobe Timing Control Register (RDNCR) CS Assertion Period Control Registers (CSACR) Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	Wait Control Registers A and B (WTCRA, WTCRB) Read Strobe Timing Control Register (RDNCR) CS Assertion Period Control Registers (CSACR) Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	Read Strobe Timing Control Register (RDNCR) CS Assertion Period Control Registers (CSACR) Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	CS Assertion Period Control Registers (CSACR) Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15	Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.7 2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15 2.16	Idle Control Register (IDLCR) Bus Control Register 1 (BCR1) Bus Control Register 2 (BCR2) Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.8 2.9 2.10 2.11 2.12 2.13 2.14 2.15 2.16	Bus Control Register 2 (BCR2)				
2.9 2.10 2.11 2.12 2.13 2.14 2.15 2.16	Endian Control Register (ENDIANCR) SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.10 2.11 2.12 2.13 2.14 2.15 2.16	SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.11 2.12 2.13 2.14 2.15 2.16	SRAM Mode Control Register (SRAMCR) Burst ROM Interface Control Register (BROMCR) Address/Data Multiplexed I/O Control Register (MPXCR) DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.12 2.13 2.14 2.15 2.16	Burst ROM Interface Control Register (BROMCR)				
2.13 2.14 2.15 2.16	DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.14 2.15 2.16	DRAM Control Register (DRAMCR) DRAM Access Control Register (DRACCR) Synchronous DRAM Control Register (SDCR)				
2.15 2.16	Synchronous DRAM Control Register (SDCR)				
2.16	· ·				
	Refresh Control Register (REFCR)				
17					
4.1/	Refresh Timer Counter (RTCNT)				
2.18	Refresh Time Constant Register (RTCOR)				
ıs Con	figuration				
ulti-Cl	ock Function and Number of Access Cycles				
External Bus					
5.1	Input/Output Pins				
5.2	Area Division				
	Rev. 2.00 Sep. 24, 2008 P				
	ternal 5.1				

Condition Match Flag

Usage Notes....

8.4.3

	9.7.1	Byte Control SRAM Space Setting
	9.7.2	Data Bus
	9.7.3	I/O Pins Used for Byte Control SRAM Interface
	9.7.4	Basic Timing
	9.7.5	Wait Control
	9.7.6	Read Strobe (RD)
	9.7.7	Extension of Chip Select (CS) Assertion Period
	9.7.8	DACK and EDACK Signal Output Timing
9.8	Burst RC	OM Interface
	9.8.1	Burst ROM Space Setting
	9.8.2	Data Bus
	9.8.3	I/O Pins Used for Burst ROM Interface
	9.8.4	Basic Timing
	9.8.5	Wait Control
	9.8.6	Read Strobe (RD) Timing
	9.8.7	Extension of Chip Select (CS) Assertion Period
9.9	Address/	Data Multiplexed I/O Interface
	9.9.1	Address/Data Multiplexed I/O Space Setting
	9.9.2	Address/Data Multiplex
	9.9.3	Data Bus
	9.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface
	9.9.5	Basic Timing
	9.9.6	Address Cycle Control
	9.9.7	Wait Control
	9.9.8	Read Strobe (RD) Timing
	9.9.9	Extension of Chip Select (CS) Assertion Period
	9.9.10	DACK and EDACK Signal Output Timing

RENESAS

DACK and EDACK Signal Output Timing.....

Byte Control SRAM Interface

9.6.7

	,o _	
	9.10.13	DRAM Interface and Single Address Transfer by DMAC and EXDMA
9.11	Synchron	nous DRAM Interface
	9.11.1	Setting SDRAM space
	9.11.2	Address Multiplexing
	9.11.3	Data Bus
	9.11.4	I/O Pins Used for DRAM Interface
	9.11.5	Basic Timing
	9.11.6	CAS Latency Control
	9.11.7	Controlling Row Address Output Cycle
	9.11.8	Controlling Precharge Cycle
	9.11.9	Controlling Clock Suspend Insertion
	9.11.10	Controlling Write-Precharge Delay
	9.11.11	Controlling Byte and Word Accesses
	9.11.12	Fast-Page Access Operation
	9.11.13	Refresh Control
	9.11.14	Setting SDRAM Mode Register
	9.11.15	SDRAM Interface and Single Address Transfer by DMAC and EXDM
	9.11.16	EXDMAC Cluster Transfer
9.12	Idle Cyc	le
	9.12.1	Operation
	9.12.2	Pin States in Idle Cycle
9.13	Bus Rele	ease
	9.13.1	Operation
	9.13.2	Pin States in External Bus Released State
	9.13.3	Transition Timing
9.14	Internal	Bus
	9.14.1	Access to Internal Address Space
		1
		Rev. 2.00 Sep. 24, 2008 Pag
		RENESAS
		- (=1423133

9.10.12



9.10.11 Burst Access Operation....

Refresh Control.....

	10.3.1	DMA Source Address Register (DSAR)
	10.3.2	DMA Destination Address Register (DDAR)
	10.3.3	DMA Offset Register (DOFR)
	10.3.4	DMA Transfer Count Register (DTCR)
	10.3.5	DMA Block Size Register (DBSR)
	10.3.6	DMA Mode Control Register (DMDR)
	10.3.7	DMA Address Control Register (DACR)
	10.3.8	DMA Module Request Select Register (DMRSR)
10.4	Transfer	Modes
10.5	Operation	ns
	10.5.1	Address Modes
	10.5.2	Transfer Modes
	10.5.3	Activation Sources
	10.5.4	Bus Access Modes
	10.5.5	Extended Repeat Area Function
	10.5.6	Address Update Function using Offset
	10.5.7	Register during DMA Transfer
	10.5.8	Priority of Channels
	10.5.9	DMA Basic Bus Cycle
	10.5.10	Bus Cycles in Dual Address Mode
	10.5.11	Bus Cycles in Single Address Mode
10.6	DMA Tr	ansfer End
10.7	Relations	ship among DMAC and Other Bus Masters
	10.7.1	CPU Priority Control Function Over DMAC
	10.7.2	Bus Arbitration among DMAC and Other Bus Masters
10.8	Interrupt	Sources
10.9	_	otes

Input/Output Pins....

Register Descriptions....



10.2

	11.4.1	Ordinary Modes
	11.4.2	Cluster Transfer Modes
11.5	Mode O ₁	peration
	11.5.1	Address Modes
	11.5.2	Transfer Modes
	11.5.3	Activation Sources
	11.5.4	Bus Mode
	11.5.5	Extended Repeat Area Function
	11.5.6	Address Update Function Using Offset
	11.5.7	Registers during EXDMA Transfer Operation
	11.5.8	Channel Priority Order
	11.5.9	Basic Bus Cycles
	11.5.10	Bus Cycles in Dual Address Mode
	11.5.11	Bus Cycles in Single Address Mode
	11.5.12	Operation Timing in Each Mode
11.6	Operatio	n in Cluster Transfer Mode
	11.6.1	Address Mode
	11.6.2	Setting of Address Update Mode
	11.6.3	Caution for Combining with Extended Repeat Area Function
	11.6.4	Bus Cycles in Cluster Transfer Dual Address Mode
	11.6.5	Operation Timing in Cluster Transfer Mode
11.7	Ending I	EXDMA Transfer
11.8	Relation	ship among EXDMAC and Other Bus Masters
	11.8.1	CPU Priority Control Function Over EXDMAC
	11.8.2	Bus Arbitration with Another Bus Master
11.9	Interrupt	Sources
11.10	Usage N	otes
		Rev. 2.00 Sep. 24, 2008 Pag
		RENESAS

Cluster Buffer Registers 0 to 7 (CLSBR0 to CLSBR7).....

Transfer Modes....

11.3.8

	12.5.1	Bus Cycle Division
	12.5.2	Transfer Information Read Skip Function
	12.5.3	Transfer Information Writeback Skip Function
	12.5.4	Normal Transfer Mode
	12.5.5	Repeat Transfer Mode
	12.5.6	Block Transfer Mode
	12.5.7	Chain Transfer
	12.5.8	Operation Timing
	12.5.9	Number of DTC Execution Cycles
	12.5.10	DTC Bus Release Timing
	12.5.11	DTC Priority Level Control to the CPU
12.6	DTC Ac	tivation by Interrupt
12.7	Example	es of Use of the DTC
	12.7.1	Normal Transfer Mode
	12.7.2	Chain Transfer
	12.7.3	Chain Transfer when Counter = 0
12.8	Interrupt	Sources
12.9	Usage N	otes
	12.9.1	Module Stop State Setting
	12.9.2	On-Chip RAM
	12.9.3	DMAC Transfer End Interrupt
	12.9.4	DTCE Bit Setting
	12.9.5	Chain Transfer
	12.9.6	Transfer Information Start Address, Source Address, and Destination
		Address

DTC Vector Base Register (DTCVBR).....

Activation Sources..... Location of Transfer Information and DTC Vector Table.....

Operation

12.2.9

12.3

12.4 12.5

	13.1.3	Tun-op wos control register (Tin ex) (n = D to 1, and 11 to x)
	13.1.6	Open-Drain Control Register (PnODR) (n = 2 and F)
13.2	Output B	Buffer Control
	13.2.1	Port 1
	13.2.2	Port 2
	13.2.3	Port 3
	13.2.4	Port 5
	13.2.5	Port 6
	13.2.6	Port A
	13.2.7	Port B
	13.2.8	Port C
	13.2.9	Port D
	13.2.10	Port E
	13.2.11	Port F
	13.2.12	Port H
	13.2.13	Port I
	13.2.14	Port J
	13.2.15	Port K
	13.2.16	Port M
13.3		ction Controller
	13.3.1	Port Function Control Register 0 (PFCR0)
	13.3.2	Port Function Control Register 1 (PFCR1)
	13.3.3	Port Function Control Register 2 (PFCR2)
	13.3.4	Port Function Control Register 4 (PFCR4)
	13.3.5	Port Function Control Register 6 (PFCR6)
	13.3.6	Port Function Control Register 7 (PFCR7)
	13.3.7	Port Function Control Register 8 (PFCR8)
	13.3.8	Port Function Control Register 9 (PFCR9)
	13.3.9	Port Function Control Register A (PFCRA)
	13.3.7	Total uncom Control regions II (II Civil)
		Rev. 2.00 Sep. 24, 2008 Pag
		RENESAS

Pull-Up MOS Control Register (PnPCR) (n = D to F, and H to K)......

13.1.5

14.4	Operation	n
	14.4.1	Basic Functions
	14.4.2	Synchronous Operation
	14.4.3	Buffer Operation
	14.4.4	Cascaded Operation
	14.4.5	PWM Modes
	14.4.6	Phase Counting Mode
14.5	Interrupt	Sources
14.6	DTC Act	ivation
14.7	DMAC A	Activation
14.8	A/D Con	verter Activation
14.9	Operation	n Timing
	14.9.1	Input/Output Timing
	14.9.2	Interrupt Signal Timing
14.10	Usage No	otes
	14.10.1	Module Stop Function Setting
	14.10.2	Input Clock Restrictions
	14.10.3	Caution on Cycle Setting
	14.10.4	Conflict between TCNT Write and Clear Operations
	14.10.5	Conflict between TCNT Write and Increment Operations
Rev. 2.0	00 Sep. 24	, 2008 Page xx of xxxii
		RENESAS
		`

14.3.1

14.3.2

14.3.3 14.3.4

14.3.5

14.3.6

14.3.7 14.3.8

14.3.9

Timer Control Register (TCR).....

Timer Mode Register (TMDR) Timer I/O Control Register (TIOR).....

Timer Interrupt Enable Register (TIER)..... Timer Status Register (TSR).....

Timer Counter (TCNT).....

Timer General Register (TGR)

Timer Start Register (TSTR) Timer Synchronous Register (TSYR).....

15.3	Register	Descriptions
	15.3.1	Next Data Enable Registers H, L (NDERH, NDERL)
	15.3.2	Output Data Registers H, L (PODRH, PODRL)
	15.3.3	Next Data Registers H, L (NDRH, NDRL)
	15.3.4	PPG Output Control Register (PCR)
	15.3.5	PPG Output Mode Register (PMR)
15.4	Operatio	n
	15.4.1	Output Timing
	15.4.2	Sample Setup Procedure for Normal Pulse Output
	15.4.3	Example of Normal Pulse Output (Example of 5-Phase Pulse Output)
	15.4.4	Non-Overlapping Pulse Output
	15.4.5	Sample Setup Procedure for Non-Overlapping Pulse Output
	15.4.6	Example of Non-Overlapping Pulse Output (Example of 4-Phase
	Compler	nentary Non-Overlapping Pulse Output)
	15.4.7	Inverted Pulse Output
	15.4.8	Pulse Output Triggered by Input Capture
15.5	Usage N	otes
	15.5.1	Module Stop State Function.
	15.5.2	Operation of Pulse Output Pins
	15.5.3	TPU Setting when PPG1 is in Use
Secti	on 16 8	B-Bit Timers (TMR)
16.1	Features	
16.2	-	tput Pins
16.3	Register	Descriptions
	16.3.1	Timer Counter (TCNT)
		Rev. 2.00 Sep. 24, 2008 Pa
		RENESAS

Section 15 Programmable Pulse Generator (PPG)

Features....

Input/Output Pins....

15.1

	16.6.2	Compare Match Count Mode
16.7	Interrup	t Sources
	16.7.1	Interrupt Sources and DTC Activation
	16.7.2	A/D Converter Activation
16.8	Usage N	Totes
	16.8.1	Notes on Setting Cycle
	16.8.2	Conflict between TCNT Write and Counter Clear
	16.8.3	Conflict between TCNT Write and Increment
	16.8.4	Conflict between TCOR Write and Compare Match
	16.8.5	Conflict between Compare Matches A and B
	16.8.6	Switching of Internal Clocks and TCNT Operation
	16.8.7	Mode Setting with Cascaded Connection
	16.8.8	Module Stop State Setting
	16.8.9	Interrupts in Module Stop State
Secti	ion 17	32K Timer (TM32K)
17.1	Features	
17.2	Register	Descriptions
	17.2.1	Timer Control Register (TCR32K)
	17.2.2	Timer Counter (TCNT32K1, TCNT32K2, TCNT32K3)
17.3	Operation	on
	17.3.1	Basic Operation
	17.3.2	EXCKSN=1 Operation
Rev. 2	.00 Sep. 2	4, 2008 Page xxii of xxxii
	•	RENESAS

Timing of Timer Output at Compare Match.....

Timing of Overflow Flag (OVF) Setting.....

16-Bit Counter Mode

Operation with Cascaded Connection.

16.5.3

16.5.4

16.5.5 16.5.6

16.6.1

Usage N	otes
18.6.1	Notes on Register Access
18.6.2	Conflict between Timer Counter (TCNT) Write and Increment
18.6.3	Changing Values of Bits CKS2 to CKS0
18.6.4	Switching between Watchdog Timer Mode and Interval Timer Mode.
18.6.5	Internal Reset in Watchdog Timer Mode
18.6.6	System Reset by WDTOVF Signal
18.6.7	Transition to Watchdog Timer Mode or Software Standby Mode
n 19 S	Serial Communication Interface (SCI, IrDA, CRC)
Features	
	ıtput Pins
	Descriptions
19.3.1	Receive Shift Register (RSR)
19.3.2	Receive Data Register (RDR)
19.3.3	Transmit Data Register (TDR)
19.3.4	Transmit Shift Register (TSR)
19.3.5	Serial Mode Register (SMR)
19.3.6	Serial Control Register (SCR)
19.3.7	Serial Status Register (SSR)
19.3.8	Smart Card Mode Register (SCMR)
19.3.9	Bit Rate Register (BRR)
	Rev. 2.00 Sep. 24, 2008 Pag
	18.6.1 18.6.2 18.6.3 18.6.4 18.6.5 18.6.6 18.6.7 n 19 S Features Input/Ou Register 19.3.1 19.3.2 19.3.3 19.3.4 19.3.5 19.3.6 19.3.7 19.3.8

Timer Counter (TCNT)....

Watchdog Timer Mode.....

Interval Timer Mode.....

Operation

Interrupt Source

18.3.1

18.3.2

18.3.3

18.4.1

18.4.2

18.4

		19.5.2	Multiprocessor Serial Data Reception
1	9.6	Operation	n in Clocked Synchronous Mode (SCI_0, 1, 2, and 4 only)
		19.6.1	Clock
		19.6.2	SCI Initialization (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only
		19.6.3	Serial Data Transmission (Clocked Synchronous Mode)
			(SCI_0, 1, 2, and 4 only)
		19.6.4	Serial Data Reception (Clocked Synchronous Mode)
			(SCI_0, 1, 2, and 4 only)
		19.6.5	Simultaneous Serial Data Transmission and Reception
			(Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only)
1	9.7	Operation	n in Smart Card Interface Mode
		19.7.1	Sample Connection
		19.7.2	Data Format (Except in Block Transfer Mode)
		19.7.3	Block Transfer Mode
		19.7.4	Receive Data Sampling Timing and Reception Margin
		19.7.5	Initialization
		19.7.6	Data Transmission (Except in Block Transfer Mode)
		19.7.7	Serial Data Reception (Except in Block Transfer Mode)
		19.7.8	Clock Output Control (Only SCI_0, 1, 2, and 4)
1	9.8	-	eration
1	9.9	Interrupt	Sources
		19.9.1	Interrupts in Normal Serial Communication Interface Mode
		19.9.2	Interrupts in Smart Card Interface Mode
1	9.10	Usage No	otes
		19.10.1	Module Stop Function Setting

19.5

19.5.1

Rev. 2.00 Sep. 24, 2008 Page xxiv of xxxii

Multiprocessor Communication Function

RENESAS

Multiprocessor Serial Data Transmission.....

20.2		Put 1 1115
20.3	Register	Descriptions
	20.3.1	Interrupt Flag Register 0 (IFR0)
	20.3.2	Interrupt Flag Register 1 (IFR1)
	20.3.3	Interrupt Flag Register 2 (IFR2)
	20.3.4	Interrupt Select Register 0 (ISR0)
	20.3.5	Interrupt Select Register 1 (ISR1)
	20.3.6	Interrupt Select Register 2 (ISR2)
	20.3.7	Interrupt Enable Register 0 (IER0)
	20.3.8	Interrupt Enable Register 1 (IER1)
	20.3.9	Interrupt Enable Register 2 (IER2)
	20.3.10	EP0i Data Register (EPDR0i)
	20.3.11	EP0o Data Register (EPDR0o)
	20.3.12	EP0s Data Register (EPDR0s)
	20.3.13	EP1 Data Register (EPDR1)
	20.3.14	EP2 Data Register (EPDR2)
	20.3.15	EP3 Data Register (EPDR3)
	20.3.16	EP0o Receive Data Size Register (EPSZ0o)
	20.3.17	EP1 Receive Data Size Register (EPSZ1)
	20.3.18	Trigger Register (TRG)
	20.3.19	Data Status Register (DASTS)
	20.3.20	FIFO Clear Register (FCLR)
	20.3.21	DMA Transfer Setting Register (DMA)
	20.3.22	Endpoint Stall Register (EPSTL)
	20.3.23	Configuration Value Register (CVR)
	20.3.24	Control Register (CTLR)
	20.3.25	Endpoint Information Register (EPIR)
		Rev. 2.00 Sep. 24, 2008 Pag
		RENESAS

20.1

20.2

Section 20 USB Function Module (USB).....

Features.....

Input/Output Pins.....

		-8
	20.6.1	Processing of Commands Transmitted by Control Transfer
20.7	Stall Ope	erations
	20.7.1	Overview
	20.7.2	Forcible Stall by Application
	20.7.3	Automatic Stall by USB Function Module
20.8	DMA Tr	ansfer
	20.8.1	Overview
	20.8.2	DMA Transfer for Endpoint 1
	20.8.3	DMA Transfer for Endpoint 2
20.9	Example	of USB External Circuitry
20.10	Usage No	otes
	20.10.1	Receiving Setup Data
	20.10.2	Clearing the FIFO
	20.10.3	Overreading and Overwriting the Data Registers
	20.10.4	Assigning Interrupt Sources to EP0
	20.10.5	Clearing the FIFO When DMA Transfer is Enabled
	20.10.6	Notes on TR Interrupt
	20.10.7	Restrictions on Peripheral Module Clock (P\$) Operating Frequency
	20.10.8	Notes on Deep Software Standby Mode when USB is Used
Section	on $21 ext{ I}^2$	C Bus Interface 2 (IIC2)
21.1	Features.	
21.2	Input/Ou	tput Pins
21.3	Register	Descriptions
	21.3.1	I ² C Bus Control Register A (ICCRA)

20.6

21.3.2

21.3.3

21.3.4

Rev. 2.00 Sep. 24, 2008 Page xxvi of xxxii

Processing of USB Standard Commands and Class/Vendor Commands

I²C Bus Control Register B (ICCRB) I²C Bus Mode Register (ICMR).....

I²C Bus Interrupt Enable Register (ICIER).....

RENESAS

Section	on 22	A/D Converter
22.1		PS
22.2	Input/C	Output Pins
22.3	Registe	er Descriptions
	22.3.1	A/D Data Registers A to H (ADDRA to ADDRH)
	22.3.2	A/D Control/Status Register for Unit 0 (ADCSR_0)
	22.3.3	A/D Control/Status Register for Unit 1 (ADCSR_1)
	22.3.4	A/D Control Register for Unit 0 (ADCR_0)
	22.3.5	A/D Control Register for Unit 1 (ADCR_1)
22.4	Operat	ion
	22.4.1	Single Mode
	22.4.2	Scan Mode
	22.4.3	Input Sampling and A/D Conversion Time
	22.4.4	External Trigger Input Timing
22.5	Interru	pt Source
22.6	A/D Co	onversion Accuracy Definitions
22.7	Usage	Notes
	22.7.1	Module Stop Function Setting
	22.7.2	A/D Input Hold Function in Software Standby Mode
	22.7.3	Notes on A/D Activation by an External Trigger
	22.7.4	Permissible Signal Source Impedance
	22.7.5	Influences on Absolute Accuracy
	22.7.6	Setting Range of Analog Power Supply and Other Pins
		Rev. 2.00 Sep. 24, 2008 Pag
		RENESAS

Noise Canceler

Example of Use....

Interrupt Request.....

Bit Synchronous Circuit.....

Usage Notes.....

21.4.6

21.4.7

21.5 21.6

	23.5.2	D/A Output Hold Function in Software Standby Mode					
	23.5.3	Notes on Deep Software Standby Mode					
Secti	on 24	RAM					
Secti	on 25	Flash Memory					
25.1		S					
25.2	Mode T	ransition Diagram					
25.3		y MAT Configuration					
25.4	Block S	tructure					
	25.4.1	Block Diagram of H8SX/1663					
	25.4.2						
	25.4.3	Block Diagram of H8SX/1668					
25.5	Progran	nming/Erasing Interface					
25.6	Input/O	utput Pins					
25.7	Register	Register Descriptions					
	25.7.1	Programming/Erasing Interface Registers					
	25.7.2	Programming/Erasing Interface Parameters					
	25.7.3	RAM Emulation Register (RAMER)					
25.8	On-Boa	rd Programming Mode					
	25.8.1	Boot Mode					
	25.8.2	USB Boot Mode					
	25.8.3	User Program Mode					
	25.8.4	User Boot Mode					
	25.8.5	On-Chip Program and Storable Area for Program Data					
25.9	Protecti	on					
	25.9.1	Hardware Protection					

Module Stop State Setting

Rev. 2.00 Sep. 24, 2008 Page xxviii of xxxii

23.5.1

25.9.2



Software Protection....

Secti	on 27	Clock Pulse Generator				
27.1	Register	Description				
	27.1.1	System Clock Control Register (SCKCR)				
	27.1.2	Subclock Control Register (SUBCKCR)				
27.2	Oscillate	or				
	27.2.1	Connecting Crystal Resonator				
	27.2.2	External Clock Input				
27.3	PLL Cir	reuit				
27.4		cy Divider				
27.5	Subcloc	Subclock Oscillator				
	27.5.1	Connecting 32.768 kHz Crystal Resonator				
	27.5.2	Handling of Pins when the Subclock is Not to be Used				
27.6	Usage N	Notes				
	27.6.1	Notes on Clock Pulse Generator				
	27.6.2	Notes on Resonator				
	27.6.3	Notes on Board Design				

Register Descriptions

Operations.....

Boundary Scan Register (JTBSR).....

IDCODE Register (JTID)

TAP Controller

Commands

26.4

26.5

26.4.1

26.4.2

26.4.3

26.4.4

26.5.1

26.5.2



28.3	Multi-Clock Function	
	28.3.1	Switching of Main Clock Frequencies
	28.3.2	Switching to Subclock
28.4	Module	Stop State
28.5	Sleep M	Iode
	28.5.1	Entry to Sleep Mode
	28.5.2	Exit from Sleep Mode
28.6	All-Moo	dule-Clock-Stop Mode
28.7	Software Standby Mode	
	28.7.1	Entry to Software Standby Mode
	28.7.2	Exit from Software Standby Mode
	28.7.3	Setting Oscillation Settling Time after Exit from Software Standby Moo
	28.7.4	Software Standby Mode Application Example
28.8	Deep Software Standby Mode	
	28.8.1	Entry to Deep Software Standby Mode
	28.8.2	Exit from Deep Software Standby Mode
	28.8.3	Pin State on Exit from Deep Software Standby Mode
	28.8.4	Bφ/SDRAMφ Operation after Exit from Deep Software Standby Mode.
	28.8.5	Setting Oscillation Settling Time after Exit from Deep Software
		Standby Mode
	28.8.6	Deep Software Standby Mode Application Example
	28.8.7	Flowchart of Deep Software Standby Mode Operation
28.9	Hardwa	re Standby Mode

28.2.8 28.2.9

28.2.10

28.9.1

28.9.2

28.9.3

Rev. 2.00 Sep. 24, 2008 Page xxx of xxxii

RENESAS

Transition to Hardware Standby Mode.....

Clearing Hardware Standby Mode.....

Hardware Standby Mode Timing.....

Deep Standby Interrupt Edge Register (DPSIEGR)

Reset Status Register (RSTSR)......

Deep Standby Backup Register (DPSBKRn).....

Section	on 29 List of Registers
29.1	Register Addresses (Address Order)
29.2	Register Bits
29.3	Register States in Each Operating Mode
Section	on 30 Electrical Characteristics
30.1	Absolute Maximum Ratings
30.2	DC Characteristics H8SX/1668R Group
	DC Characteristics H8SX/1668M Group
30.4	AC Characteristics
	30.4.1 Clock Timing
	30.4.2 Control Signal Timing

Bφ/SDRAMφ Output State

Bus Timing

DMAC and EXDMAC Timing.....

Timing of On-Chip Peripheral Modules

USB Characteristics

A/D Conversion Characteristics 30.6 D/A Conversion Characteristics 30.7 30.8 Flash Memory Characteristics

30.9 Power-On Reset Circuit and Voltage-Detection Circuit Characteristics (H8SX/1668M Group).....

30.4.3

30.4.4

30.4.5

30.5

Appe	endix
A.	Port States in Each Pin State
B.	Product Lineup

C. Package Dimensions

D. Treatment of Unused Pins.....

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

Rev. 2.00 Sep. 24, 2008 Page xxxii of xxxii



controller which enable high-speed data transfer, and a bus-state controller, which enable connection to different kinds of memory. The LSI of the Group also includes serial communications interfaces, A/D and D/A converters, and a multi-function timer that material control easy. Together, the modules realize low-cost configurations for end systems. The consumption of these modules is kept down dynamically by an on-chip power-managem function. The on-chip ROM is a flash memory (F-ZTATTM**) with a capacity of 1024 Kb (H8SX/1668R, H8SX/1668M), 512 Kbytes (H8SX/1664R, H8SX/1664M), or 384 Kbytes (H8SX/1664R).

Note: * F-ZTAT[™] is a trademark of Renesas Technology Corp.

1.1.1 Applications

(H8SX/1663R, H8SX/1663M).

Examples of the applications of this LSI include PC peripheral equipment, optical storage office automation equipment, and industrial equipment.

REJ09

	RAM	 RAM capacity: 56 Kbytes or 40 Kbytes
CPU	CPU	32-bit high-speed H8SX CPU (CISC type)
		Upwardly compatible for H8/300, H8/300H, and H8S C object level
		General-register architecture (sixteen 16-bit general register)
		Eleven addressing modes
		4-Gbyte address space
		Program: 4 Gbytes available
		Data: 4 Gbytes available
		 87 basic instructions, classifiable as bit arithmetic and I instructions, multiply and divide instructions, bit manipu instructions, multiply-and-accumulate instructions, and
		• Minimum instruction execution time: 20.0 ns (for an AD instruction while system clock $I\phi$ = 50 MHz and V_{cc} = 3.0 to 3.6 V)
		 On-chip multiplier (16 × 16 → 32 bits)
		 Supports multiply-and-accumulate instructions (16 × 16 + 42 → 42 bits)

Advanced mode

Normal, middle, or maximum mode is not supported.

Rev. 2.00 Sep. 24, 2008 Page 2 of 1468

Operating

mode

	Mode 5: On-chip ROM disabled external extended mode, (selected by driving the MD1 pin low and driving and MD0 pins high)
	Mode 6: On-chip ROM enabled external extended mode (selected by driving the MD0 pin low and driving and MD1 pins high)
	Mode 7: Single-chip mode (can be externally extended) (selected by driving the MD2, MD1, and MD0 pir
	 Low power consumption state (transition driven by the instruction)
Power on reset (POR) *	 At power-on or low power supply voltage, an internal is signal is generated
Voltage detection circuit (LVD)*	 At low power supply voltage, an internal reset and an are generated.

register)

register)

Mode 4: On-chip Hoivi disabled external extended mode,

13 external interrupt pins (NMI, and $\overline{IRQ11}$ to $\overline{IRQ0}$)

Two interrupt control modes (specified by the interrup

Eight priority orders specifiable (by setting the interrup

driving the MD2 pin high)

bus (selected by driving the MD1 and MD0 pins

Break Break point can be set for four channels interrupt Address break can be set for CPU instruction fetch cy (UBC) RENESAS

Interrupt

controller

(INTC)

Interrupt

(source)

Internal interrupt sources

H8SX/1668R Group: 124 pins H8SX/1668M Group: 125 pins

Independent vector addresses

	Three transfer modes (normal, repeat, and block)
	Dual or single address mode selectable
	Extended repeat area function
Data transfer	 Allows DMA transfer over 78 channels (number of DTC activation sources)
	Activated by interrupt sources (chain transfer enabled)
(- /	 Three transfer modes (normal transfer, repeat transfer, transfer)
	Short-address mode or full-address mode selectable
Bus	16-Mbyte external address space
controller (BSC)	The external address space can be divided into eight a each of which is independently controllable
	— Chip-select signals ($\overline{\text{CS0}}$ to $\overline{\text{CS7}}$) can be output
	 Access in two or three states can be selected for ea
	 Program wait cycles can be inserted
	— The period of $\overline{\text{CS}}$ assertion can be extended
	 Idle cycles can be inserted
	 Bus arbitration function (arbitrates bus mastership amo internal CPU, DMAC, EXDMAC, DTC, Refresh, and ex bus masters)
	transfer controller (DTC) Bus controller

interrupt, and external request)

(DIVIAC)

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 4 of 1468

•	•
generator (CPG)	Separate clock signals are provided for each of function modules (detailed below) and each is independently seminated function)
	 System-intended data transfer modules, i.e. the C in synchronization with the system clock (Iφ): 8 to 9
	 Internal peripheral functions run in synchronization peripheral module clock (Pφ): 8 to 35 MHz
	— Modules in the external space are supplied with the bus clock (B ϕ): 8 to 50 MHz
•	Includes a PLL frequency multiplication circuit and free divider, so the operating frequency is selectable

One clock generation circuit available

Five low-power-consumption modes: Sleep mode, allclock-stop mode, software standby mode, deep software

standby mode, and hardware standby mode

Clock pulse •

Clock

Rev. 2.00 Sep. 24, 2008 Pa

		trigger, and external trigger
		Unit 1: Software, TMR (units 2 and 3) trigger, and exter trigger
		 Activation of DTC and DMAC by ADI interrupt:
		Unit 0: DTC and DMAC can be activated by an ADI0 in
		Unit 1: DMAC can be activated by an ADI1 interrupt.
D/A converter	D/A	8-bit resolution × two output channels
	converter (DAC)	 Output voltage: 0 V to Vref, maximum conversion time: (with 20-pF load)
Timer	8-bit timer	• 8 bits × eight channels (can be used as 16 bits × four c

one external clock)

PWM signals

Unit 0: Software, timer (TPU (unit 0)/TMR (units 0 and

Select from among seven clock sources (six internal cle

Allows the output of pulse trains with a desired duty cyc

(TMR)



REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 6 of 1468

waveform) supported

Note: * Pin function of unit 1 cannot be used in the executended mode.

Programmable pulse generator (PPG)

Selectable output trigger signals; the PPG can operation controller (DMAC)

Notes: 1. Pulse output pins PO31 to PO16 cannot be accommodated by the executence of the execut

channels), and phase counting mode (two-phase enc

Output compare function (by the output of compare m

Switchable between watchdog timer mode and interval

Eight counter clocks which divides the 32.768 Hz cloc

input) settable for each channel Input capture function supported

input capture.

2. Pulse of unit 1 cannot be output in external buextended mode.

Watchdog timer Watchdog timer watchdog timer watchdog timer watchdog timer clocks)

(WDT)

32K timer

(TM32K)

32K timer

•	8 bits \times 1 channel or 24 bits \times 1 channel can be select
•	Interrupts can be generated when the counter overflow
•	Eight overflow cycles selectable (250 msec, 500 msec, 30 sec, 60 sec, about 23 days, and about 46 days

selected

Rev. 2.00 Sep. 24, 2008 Pa

			· · a. · o. o. opood · · a. · opood · · a. · · · · · · · · · · · · · · · ·
	(USB)	•	Bulk transfer by DMA
		•	Self-power mode and bus power mode selectable
I ² C bus interface	I ² C bus	•	Two channels
	interface 2 (IIC2)	•	Bus can be directly driven (the SCL and SDA pins are open drains).
I/O ports		•	9 CMOS input-only pins
		•	92 CMOS input/output pins
		•	8 large-current drive pins (port 3)
		•	40 pull-up resistors
		•	16 open drains
Package		•	LQFP-144 package

LFBGA176 package

Operating frequency: 8 to 50 MHz

3.0 V, $I\phi = B\phi = 50$ MHz, $P\phi = 25$ MHz) • -20 to +75°C (regular specifications)

• -40 to +85°C (wide-range specifications)

transceiver

On-chip UDC (USB Device Controller) supporting USB

Power supply voltage: Vcc = PLLVcc = DrVcc = 3.0 to Flash programming/erasure voltage: 3.0 to 3.6 V Supply current: 50 mA typ (Vcc = PLLVcc = DrVcc3.0 V

Transfer speed: full-speed (12 Mbps)

Operating peripheral

Note:

temperature (°C)

Operating frequency/

Power supply voltage

Official Cara, Offivi

Universal serial

bus interface

Universal

serial bus interface

Supported only by the H8SX/1668M Group.

TMR		0	0
WDT		0	0
10-bit ADC		0	0
8-bit DAC		0	0
EXDMAC		0	0
SDRAM interfac	e	0	0
32K timer		0	0
POR/LVD		_	0
Package	LQFP-144	0	0
	LFBGA-176	0	0

Group	R5F61664MN50FPV	512 Kbytes
	R5F61663MN50FPV	384 Kbytes
	R5F61668MN50BGV	1024 Kbytes
	R5F61664MN50BGV	512 Kbytes
	R5F61663MN50BGV	384 Kbytes
	R5F61668MD50FPV	1024 Kbytes
	R5F61664MD50FPV	512 Kbytes
	R5F61663MD50FPV	384 Kbytes
	R5F61668MD50BGV	1024 Kbytes
	R5F61664MD50BGV	512 Kbytes
	R5F61663MD50BGV	384 Kbytes

R5F61668RN50BGV

R5F61664RN50BGV

R5F61663RN50BGV

R5F61668RD50FPV

R5F61664RD50FPV

R5F61663RD50FPV

R5F61668RD50BGV

R5F61664RD50BGV

R5F61663RD50BGV

R5F61668MN50FPV

1024 Kbytes

512 Kbytes

384 Kbytes

1024 Kbytes

512 Kbytes

384 Kbytes

1024 Kbytes

512 Kbytes

384 Kbytes

1024 Kbytes

56 Kbytes

40 Kbytes

40 Kbytes

56 Kbytes

40 Kbytes

24 Kbytes

56 Kbytes

40 Kbytes

40 Kbytes

56 Kbytes

40 Kbytes

40 Kbytes

LFBGA-176

LFBGA-176

LFBGA-176

LQFP-144

LQFP-144

LQFP-144

LFBGA-176

LFBGA-176

LFBGA-176

LQFP-144

LQFP-144

LQFP-144

LFBGA-176

LFBGA-176

LFBGA-176

LQFP-144

LQFP-144

LQFP-144

LFBGA-176

LFBGA-176

LFBGA-176

Wid spe

tions

Reg

spe

tions

Wid spe

tions



REJ09B0412-0200

H8SX/1668M

Rev. 2.00 Sep. 24, 2008 Page 10 of 1468

Product classification
Microcontroller

Figure 1.1 How to Read the Product Name Code

Indicates a Renesas semiconductor

• Small Package

Package	Package Code	Body Size	Pin Pitch
LQFP-144	PLQP0144KA-A (FP-144LV)*	$20.0\times20.0~\text{mm}$	0.50 mm
LFBGA-176	PLBG0176GA-A (BP-176V)*	$13.0\times13.0~\text{mm}$	0.80 mm

Note: * Pb-free version



Rev. 2.00 Sep. 24, 2008 Pag

2008 Pag




Figure 1.2 Block Diagram

Rev. 2.00 Sep. 24, 2008 Page 12 of 1468 REJ09B0412-0200






Figure 1.3 Pin Assignments (LQFP-144)

Rev. 2.00 Sep. 24, 2008 Pag

REJ09

RENESAS

G	V _{SS}	V _{SS}	PF3	PF4	LEDCA 176						RES	VaL	P15	P14	
Н	PF0	PE7*1	PF1	PF2		LFBGA-176 (Upper perspective view)						NC*3	NC*3	OSC1	OSC2
J	V _{SS}	PE4*1	PE5*1	PE6*1								P13	V _{SS}	NC*3	V _{SS}
K	PE3*1	PE2*1	NC*3	Vœ								PI7	P10	P12	P11
L	PE0*1	PD7*1	PE1*1	PD6*1								Pl3	Pl4	PI5	Pl6
М	V _{SS}	V _{SS}	PD5*1	PD3*1	NC*3	NC*3 NC*3 MD_CLK P20 P23 P31 V _{0C}						V _{SS}	P10	Pl2	V _{SS}
N	PD4*1	PD2*1	NC*3	PM4	NC*3	NC*3 NC*3 NC*3 V _{CC} P24 P32 NMI						PH2	V _{SS}	NC*3	Pl1
Р	PD1*1	PD0*1	NC*3	USD+	DrV _{SS}	DNVss NC*3 Vss P22 P30 P27 P34 VBUS NC*3 NC*3 P21 P25 P26 P33						PH1	PH4	PH6	Vœ
R	EMLE*2	PM3	DrV _{CC}	USD-	VBUS							PH0	PH3	PH5	PH7
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

Notes: 1. In single-chip mode ports D and E can be used (initial state). Pin functions are selectable by setting the PCJKE bit in PFCRD. Ports D and E are enabled when PCJKE = 0 (initial value) and ports J and K are

The NC (no-connection) pin should be left open.

Figure 1.4 Pin Assignments (LFBGA-176)



enabled when PCJIKE = 1. In external extended mode, only ports D and E can be used.

2. This pin is an on-chip emulator enable pin. Drive this pin low for the connection in normal operating mode.

The on-chip emulator function is enabled by driving this pin high. When the on-chip emulator is in use, the
P62, P63, P64, P65, and WDTOVF pins are dedicated pins for the on-chip emulator. For details on a connection
example with the E10A, see E10A Emulator User's Manual.

2	C3	PB2/CS2-A/CS6-A/RAS	PB2/CS2-A/CS6-A/RAS	PB2/CS2-A/CS6-A/F
3	B1	PB3/CS3-A/CS7-A/CAS	PB3/CS3-A/CS7-A/CAS	PB3/CS3-A/CS7-A/C
4	C2	VSS	VSS	VSS
5	D3	PB7/SDRAMφ	PB7/SDRAΜφ	PB7/SDRAMφ
6	C1	VCC	VCC	VCC
7	D2	MD2	MD2	MD2
8	E4	PM0/TxD6	PM0/TxD6	PM0/TxD6
_	D1	NC	NC	NC
9	E3	PM1/RxD6	PM1/RxD6	PM1/RxD6
_	E2	NC	NC	NC
10	E1	PM2	PM2	PM2
_	F4	NC	NC	NC
11	F3	PF7/A23	PF7/A23	PF7/A23
12	F1	PF6/A22	PF6/A22	PF6/A22
13	F2	PF5/A21	PF5/A21	PF5/A21
14	G4	PF4/A20	PF4/A20	A20
15	G3	PF3/A19	PF3/A19	A19
16	G1	VSS	VSS	VSS
	G2	VSS	VSS	VSS
17	H4	PF2/A18	PF2/A18	A18
18	НЗ	PF1/A17	PF1/A17	A17

PF0/A16

19

H1

PF0/A16

A16

Rev. 2.00 Sep. 24, 2008 Pag

			1114/1 020/1100/110
25	K4	Vcc	Vcc
_	К3	NC	NC
26	K1	PE3/A11	• PE3/A11
			 PK3/PO27/TIOCC9/TIOCD9*
27	K2	PE2/A10	• PE2/A10
			 PK2/PO26/TIOCC9*
28	L3	PE1/A9	• PE1/A9
			PK1/PO25/TIOCA9/TIOCB9*
29	L1	PE0/A8	• PE0/A8
			 PK0/PO24/TIOCA9*
30	L2	PD7/A7	• PD7/A7
			PJ7/PO23/TIOCA8/TIOCB8/TCLKH*
31	L4	PD6/A6	• PD6/A6
			PJ6/PO22/TIOCA8*
32	M1	Vss	Vss
_	M2	VSS	VSS
33	МЗ	PD5/A5	• PD5/A5
			PJ5/PO21/TIOCA7/TIOCB7/TCLKG*
34	N1	PD4/A4	• PD4/A4
			PJ4/PO20/TIOCA7*
35	M4	PD3/A3	• PD3/A3
			PJ3/PO19/TIOCC6/TIOCD6/TCLKF*

PE4/A12

PK4/PO28/TIOCA10*1

A12

Vcc NC A11

A10

Α9

Α8

Α7

Α6

Vss VSS Α5

Α4

АЗ

Rev. 2.00 Sep. 24, 2008 Page 16 of 1468



24

J2

PE4/A12

40	R2	PM3	PM3
_	P3	NC	NC
41	N4	PM4	PM4
42	R3	DrVcc	DrVcc
43	P4	USD+	USD+
_	M5	NC	NC
44	R4	USD-	USD-
	N5	NC	NC
45	P5	DrVss	DrVss
46	R5	VBUS	VBUS
_	M6	NC	NC
_	N6	NC	NC
_	R6	NC	NC
_	P6	NC	NC
47	M7	MD_CLK	MD_CLK
_	N7	NC	NC
_	R7	NC	NC
48	P7	VSS	VSS
49	M8	P20/P00/TIOCA3/TIOCB3/T MRI0/SCK0/IRQ8-A	P20/P00/TIOCA3/TIOCB3/TMRI0/ SCK0/ĪRQ8-A
50	N8	VCC	VCC

LIVILL

NC

LIVILL

NC

N3

NC

РМ3 NC PM4 DrVcc USD+ NC USD-NC DrVss VBUS NC NC NC NC MD_CLK NC NC VSS

REJ09

VCC

54	N9	P24/PO4/TIOCA4/TIOCB4/T MRI1/ SCK1	P24/PO4/TIOCA4/TIOCB4/TMRI1/ SCK1	P24/PO4/TIOCA4/TIC SCK1
55	R9	P25/PO5/TIOCA4/TMCI1/Rx D1	P25/PO5/TIOCA4/TMCI1/RxD1	P25/PO5/TIOCA4/TM
56	P9	P30/PO8/TIOCA0/DREQ0-B/ EDREQ2	P30/PO8/TIOCA0/\(\overline{DREQ0}\)-B/\(\overline{EDREQ2}\)	P30/PO8/TIOCA0/DR EDREQ2
57	M10	P31/PO9/TIOCA0/TIOCB0/ TEND0-B/ETEND2	P31/PO9/TIOCA0/TIOCB0/ TEND0-B/ETEND2	P31/PO9/TIOCA0/TIO TEND0-B/ETEND2
58	N10	P32/PO10/TIOCC0/ TCLKA-A/DACK0-B/EDACK2	P32/PO10/TIOCC0/ TCLKA-A/DACK0-B/EDACK2	P32/PO10/TIOCC0/ TCLKA-A/DACK0-B/E
59	R10	P26/PO6/TIOCA5/TMO1/TxD 1	P26/P06/TIOCA5/TMO1/TxD1	P26/PO6/TIOCA5/TM
60	P10	P27/PO7/TIOCA5/TIOCB5	P27/PO7/TIOCA5/TIOCB5	P27/PO7/TIOCA5/TIO
61	N11	NMI	NMI	NMI
62	R11	P33/PO11/TIOCC0/TIOCD0/ TCLKB-A/DREQ1-B/EDREQ3	P33/PO11/TIOCC0/TIOCD0/ TCLKB-A/DREQ1-B/EDREQ3	P33/PO11/TIOCC0/TI TCLKB-A/DREQ1-B/E
63	P11	P34/PO12/TIOCA1/ TEND1-B/ETEND3	P34/P012/TIOCA1/TEND1-B/ ETEND3	P34/PO12/TIOCA1/ TEND1-B/ETEND3
64	M11	VCC	VCC	VCC
65	R12	PH0/D0	PH0/D0	D0
66	P12	PH1/D1	PH1/D1	D1
67	N12	PH2/D2	PH2/D2	D2
68	R13	PH3/D3	PH3/D3	D3
69	M12	VSS	VSS	VSS
09		PH4/D4	PH4/D4	D4

77	M14	PI2/D10	PI2/D10
78	L12	PI3/D11	PI3/D11
79	M15	Vss	Vss
80	L13	PI4/D12	PI4/D12
81	L14	PI5/D13	PI5/D13
82	L15	PI6/D14	PI6/D14
83	K12	PI7/D15	PI7/D15
84	K13	P10/TxD2/DREQ0-A/ IRQ0-A/EDREQ0-A	P10/TxD2/DREQ0-A/IRQ0-A/ EDREQ0-A
85	K15	P11/RxD2/TEND0-A/ IRQ1-A/ETEND0-A	P11/RxD2/TENDO-A/ IRQ1-A/ETENDO-A
86	K14	P12/SCK2/DACK0-A/ IRQ2-A/EDACK0-A	P12/SCK2/DACK0-A/ IRQ2-A/EDACK0-A
87	J12	P13/ADTRG0-A/IRQ3- A/EDRAK0	P13/ADTRG0-A/ĪRQ3-A/EDRAK0
88	J13	Vss	Vss
_	J15	Vss	Vss
_	J14	NC	NC
_	H12	NC	NC
_	H13	NC	NC
89	H15	OSC2	OSC2

PI0/D8

PI1/D9

75

76

90

H14

OSC1

M13

N15

PI0/D8

PI1/D9

PI0/D8

PI1/D9

PI2/D10

PI3/D11

PI4/D12

PI5/D13

PI6/D14

PI7/D15

P10/TxD2/DREQ0-A

IRQ0-A/EDREQ0-A

P11/RxD2/TEND0-A IRQ1-A/ETEND0-A

P12/SCK2/DACK0-/ IRQ2-A/EDACK0-A

P13/ADTRG0-A/IRC

Vss Vss NC NC NC OSC2

Rev. 2.00 Sep. 24, 2008 Pag

REJ09

Vss

OSC1

		TEND1-A/IRQ5-A/ETEND1-A	TENDT-A/INQS-A/ETENDT-A	TENDT-A/INQS-A/ETI
95	F12	WDTOVF	WDTOVF/TDO*2	WDTOVF
96	F13	Vss	Vss	Vss
97	F15	XTAL	XTAL	XTAL
98	F14	EXTAL	EXTAL	EXTAL
_	E13	NC	NC	NC
99	E15	Vcc	Vcc	Vcc
100	E14	P16/TCLKC-B/SDA0 /DACK1-A/IRQ6-A/EDACK1- A	P16/TCLKC-B/SDA0/ DACK1-A/IRQ6-A/EDACK1-A	P16/TCLKC-B/SDA0/ DACK1-A/IRQ6-A/ED
101	E12	P17/TCLKD- B/SCL0/ADTRG1/ IRQ7-A/EDRAK1	P17/TCLKD-B/SCL0/ADTRG1/ IRQ7-A/EDRAK1	P17/TCLKD-B/SCL0/i IRQ7-A/EDRAK1
102	D15	STBY	STBY	STBY
103	D14	Vss	Vss	Vss
104	D13	P35/PO13/TIOCA1/TIOCB1/ TCLKC-A/DACK1-B/EDACK3	P35/PO13/TIOCA1/TIOCB1/ TCLKC-A/DACK1-B/EDACK3	P35/PO13/TIOCA1/TI TCLKC-A/DACK1-B/E
105	C15	P36/PO14/TIOCA2/EDRAK2	P36/PO14/TIOCA2/EDRAK2	P36/PO14/TIOCA2/E
106	D12	P37/PO15/TIOCA2/TIOCB2/ TCLKD-A/EDRAK3	P37/PO15/TIOCA2/TIOCB2/ TCLKD-A/EDRAK3	P37/PO15/TIOCA2/TI TCLKD-A/EDRAK3
107	C14	P60/TMRI2/TxD4/DREQ2/	P60/TMRI2/TxD4/DREQ2 /	P60/TMRI2/TxD4/DRI

P61/TMCI2/RxD4/TEND2/ 108 B15 109 B14

IRQ9-B/ETEND0-B IRQ9-B/ETEND0-B P62/TMO2/SCK4/DACK2/ P62/TMO2/SCK4/DACK2/ IRQ10-B/EDACK0-B

IRQ8-B/EDREQ0-B

P61/TMCI2/RxD4/TEND2/ P61/TMCI2/RxD4/TE IRQ9-B/ETEND0-B

P62/TMO2/SCK4/DA ĪRQ10-B/TRST*2/EDACKO-B IRQ10-B/EDACK0-B

IRQ8-B/EDREQ0-B

IRQ8-B/EDREQ0-B

		D	EB/(OK) B	
115	B12	MD0	MD0	MD0
116	D11	PC2/LUCAS/DQMLU	PC2/LUCAS/DQMLU	PC2/LUCAS/DQML
117	A12	PC3/LLCAS/DQMLL	PC3/LLCAS/DQMLL	PC3/LLCAS/DQML
_	C11	NC	NC	NC
118	B11	P50/AN0/IRQ0-B	P50/AN0/IRQ0-B	P50/AN0/IRQ0-B
119	A11	P51/AN1/ĪRQ1-B	P51/AN1/IRQ1-B	P51/AN1/IRQ1-B
120	D10	P52/AN2/ĪRQ2-B	P52/AN2/ĪRQ2-B	P52/AN2/IRQ2-B
_	C10	NC	NC	NC
121	A10	Avcc	Avcc	Avcc
122	B10	P53/AN3/IRQ3-B	P53/AN3/IRQ3-B	P53/AN3/IRQ3-B
123	D9	Avss	Avss	Avss
124	C9	P54/AN4/IRQ4-B	P54/AN4/IRQ4-B	P54/AN4/IRQ4-B
125	A9	Vref	Vref	Vref
_	В9	NC	NC	NC
126	D8	P55/AN5/IRQ5-B	P55/AN5/IRQ5-B	P55/AN5/IRQ5-B
127	C8	P56/AN6/DA0/IRQ6-B	P56/AN6/DA0/IRQ6-B	P56/AN6/DA0/IRQ6
128	A8	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/IRQ7
_	B8	NC	NC	NC
_	D7	NC	NC	NC
_	C7	NC	NC	NC
_	A7	NC	NC	NC

P65/TMO3/\overline{DACK3}/\overline{EDACK1}- P65/TMO3/\overline{DACK3}/TCK*2/

EDACK1-B

P65/TMO3/DACK3/

114

A13

В



Rev. 2.00 Sep. 24, 2008 Pag

141	D4	Vss	Vss	Vss
142	ВЗ	ΡΑ7/Βφ	РА7/Вф	РА7/Вф
143	A2	Vcc	Vcc	Vcc
144	B2	PB0/CS0/CS4-A/CS5-B	PB0/CS0/CS4-A/CS5-B	PB0/CS0/CS4-A/CS5
Note:	1.	These pins can be used	when the PCJKE bit in PFCRD is s	et to 1 in single-ch
	2.	Pins TDO, TRST, TMS,	TDI, and TCK are enabled in mode	e 3.



Rev. 2.00 Sep. 24, 2008 Page 22 of 1468

134

135

136

137

138

139

140

Α5

B5

D5

Α4

B4

C4 АЗ PAU/BREQU/BS-A

PA2/BREQ/WAIT

PA3/LLWR/LLB

PA4/LHWR/LUB

PA6/AS/AH/BS-B

PA5/RD

Vcc

PA1/BACK/(RD/WR-A)

PAU/BREQU/BS-A

PA2/BREQ/WAIT

PA3/LLWR/LLB

PA4/LHWR/LUB

PA6/AS/AH/BS-B

PA5/RD

Vcc

PA1/BACK/(RD/WR-A)

PAU/BREQU/BS-A PA1/BACK/(RD/WR-A

PA2/BREQ/WAIT

PA4/LHWR/LUB

PA6/AS/AH/BS-B

LLWR/LLB

 $\overline{\mathsf{RD}}$

Vcc Vss ΡΑ7/Βφ Vcc

Clock	XTAL	Input	Pins for a crystal resonator. An external clock signal can
	EXTAL	Input	through the EXTAL pin. For an example of this connection section 27, Clock Pulse Generator.
	OSC1	Input	The 32.768 KH crystal resonator is connected to this pin.
	OSC2	Input	The 32.768 KH crystal resonator is connected to this pin.
	Вф	Output	Outputs the system clock for external devices.
	SDRAMφ	Output	When connecting the synchronous DRAM, connect it to to of synchronous DRAM. For details, see section 9, Bus C (BSC).
Operating mode control	MD3 to MD0	Input	Pins for setting the operating mode. The signal levels on must not be changed during operation.
	MD_CLK	Input	This pin changes the multiplication ratio of the clock oscil not change values on this pin during operation.
System control	RES	Input	Reset signal input pin. This LSI enters the reset state wh signal goes low.
	STBY	Input	This LSI enters hardware standby mode when this signal
	EMLE	Input	Input pin for the on-chip emulator enable signal. The sign should normally be fixed low.
On-chip	TRST	Input	On-chip emulator pins or boundary scan pins. When the
emulator	TMS	Input	 driven high, these pins are dedicated for the on-chip emu the EMLE pin is driven low and to mode 3, these pins are
	TDI	Input	for the boundary scan mode.
	TCK	Input	-
	TDO	Output	-
			Rev. 2.00 Sep. 24, 2008 Pag

 $\mathsf{PLLV}_{\mathsf{ss}}$

 DrV_{cc}

 DrV_{ss}

Input

Input

Input

Ground pin for the PLL circuit.

to the system power supply.

Power supply pin for the on-chip USB transceiver. Conne

Ground pin for the on-chip USB transceiver.



	BS-A/BS-B	Output	Indicates the start of a bus cycle.
	ĀS	Output	Strobe signal which indicates that the output address bus is valid in access to the basic bus into byte control SRAM interface space.
	ĀH	Output	This signal is used to hold the address when acce address-data multiplexed I/O interface space.
	RD	Output	Strobe signal which indicates that reading from the interface space is in progress.
	RD/WR-A/RD/WR-B	Output	Indicates the direction (input or output) of the data
	LHWR	Output	Strobe signal which indicates that the higher-orde to D8) is valid in access to the basic bus interface
	LLWR	Output	Strobe signal which indicates that the lower-order D0) is valid in access to the basic bus interface sp
	LUB	Output	Strobe signal which indicates that the higher-orde to D8) is valid in access to the byte control SRAM space.
	<u>LLB</u>	Output	Strobe signal which indicates that the lower-order D0) is valid in access to the byte control SRAM in space.

been released.

	·
CAS Output	 Column address strobe signal for the synch DRAM when area 2 is specified as the sync DRAM interface space
WE Output	put • Write enable signal for the DRAM space
	 Synchronous DRAM write enable signal who specified as the synchronous DRAM interface
OE/CKE Output	put Output enable signal for the DRAM interface
	 Clock enable signal for the synchronous DR interface space
LUCAS Output	 Upper column address strobe signal for the DRAM interface space
LLCAS Output	put • Lower column address strobe signal for the DRAM interface space
	 Column address strobe signal for the 8-bit D interface space
DQMLU Output	 Upper data mask enable signal for the 16-bi synchronous DRAM interface space
DQMLL Output	 Lower data mask enable signal for the 16-bi synchronous DRAM interface space

Output

Row address strobe signal for the DRAM will is specified as the DRAM interface space Row address strobe signal for the synchron when area 2 is specified as the synchronous

Data mask enable signal for the 8-bit synch

Rev. 2.00 Sep. 24, 2008 Pag

REJ09

DRAM interface space

interface space

RAS

	IRQ2-A/IRQ2-B IRQ1-A/IRQ1-B IRQ0-A/IRQ0-B		
DMA controller (DMAC)	DREQ0-A/DREQ0-B DREQ1-A/DREQ1-B DREQ2 DREQ3	Input	Requests DMAC activation.
	DACK0-A/DACK0-B DACK1-A/DACK1-B DACK2 DACK3	Output	DMAC single address-transfer acknowledge signa
	TENDO-A/TENDO-B TEND1-A/TEND1-B TEND2 TEND3	Output	Indicates end of data transfer by the DMAC.

Rev. 2.00 Sep. 24, 2008 Page 26 of 1468

	ETENDO-A/ ETENDO-B ETEND1-A/ ETEND1-B ETEND2 ETEND3	Output	indicates end of data transfer by the EXDIMAC.
_	EDRAK1	Output	Notification to external device of EXDMAC extern acceptance and start of execution.
16-bit timer pulse unit (TPU)	TCLKA-A/TCLKA-B TCLKB-A/TCLKB-B TCLKC-A/TCLKC-B TCLKD-A/TCLKD-B	Input	Input pins for the external clock signals.
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	Input/ output	Signals for TGRA_0 to TGRD_0. These pins are input capture inputs, output compare outputs, or outputs.
	TIOCA1 TIOCB1	Input/ output	Signals for TGRA_1 and TGRB_1. These pins ar input capture inputs, output compare outputs, or outputs.
	TIOCA2 TIOCB2	Input/ output	Signals for TGRA_2 and TGRB_2. These pins ar input capture inputs, output compare outputs, or outputs.
	TIOCA3 TIOCB3 TIOCC3 TIOCD3	Input/ output	Signals for TGRA_3 to TGRD_3. These pins are input capture inputs, output compare outputs, or outputs.
	TIOCA4 TIOCB4	Input/ output	Signals for TGRA_4 and TGRB_4. These pins ar input capture inputs, output compare outputs, or outputs.

Output

ETENDO-A/

REJ09

Indicates end of data transfer by the EXDMAC.

	TIOCA8 TIOCB8	Input/ output	Signals for TGRA_8 and TGRB_8. These pins are input capture inputs, output compare outputs, or Foutputs.
	TIOCA9 TIOCB9 TIOCC9 TIOCD9	Input/ output	Signals for TGRA_9 to TGRD_9. These pins are uninput capture inputs, output compare outputs, or Poutputs.
	TIOCA10 TIOCB10	Input/ output	Signals for TGRA_10 and TGRB_10. These pins a input capture inputs, output compare outputs, or P outputs.
	TIOCA11 TIOCB11	Input/ output	Signals for TGRA_11 and TGRB_11. These pins a input capture inputs, output compare outputs, or P outputs.
Programmable pulse generator (PPG)	PO31 to PO0	Output	Output pins for the pulse signals.
8-bit timer (TMR)	TMO0 to TMO3	Output	Output pins for the compare match signals.
	TMCI0 to TMCI3	Input	Input pins for the external clock signals that drive f counters.
	TMRI0 to TMRI3	Input	Input pins for the counter-reset signals.
Watchdog timer (WDT)	WDTOVF	Output	Output pin for the counter-overflow signal in watch mode.

Input/

output

outputs.

Signals for TGRA_7 and TGRB_7. These pins are

input capture inputs, output compare outputs, or P



TIOCA7

TIOCB7

SCI with IrDA	IrTxD	Output	Output pin that outputs encoded data for IrDA.
(SCI)	IrRxD	Input	Input pin that inputs encoded data for IrDA.
I ² C bus interface 2 (IIC2)	SCL0 SCL1	Input/ output	Input/output pin for IIC clock. Bus can be directly the NMOS open drain output.
	SDA0 SDA1	Input/ output	Input/output pin for IIC data. Bus can be directly of the NMOS open drain output.
Universal serial	USD+	Input/	Input/output pin for USB data.
interface (USB)	USD-	output	
	VBUS	Input	Input pin for detecting the connection/disconnecti USB cable.
A/D converter	AN7 to AN0	Input	Input pins for the analog signals to be processed converter.
	ADTRGO-A ADTRGO-B ADTRG1	Input	Input pins for the external trigger signal that starts conversion.
D/A converter	DA1, DA0	Output	Output pins for the analog signals from the D/A c

Input/

output

Input/output pins for clock signals.

RxD6 SCK0

SCK1

SCK2 SCK4



Rev. 2.00 Sep. 24, 2008 Pag

P27 to P20	Input/ output	8-bit input/output pins.
P37 to P30	Input/ output	8-bit input/output pins.
P57 to P50	Input	8-bit input-only pins.
P65 to P60	Input/ output	6-bit input/output pins.
PA7	Input	Input-only pin.
PA6 to PA0	Input/ output	7-bit input/output pins.
PB7 to PB0	Input/ output	8-bit input/output pins.
PC3 to PC2	Input/ output	2-bit input/output pins.
PD7 to PD0	Input/ output	8-bit input/output pins.
PE7 to PE0	Input/ output	8-bit input/output pins.
PF7 to PF0	Input/ output	8-bit input/output pins.
PH7 to PH0	Input/ output	8-bit input/output pins.
PI7 to PI0	Input/ output	8-bit input/output pins.
PM4 to PM0	Input/	5-bit input/output pins.

output



Rev. 2.00 Sep. 24, 2008 Pag

Rev. 2.00 Sep. 24, 2008 Page 32 of 1468

REJ09B0412-0200



- Upward-companible with no/500, no/500n, and nos CPUs — Can execute object programs of these CPUs • Sixteen 16-bit general registers
- Also usable as sixteen 8-bit registers or eight 32-bit registers
 - 87 basic instructions
 - 8/16/32-bit arithmetic and logic instructions

 - Multiply and divide instructions
 - Bit field transfer instructions
 - Powerful bit-manipulation instructions
 - Bit condition branch instructions
- Multiply-and-accumulate instruction
- Eleven addressing modes
- - Register direct [Rn]

- Register indirect [@ERn]
 - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn

 - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B),
 - @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]

 - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-I @ERn+, or @ERn-]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]

 - Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or
 - @(ERn.L,PC)]
 - Memory indirect [@@aa:8]
 - Extended memory indirect [@@vec:7]

	— 16×16 -bit register-register multiply:	1 state (When the multiplier is available
	— 32 ÷ 16-bit register-register divide:	18 states (When the multiplier is available
	— 32×32 -bit register-register multiply:	5 states (When the multiplier is available
	— 32 ÷ 32-bit register-register divide:	18 states (When the multiplier is available
•	Four CPU operating modes	

10 states (When the multiplier is available

- Normal mode
 - Middle mode
 - Advanced mode
 - Maximum mode

 - Power-down modes
 - Transition is made by execution of SLEEP instruction

— 16 ÷ 8-bit register-register divide:

— Choice of CPU operating clocks

Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/10

Group and H8SX/1668M Group.

Group. Normal, middle, and maximum modes are not supported.

2. The multiplier and divider are supported by the H8SX/1668R Group and H8S

Group.

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 34 of 1468




Figure 2.1 CPU Operating Modes

2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

- Address Space
 - The maximum address space of 64 kbytes can be accessed.
- Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an adregister. (If the general register Rn is referenced in the register indirect addressing m pre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, the corresponding extended register En will be affected.)

Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.



Rev. 2.00 Sep. 24, 2008 Pag

Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit unit




Figure 2.3 Stack Structure (Normal Mode)

Rev. 2.00 Sep. 24, 2008 Page 36 of 1468 RENESAS REJ09B0412-0200



The extended registers (EU to E/) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regis referenced in the register indirect addressing mode with pre-/post-increment or pre-/ decrement and a carry or borrow occurs, however, the value in the corresponding ex

Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception vecto

One branch address is stored per 32 bits. The upper eight bits are ignored and the low are stored. The structure of the exception vector table is shown in figure 2.4. The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi

are used in the JMP and JSR instructions. An 8-bit absolute address included in the i

code specifies a memory location. Execution branches to the contents of the memory In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit brand

handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit un

RENESAS

The stack structure of PC at a subroutine branch and that of PC and CCR at an except

The upper eight bits are reserved and assumed to be H'00.

Stack Structure

register En will be affected.)

REJ09

Rev. 2.00 Sep. 24, 2008 Pag

- Instruction Set All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception ve table. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.




Figure 2.4 Exception Vector Table (Middle and Advanced Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit bran address. The upper eight bits are reserved and assumed to be H'00.




Figure 2.5 Stack Structure (Middle and Advanced Modes)

2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space
 The maximum address space of 4 Gbytes can be linearly accessed.
- Extended Registers (En)
 The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.
- Instruction Set
 All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses
 In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.



Rev. 2.00 Sep. 24, 2008 Pag

Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit unit EXR contents are saved or restored regardless of whether or not EXR is in use.




Figure 2.7 Stack Structure (Maximum Mode)

Rev. 2.00 Sep. 24, 2008 Page 40 of 1468

REJ09B0412-0200



CPU operating mode.




Figure 2.8 Memory Map

Rev. 2.00 Sep. 24, 2008 Pag




Figure 2.9 CPU Registers

Rev. 2.00 Sep. 24, 2008 Page 42 of 1468



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These register functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-l registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also us registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers



Figure 2.11 Stack

2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will execute length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least sibit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

REJ09B0412-0200



6	UI	Undefined	R/W	User Bit
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruction
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B or NEG.B instruction is executed, this flag is there is a carry or borrow at bit 3, and clearer otherwise. When the ADD.W, SUB.W, CMP. NEG.W instruction is executed, this flag is set there is a carry or borrow at bit 11, and clearer otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, this flag is set to 1 if the carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruction
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit (re sign bit) of data.

Bit

7

Bit Name

I

Value

1

R/W

R/W

Description

Interrupt Mask Bit

Masks interrupts when set to 1. This bit is se

the start of an exception handling.

RENESAS

REJ09

Rev. 2.00 Sep. 24, 2008 Pag

- otherwise. A carry rias the following types. Carry from the result of addition
 - - Borrow from the result of subtraction
 - Carry from the result of shift or rotation

The carry flag is also used as a bit accumulate manipulation instructions.

2.5.4 **Extended Control Register (EXR)**

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions.

For details, see section 6, Exception Handling.

Bit	Bit Name	Initial Value	R/W	Description
7	T	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception is geach time an instruction is executed. When the cleared to 0, instructions are executed in sequences.
6 to 3	_	All 1	R/W	Reserved
				These bits are always read as 1.
2	12	1	R/W	Interrupt Mask Bits
1	l1	1	R/W	These bits designate the interrupt mask level
0	10	1	R/W	

initial value is H'FFFFF00. The SBR contents are changed with the LDC and STC inst

2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. I of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are val upper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) is undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.

Figure 2.12 shows the data formats in general registers.




Figure 2.12 General Register Data Formats

Rev. 2.00 Sep. 24, 2008 Page 48 of 1468

REJ09B0412-0200



the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When SP (ER7) is used as an address register to access the stack, the operand size shoul size or longword size.




Figure 2.13 Memory Data Formats



Rev. 2.00 Sep. 24, 2008 Pag

2008 Pag REJ09

	POP, PUSH* ¹	W/L
	LDM, STM	L
	MOVA	B/W* ²
Block transfer	EEPMOV	В
	MOVMD	B/W/L
	MOVSD	В
Arithmetic	ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC	B/W/L
operations	DAA, DAS	В
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	B/W
	MULU, DIVU, MULS, DIVS	W/L
	MULU/U* ⁶ , MULS/U* ⁶	L
	EXTU, EXTS	W/L
	TAS	В
	MAC* ⁶	_
	LDMAC* ⁶ , STMAC* ⁶	_
	CLRMAC*6	_
Logic operations	AND, OR, XOR, NOT	B/W/L
Shift	SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR	B/W/L
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	В
	BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ	В
	BFLD, BFST	В
Rev. 2.00 Sep. 24, 2 REJ09B0412-0200	008 Page 50 of 1468 ₹ENESAS	

[Legend] B: Byte size

- W: Word size
- L: Longword size
- Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W

@-SP.

- POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV. @-SP.
- 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.
- 5. Size of general register to be restored
- 6. Only when the multiplier is available.

	MOVA* ⁴	D 444		_			
	IVIO V A	B/W		S	S	S	S
Block	EEPMOV	В					
transfer	MOVMD	B/W/L					
	MOVSD	В					
Arithmetic	ADD, CMP	В	S	D	D	D	D
operations		В		S	D	D	D
		В		D	S	S	S
		В			SD	SD	SD
		W/L	S	SD	SD	SD	SD
	SUB	В	S		D	D	D
		В		S	D	D	D
		В		D	S	S	S
		В			SD	SD	SD
		W/L	S	SD	SD	SD	SD
	ADDX, SUBX	B/W/L	S	SD			
		B/W/L	S		SD		
		B/W/L	S				
	INC, DEC	B/W/L		D			
	ADDS, SUBS	L		D			
	DAA, DAS	В		D			
	MULXU, DIVXU	B/W	S:4	SD			

B/W/L

В

В

W/L

S

SD

S/D

S/D

S/D

S/D

SD

SD

Data

transfer

MOV

MOVFPE,

MOVTPE POP, PUSH

LDM, STM

REJ09B0412-0200

MULU, DIVU W/L

S:4

SD

SD SD D D S SD SD

SD*5

SD

SD

S/D*2

S/D*2

S

D

S

SD

S/D

S

D

D

S

SD

SD

D

D

S

SD

SD

S/D

D

S

D

D

S

	MAC* ¹²	_								
	CLRMAC*12	_								
	LDMAC*12	_		S						
	STMAC*12	_		D						
Logic	AND, OR, XOR	В		S	D	D	D	D	D	D
operations		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SE
		W/L	S	SD	SD	SD	SD	SD		SE
	NOT	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
Shift	SHLL, SHLR	В		D	D	D	D	D	D	D
		W/L*5		D	D	D	D	D		D
		B/W/L*	7	D						
	SHAL, SHAR			D	D	D	D	D	D	D
	ROTL, ROTR ROTXL, ROTXR	W/L		D	D	D	D	D		D
Bit manipu- lation	BSET, BCLR, BNOT, BTST, BSET/cc, BCLR/cc	В		D	D				D	D
	BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST, BSTZ, BISTZ	В		D	D				D	D

Rev. 2.00 Sep. 24, 2008 Pag

	(1511, 5511)						
	STC (CCR, EXR)	B/W*9		D	D	D	D* ¹¹
	STC (VBR, SBR)	L		D			
	ANDC, ORC, XORC	В	S				
	SLEEP	_					
	NOP	_					
enc	1]				•		_

[Lege

d: d:16 or d:32

(VBR. SBR)

S: Can be specified as a source operand.

D: Can be specified as a destination operand.

Notes: 1. Only @aa:16 is available.

SD: Can be specified as either a source or destination operand or both.

S/D: Can be specified as either a source or destination operand.

S:4: 4-bit immediate data can be specified as a source operand.

2. @ERn+ as a source operand and @-ERn as a destination operand

3. Specified by ER5 as a source address and ER6 as a destination address for d transfer.

4. Size of data to be added with a displacement

5. Only @ERn- is available

6. When the number of bits to be shifted is 1, 2, 4, 8, or 16

7. When the number of bits to be shifted is specified by 5-bit immediate data or a register

8. Size of data to specify a branch condition

9. Byte when immediate or register direct, otherwise, word

10. Only @ERn+ is available

11. Only @-ERn is available

12. Only when the multiplier is available.

	BCC	_		U					
	BRA	_		0	0				
	BRA/S	_		O*					
	JMP	_	0			0	0	0	0
	BSR	_		0					
	JSR	_	0			0	0	0	0
	RTS, RTS/L	_							
System	TRAPA	_							
control	RTE, RTE/L	_							
Legendl									

[Legen

d:d:8 or d:16

Source operand Extended control register Condition-code register Vector base register Short address base register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Condition-code register Vector base register Short address base register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Vector base register Short address base register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Short address base register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Immediate data Displacement Addition Subtraction Multiplication Division Logical AND
Displacement Addition Subtraction Multiplication Division Logical AND
Addition Subtraction Multiplication Division Logical AND
Subtraction Multiplication Division Logical AND
Multiplication Division Logical AND
Division Logical AND
Logical AND
-
Logical OR
Logical exclusive OR
Move
Logical not (logical complement)
8-, 16-, 24-, or 32-bit length
gisters include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit regi o E7), and 32-bit registers (ER0 to ER7).
Page 56 of 1468

General register (32-bit register)

Destination operand

ERn

(EAd)

LDM	L	$@SP+ \rightarrow Rn \text{ (register list)}$
		Restores the data from the stack to multiple general registers. Tor four general registers which have serial register numbers car specified.
STM	L	Rn (register list) → @-SP
		Saves the contents of multiple general registers on the stack. To refour general registers which have serial register numbers car specified.
MOVA	B/W	EA o Rd
		Zero-extends and shifts the contents of a specified general regimemory data and adds them with a displacement. The result is general register.

Saves general register contents on the stack.

Rev. 2.00 Sep. 24, 2008 Pag

MOVMD.W	W	Transfers a data block.
		Transfers word data which begins at a memory location specified to a memory location specified by ER6. The number of word data transferred is specified by R4.
MOVMD.L	L	Transfers a data block.
		Transfers longword data which begins at a memory location specified by ER6. The number of long data to be transferred is specified by R4.

MOVSD.B В Transfers a data block with zero data detection. Transfers byte data which begins at a memory location specified to a memory location specified by ER6. The number of byte data transferred is specified by R4. When zero data is detected during the transfer stops and execution branches to a specified address

Rev. 2.00 Sep. 24, 2008 Page 58 of 1468

DAS Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 2-digit 4-bit BCD data. **MULXU** B/W $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. W/L **MULU** $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. MULU/U* $Rd \times Rs \rightarrow Rd$ L Performs unsigned multiplication on data in two general registe \times 32 bits \rightarrow upper 32 bits). **MULXS** B/W $Rd \times Rs \rightarrow Rd$

 $Rd \times Rs \rightarrow Rd$

 $Rd \times Rs \rightarrow Rd$

 $Rd \div Rs \rightarrow Rd$

32 bits \rightarrow upper 32 bits).

 $\mathsf{nu} \pm \mathsf{i} \to \mathsf{nu}$, $\mathsf{nu} \pm \mathsf{i} \to \mathsf{nu}$

Rd (decimal adjust) → Rd

Increments or decrements a general register by 1 or 2. (Byte or

Adds or subtracts the value 1, 2, or 4 to or from data in a general

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$. $Rd \pm 2 \rightarrow Rd$. $Rd \pm 4 \rightarrow Rd$

DEC

ADDS

SUBS

MULS

MULS/U*

DIVXU

DAA

L

В

W/L

L

B/W

Performs unsigned division on data in two general registers: eit \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits quotient and 16-bit remainder.

RENESAS

bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits.

bits \times 16 bits \rightarrow 16 bits, or 32 bits \times 32 bits \rightarrow 32 bits.

Performs signed multiplication on data in two general registers:

REJ09

Rev. 2.00 Sep. 24, 2008 Pag

		Compares data between immediate data, general registers, and and stores the result in CCR.
NEG	B/W/L	$0 - (EAd) \rightarrow (EAd)$
		Takes the two's complement (arithmetic complement) of data in a register or the contents of a memory location.
EXTU	W/L	(EAd) (zero extension) → (EAd)
		Performs zero-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be zero-extended.
EXTS	W/L	(EAd) (sign extension) → (EAd)
		Performs sign-extension on the lower 8 or 16 bits of data in a geregister or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be sign-extended.

В

TAS

 $@ERd - 0, 1 \rightarrow (<bit 7> of @EAd)$ Tests memory contents, and sets the most significant bit (bit 7) to MAC* $(EAs) \times (EAd) + MAC \rightarrow MAC$

Performs signed multiplication on memory contents and adds the MAC. CLRMAC* $0 \rightarrow MAC$

Clears MAC to zero. $Rs \rightarrow MAC$

LDMAC*

Loads data from a general register to MAC. STMAC* $\mathsf{MAC} \to \mathsf{Rd}$

Stores data from MAC to a general register. Note: *Only when the multiplier is available.

		memory location.					
Table 2.8 Shift Operation Instructions							
Instruction	Size	Function					
SHLL	B/W/L	(EAd) (shift) \rightarrow (EAd)					
SHLR		Performs a logical shift on the contents of a general register or location.					
		The contents of a general register or a memory location can be 1, 2, 4, 8, or 16 bits. The contents of a general register can be s any bits. In this case, the number of bits is specified by 5-bit implication or the lower 5 bits of the contents of a general register.					
SHAL	B/W/L	(EAd) (shift) \rightarrow (EAd)					

data, general registers, and memory.

Takes the one's complement of the contents of a general regist

Performs an arithmetic shift on the contents of a general register

Rotates the contents of a general register or a memory location

Rotates the contents of a general register or a memory location

 \sim (EAd) \rightarrow (EAd)

memory location.

1-bit or 2-bit shift is possible.

1-bit or 2-bit rotation is possible.

1-bit or 2-bit rotation is possible.

(EAd) (rotate) \rightarrow (EAd)

(EAd) (rotate) \rightarrow (EAd)

NOT

SHAR

ROTL

ROTR

ROTXL

ROTXR

B/W/L

B/W/L

B/W/L

carry bit.



BCLR/cc	В	if cc, $0 \rightarrow (\text{sbit-No.} > \text{of } < \text{EAd} >)$
		If the specified condition is satisfied, this instruction clears a specified a memory location to 0. The bit number can be specified by 3-immediate data, or by the lower three bits of a general register. T status can be specified as a condition.
BNOT	В	\sim (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in the contents of a general register or a molocation. The bit number is specified by 3-bit immediate data or the three bits of a general register.
BTST	В	\sim (<bit-no.> of <ead>) → Z</ead></bit-no.>
		Tests a specified bit in the contents of a general register or a me location and sets or clears the Z flag accordingly. The bit number specified by 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (< bit-No.> of < EAd>) \rightarrow C$

 $U \rightarrow (\langle U|U^{-1}VU. \rangle U) \langle \Box AU \rangle)$

lower three bits of a general register.

Clears a specified bit in the contents of a general register or a me location to 0. The bit number is specified by 3-bit immediate data

ANDs the carry flag with a specified bit in the contents of a general register or a memory location and stores the result in the carry fla

ANDs the carry flag with the inverse of a specified bit in the conte general register or a memory location and stores the result in the flag. The bit number is specified by 3-bit immediate data.

bit number is specified by 3-bit immediate data.

 $C \wedge [\sim (<bit-No.> of <EAd>)] \rightarrow C$

 $C \lor (<bit-No.> of <EAd>) \rightarrow C$

BIAND

BOR

ORs the carry flag with a specified bit in the contents of a general or a memory location and stores the result in the carry flag. The number is specified by 3-bit immediate data.

В

В

В

Rev. 2.00 Sep. 24, 2008 Page 62 of 1468

		data.
BILD	.D B	\sim (<bit-no.> of <ead>) → C</ead></bit-no.>
		Transfers the inverse of a specified bit in the contents of a gene register or a memory location to the carry flag. The bit number is by 3-bit immediate data.
BST	В	$C \rightarrow (\text{-bit-No} \text{ of -EAd})$
		Transfers the carry flag value to a specified bit in the contents o general register or a memory location. The bit number is specifi immediate data.
BSTZ	В	$Z \rightarrow (\text{-bit-No} \text{ of } \text{-EAd})$

 \sim C \rightarrow (<bit-No.> of <EAd>)

specified by 3-bit immediate data.

(
bit-No.> of <EAd> $) <math>\rightarrow$ C

BLD

BIST

В

В

contents of a general register or a memory location and stores in the carry flag. The bit number is specified by 3-bit immediate

Transfers a specified bit in the contents of a general register or location to the carry flag. The bit number is specified by 3-bit im

Transfers the zero flag value to a specified bit in the contents of memory location. The bit number is specified by 3-bit immediate

Transfers the inverse of the carry flag value to a specified bit in contents of a general register or a memory location. The bit nur

RENESAS

noid in mornory location contont

Table 2.10 Branch Instructions

Instruction	Size	Function
BRA/BS	В	Tests a specified bit in memory location contents. If the specified
BRA/BC		condition is satisfied, execution branches to a specified address.
BSR/BS	В	Tests a specified bit in memory location contents. If the specified
BSR/BC		condition is satisfied, execution branches to a subroutine at a speaddress.
Bcc		Branches to a specified address if the specified condition is satis
BRA/S	_	Branches unconditionally to a specified address after executing t instruction. The next instruction should be a 1-word instruction extra block transfer and branch instructions.
JMP	_	Branches unconditionally to a specified address.
BSR		Branches to a subroutine at a specified address.
JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine.
RTS/L	_	Returns from a subroutine, restoring data from the stack to multip general registers.

Rev. 2.00 Sep. 24, 2008 Page 64 of 1468

	L	$Rs \to VBR, Rs \to SBR$	
		Transfers the general register contents to VBR or SBR.	
STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$	
		Transfers the contents of CCR or EXR to a general register or r	
		Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val	
	L	$VBR \to Rd, SBR \to Rd$	
		Transfers the contents of VBR or SBR to a general register.	
ANDC	В	$CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR$	
		Logically ANDs the CCR or EXR contents with immediate data.	

 $CCR \lor \#IMM \to CCR$, $EXR \lor \#IMM \to EXR$

 $CCR \oplus \#IMM \rightarrow CCR$, $EXR \oplus \#IMM \rightarrow EXR$

Only increments the program counter.

Logically ORs the CCR or EXR contents with immediate data.

Logically exclusive-ORs the CCR or EXR contents with immedia

Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val

 $PC + 2 \rightarrow PC$

ORC

XORC

NOP

В

В




Figure 2.14 Instruction Formats

Operation Field

Indicates the function of the instruction, and specifies the addressing mode and operar carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension
 - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- Condition Field

Specifies the branch condition of Bcc instructions.

Rev. 2.00 Sep. 24, 2008 Page 66 of 1468 REJ09B0412-0200



4	Index register indirect with displacement	@(d:16, RnL.B)/@(d:16,Rn.W)/@(c	
		@(d:32, RnL.B)/@(d:32,Rn.W)/@(d	
5	Register indirect with post-increment	@ERn•	
	Register indirect with pre-decrement	@•ERn	
	Register indirect with pre-increment	@•ERn	
	Register indirect with post-decrement	@ERn•	
6	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32	
7	Immediate	#xx:3/#xx:4/#xx:8/#xx:16/#xx:32	
8	Program-counter relative	@(d:8,PC)/@(d:16,PC)	
9	Program-counter relative with index register	@(RnL.B,PC)/@(Rn.W,PC)/@(ERr	
10	Memory indirect	@ @ aa:8	
11	Extended memory indirect	@ @ vec:7	

Register indirect with displacement

No. Addressing wode

Register direct

Register indirect

1

2

3

R0H to R7H and R0L to R7L can be specified as 8-bit registers.

R0 to R7 and E0 to E7 can be specified as 16-bit registers.

ER0 to ER7 can be specified as 32-bit registers.

register field in the instruction code.



Syllibol

@ERn

@(d:2,ERn)/@(d:16,ERn)/@(d:32,E

Rn



The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used wh displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or 6 operand is word data, or when the displacement is 4, 8, or 12 and the operand is longword

2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of following operation result and a 16- or 32-bit displacement: a specified bits of the content address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the incode and the 16-bit displacement is sign-extended when added to ERn. If the operand is the ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 of the content o

respectively.

The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is subtracted from the contents of an address reg (ERn). ERn is specified by the register field of the instruction code. After that, the operation is specified by the register field of the instruction code.

value is stored in the address register. The value subtracted is 1 for byte access, 2 for

in the address register. The value added is 1 for byte access, 2 for word access, or 4 to

using this addressing mode, data to be written is the contents of the general register after calculating an effective address. If the same general register is specified in an instruction

• Register indirect with pre-increment—@+ERn

access, or 4 for longword access.

- The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is added to the contents of an address register (E is specified by the register field of the instruction code. After that, the operand value
- Register indirect with post-decrement—@ERn—
 The operand value is the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to be a memory location
- an address register (ERn). ERn is specified by the register field of the instruction cout the memory location is accessed, 1, 2, or 4 is subtracted from the address register couther remainder is stored in the address register. The value subtracted is 1 for byte accession word access, or 4 for longword access.

effective addresses are calculated, the contents of the general register after the first calculated an effective address is used in the second calculation of an effective address.

longword access.

Example 1:

MOV.W R0, @ER0+

When ER0 before execution is H'12345678, H'567A is written at H'12345678.

There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 bit (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. Find absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can adentire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

Normal

Table 2.13 Absolute Address Access Ranges

32 bits

(@aa:32)

Address		Mode	Mode	Mode	Mode
Data area	8 bits (@aa:8)	A consecutive	e 256-byte area (th	e upper addres	ss is set in SBI
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF,		000 to H'0000 8000 to H'FFFF
	32 bits (@aa:32)	_	H'FF8000 to H'FFFFF	H'00000	000 to H'FFFF
Program area	24 bits (@aa:24)	_	H'000000 to H'FFFFF	H'00000	000 to H'00FF

Middle

Advanced

H'00000000 to

H'00FFFFF

Maximu

H'00000

H'FFFF

Absolute

number. The BFLD and BFST instructions contain 8-bit immediate data in the instruction code, for specific for specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the incode, for specifying a vector address.

2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit at the PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 word -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulue should be an even number. In advanced mode, only the lower 24 bits of this branch are valid; the upper 8 bits are all assumed to be 0 (H'00).

2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.Vor @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC contents of an address register specified by the register field in the instruction code (Rnl ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement the address of the first byte of the next instruction. In advanced mode, only the lower 24

this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector as vector address of an exception handling other than a reset or a CPU address error can be by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing




Figure 2.15 Branch Address Specification in Memory Indirect Mode

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).


2.8.12 **Effective Address Calculation**

Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing me lower bits of the effective address are valid and the upper bits are ignored (zero extende extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:

- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-ex the transfer and operation instructions.
 - The lower 24 bits of the effective address are valid and the upper eight bits are zerofor the branch instructions.


Rev. 2.00 Sep. 24, 2008 Pag



Rev. 2.00 Sep. 24, 2008 Page 74 of 1468

REJ09B0412-0200





2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2 of table 2.14.
- 2. Next, the effective address is calculated using the obtained data as the index by the a mode shown in item 5 of table 2.14. The obtained data is used instead of the general The result is stored in a general register. For details, see H8SX Family Software Man



Rev. 2.00 Sep. 24, 2008 Pag

The reset state can also be entered by a watchdog timer overflow when available.

Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the n processing flow due to activation of an exception source, such as, a reset, trace, interr

trap instruction. The CPU fetches a start address (vector) from the exception handling table and branches to that address. For further details, see section 6, Exception Handle

• Program execution state


In this state the CPU executes program instructions in sequence.

Bus-released state

The bus-released state occurs when the bus has been released in response to a bus req a bus master other than the CPU. While the bus is released, the CPU halts operations.

Program stop state

This is a power-down state in which the CPU stops operating. The program stop state when a SLEEP instruction is executed or the CPU enters hardware standby mode. For see section 28, Power-Down Modes.



Note:

A transition to the reset state occurs whenever the STBY signal goes low. * A transition to the reset state occurs when the RES signal goes low in all states except hardware standby mode. A transition can also be made to the reset state when the watchdog timer overflows.

Figure 2.16 State Transitions



Rev. 2.00 Sep. 24, 2008 Pag

Rev. 2.00 Sep. 24, 2008 Page 78 of 1468

REJ09B0412-0200



MCU Operating				CPU Operating	Address	LSI Initiation	On-Chip	EX
Mode	MD2	MD1	MD0	Mode	Space	Mode	ROM	Defa
1	0	0	1	Advanced mode	16 Mbytes	User boot mode	Enabled	_
2	0	1	0	_		Boot mode	Enabled	_
3	0	1	1			Boundary scan enabled single-chip mode	Enabled	_
4	1	0	0	_		On-chip ROM	Disabled	16 b
5	1	0	1	_		disabled extended mode	Disabled	8 bit
6	1	1	0	_		On-chip ROM enabled extended mode	Enabled	8 bit
7	1	1	1	<u> </u>		Single-chip mode	Enabled	

Table 3.2 SDRAM Interface Setting for each MCU Operating Mode

MD3	SDRAM Interface
0	Disabled
1	Enabled

In this LSI, an advanced mode as the CPU operating mode and a 16-Mbyte address space available. The initial external bus widths are eight or 16 bits. As the LSI initiation mode external extended mode, on-chip ROM initiation mode, or single-chip initiation mode caselected.

as a data bus by specifying the data direction register (DDR) for each port. When the extension address space is not in use, ports J and K can be used by setting the PCJKE bit in the port control register D (PFCRD) to 1.

Modes 4 to 6 are external extended modes, in which the external memory and devices can accessed. In the external extended modes, the external address space can be designated as 16-bit address space for each area by the bus controller after starting program execution.

If 16-bit address space is designated for any one area, it is called the 16-bit bus widths me bit address space is designated for all areas, it is called the 8-bit bus width mode.

Rev. 2.00 Sep. 24, 2008 Page 80 of 1468 REJ09B0412-0200

RENESAS

Bit	15	14	13	12	11	10	9	
Bit Name	MDS7	_	_	_	MDS3	MDS2	MDS1	
Initial Value	Undefined*	1	0	1	Undefined*	Undefined*	Undefined*	ι
R/W		R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_			_		_	
Initial Value	Undefined*	1	0	1	Undefined*	Undefined*	Undefined*	ι
R/W	R	R	R	R	R	R	R	

WID'S to WID'S are fatched. Latching is released by a reset.

Note: * Determined by pins MD3 to MD0.

Bit	Bit Name	Initial Value	R/W	Descriptions
15	MDS7	Undefined*	R	This pin indicates a value set with the mode (MD3)
				When MDCR is read, the signal levels input MD3 pin is latched into this bit. This latch is by a reset.
14	_	1	R	Reserved
13	_	0	R	These are read-only bits and cannot be mo
12	_	1	R	

3		Undefined*
2	_	Undefined*
1	_	Undefined*

Note: * Determined by pins MD3 to MD0.

Undefined*

Table 3.3 Settings of Bits MDS3 to MDS0

MCU Operating		Mode Pi	ns		N	IDCR
Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1
1	0	0	1	1	1	0
2	0	1	0	1	1	0
3	0	1	1	0	1	0
4	1	0	0	0	0	1
5	1	0	1	0	0	0
6	1	1	0	0	1	0
7	1	1	1	0	1	0

R

R R

R

Rev. 2.00 Sep. 24, 2008 Page 82 of 1468

11200000-12 0200



		-	-	-	-	-	•
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: *	The initial valu	e depends on t	he startup ı	mode.			
Bit	Bit Name	Initial Value	R/W	Descriptio	ns		
15	_	1	R/W	Reserved			
14	_	1	R/W	These bits always be		read as 1.	The write va
13	MACS	0	R/W	MAC Satur	ation Oper	ation Conti	ol
				Selects eith operation for		•	on or non-sat
				0: MAC ins	truction is	non-satura	tion operatio
				1: MAC ins	truction is	saturation o	operation
12	_	1	R/W	Reserved			
				This bit is a always be	-	d as 1. The	write value s
11	FETCHMD	0	R/W	Instruction	Fetch Mod	e Select	
				32 bits. Sel	ect the bus	width for i	ion in units on instruction fe for the storag
					on the use	d memory	tor

Bit Name

Initial Value

0

0

0

0

0: 32-bit mode 1: 16-bit mode

REJ09

DTCMD

1

0

When writing 0 to this bit after reading EXPE = external bus cycle should not be executed. The external bus cycle may be carried out in p with the internal bus cycle depending on the se the write data buffer function, refresh control fu and EXDMAC bus right release state and othe 0: External bus disabled 1: External bus enabled 8 RAME 1 R/W **RAM Enable** Enables or disables the on-chip RAM. This bit initialized when the reset state is released. Do

				1: On-chip RAM enabled
7 to 2	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valual always be 0.
1	DTCMD	1	R/W	DTC Mode Select
				Selects DTC operating mode.
				0: DTC is in full-address mode

1

	This bit is always read as 1. The write value shalways be 1.
1.	The initial value depends on the LSI initiation mode.

R/W

- space is in use, see section 13.3.12, Port Function Control Register D (PFCRI
- Notes: ode. 2. For details on the settings of the EXPE and PCJKE bits when the external add

Reserved

0 during access to the on-chip RAM.

1: DTC is in short address mode

0: On-chip RAM disabled

0

This is the boot mode for the flash memory. The LSI operates in the same way as in mo except for programming and erasing of the flash memory. For details, see section 25, Fl Memory.

3.3.3 Mode 3

This is the boundary scan function enabled single-chip activation mode. The operation i as mode 7 except for the boundary scan function. For details on the boundary scan function 26, Boundary Scan.

3.3.4 Mode 4

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, at chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all Ports D, E, and F function as an address bus, ports H and I function as a data bus, and paports A and B function as bus control signals. However, if all areas are designated as an access space by the bus controller, the bus mode switches to eight bits, and only port H as a data bus.

3.3.6 Mode 6

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is enabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all

Ports D, E, and F function as input ports, but they can be used as an address bus by specificated direction register (DDR) for each port. For details, see section 13, I/O Ports. Port H as a data bus, and parts of ports A and B function as bus control signals. However, if any designated as a 16-bit access space by the bus controller, the bus width mode switches to and ports H and I function as a data bus.

3.3.7 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is enabled.

All I/O ports can be used as general input/output ports. The external address space canno accessed in the initial state, but setting the EXPE bit in the system control register (SYSC enables the external address space. After the external address space is enabled, ports D, E can be used as an address output bus and ports H and I as a data bus by specifying the dai direction register (DDR) for each port. When the external address space is not in use, por K can be used by setting the PCJKE bit in the port function control register D (PFCRD) t details, see section 13, I/O Ports.

RENESAS

3	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A	P*/D
4	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A	D
5	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A	D
6	P/C*	P/C*	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A	D
7	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A	P*/D

[Legend]

P: I/O port

A: Address bus output

D: Data bus input/output

C: Control signals, clock input/output

*: Immediately after a reset

3.4 Address Map

3.4.1 Address Map

Figures 3.1 to 3.3 show the address map in each operating mode.

H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access prohib
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External addre
H'FEC000 H'FEE000	Reserved area*3	H'FEC000 H'FEE000	Reserved area*3	H'FEC000 H'FEE000	Reserved a
	On-chip RAM* ²		On-chip RAM/ External address space* ⁴		On-chip R External address
H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address space/ reserved area*1*3	H'FFC000	External addre
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O r
H'FFFF00	External address space/	H'FFFF00	External address space/	H'FFFF00	External addre

External address space/

reserved area*1*3

Notes:1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE = 0

reserved area*1*3

On-chip I/O registers

External addre

On-chip I/O r

H'FFFF20

H'FFFF20

Figure 3.1 Address Map in Each Operating Mode of H8SX/1668R and H8SX/166

Rev. 2.00 Sep. 24, 2008 Page 88 of 1468 RENESAS REJ09B0412-0200

External address space/

reserved area*1*3


reserved area*1*3

On-chip I/O registers

H'FFFF20

^{2.} The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0. 3. Do not access the reserved areas.

^{4.} This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.



2. This area is specified as the external address space by clearing the RAME bit in SYSCR to

Figure 3.1 Address Map in Each Operating Mode of H8SX/1668R and H8SX/16



Rev. 2.00 Sep. 24, 2008 Pag


<u> </u>	External address space/ reserved area*1*3		External address space/ reserved area*1*3))
H'FD9000		H'FD9000		H'FD9000	
	Access prohibited area		Access prohibited area		Access prohibite
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address
H'FEC000	Reserved area*3	H'FEC000	Reserved area*3	H'FEC000	Reserved ar
H'FF2000	On-chip RAM* ²	H'FF2000	On-chip RAM/ External address space*4	H'FF2000	On-chip RA
H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address space/ reserved area*1*3	H'FFC000	External addres
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O reg
H'FFFF00	External address space/ reserved area*1*3	H'FFFF00	External address space/ reserved area*1*3	H'FFFF00	External addres
H'FFFF20	On-chip I/O registers	H'FFFF20	On-chip I/O registers	H'FFFF20	On-chip I/O reg
H'FFFFFF		J H'FFFFFF I		J H'FFFFFF	
2. Tr 3. De	he on-chip RAM is used foo not access the reserved	or flash memory prod d areas.	space when EXPE = 1 and orgramming. Do not clear the space by clearing the RAM	ne RAME bit in SYS	SCR to 0.

Figure 3.2 Address Map in Each Operating Mode of H8SX/1664R and H8SX/166

Rev. 2.00 Sep. 24, 2008 Page 90 of 1468

REJ09B0412-0200

RENESAS




2. This area is specified as the external address space by clearing the RAME bit in SYSCR to

Figure 3.2 Address Map in Each Operating Mode of H8SX/1664R and H8SX/16

<u></u>	External address space/ reserved area*1*3) (External address space/ reserved area*1*3	<u></u>))		
H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access prohibite		
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address		
H'FEC000	Reserved area*3	H'FEC000	Reserved area*3	H'FEC000	Reserved a		
H'FF2000	On-chip RAM* ²	H'FF2000	On-chip RAM/ External address space*4	H'FF2000	On-chip RA		
H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address		
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O reg		
H'FFFF00	External address space/ reserved area*1*3	H'FFFF00	External address space/ reserved area*1*3	H'FFFF00	External addres		
H'FFFFF H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O rec		
2. TI 3. D	Notes:1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE = 0. 2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0. 3. Do not access the reserved areas. 4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.						

Figure 3.3 Address Map in Each Operating Mode of H8SX/1663R and H8SX/166



This area is specified as the external address space by clearing the RAME bit in SYSCR to

Figure 3.3 Address Map in Each Operating Mode of H8SX/1663 R and H8SX/16

Rev. 2.00 Sep. 24, 2008 Page 94 of 1468

REJ09B0412-0200



when using power-on resert and voltage monitoring resert, RES pin must be fixed high

Table 4.1 Reset Names And Sources

Reset Name	Source
Pin reset	Voltage input to the $\overline{\text{RES}}$ pin is driver
Power-on reset*	Vcc rises or lowers
Voltage-monitoring reset*	Vcc falls (voltage detection: Vdet)
Deep software standby reset	Deep software standby mode is cand interrupt.
Watchdog timer reset	The watchdog timer overflows.

Note: * Supported only by the H8SX/1668M Group.






Figure 4.1 Block Diagram of Reset Circuit

Rev. 2.00 Sep. 24, 2008 Page 96 of 1468

REJ09B0412-0200



When a reset is canceled, the reset exception handling is started. For the reset exception see section 6.3, Reset.

4.2 Input/Output Pin

Table 4.2 shows the pin related to resets.

Table 4.2 Pin Configuration

Pin Name	Symbol	I/O	Function
Reset	RES	Input	Reset input

Dit Hall	'~ L	DI ONO II					LVDI		<u> </u>	
Initial v	alue:	0	0	0	0	0	0*3	0*3		
R/W:		R/(W)*1	R/W	R/W	R/W	R/W	R/W*4	R/W		
Notes:	1. 2. 3. 4. 5.	Supported of Initial value in Only 0 can be	only by the H8 is undefined in oe written to d		N Group. SX/1668M Group. ag in the H8SX/1668M Group.					
			Initial							
Bit	Bit	Name	Value	R/W	Descripti	on				
7	DP	SRSTF	0	R/(W)*1	Deep Sof	tware Stan	dby Reset	Flag		
					by an inte	that deep s rrupt sourc R and an int	e specified	with DPSI	IER	
					[Setting co	ondition]				
					When dee	ep software source.	standby n	node is car	ncel	
					[Clearing	conditions]				
					• When	this bit is r	ead as 1 a	nd then wr	itter	
						a pin reset oring reset*	•		vol	

Reserved

always be 0.

These bits are always read as 0. The write va

Rev. 2.00 Sep. 24, 2008 Page 98 of 1468

6 to 3 —

Bit

All 0

R/W

				V _{cc} falling to or below V _{det}
				[Clearing condition]
				 After V_∞ has exceeded V_{det} and the specific stabilization period has elapsed, writing 0 to after reading it as 1.
				Generation of a pin reset or power-on reserved.
1	_	Undefined	R/W	Reserved
				The write value should always be 0.
0	PORF	Undefined	R	Power-on Reset Flag

generated.

[Setting condition]

[Setting condition]
Generation of a power-on reset
[Clearing condition]
Generation of a pin reset

Notes: 1. Only 0 can be written to clear the flag.

2. Supported only by the H8SX/1668M Group.

REJ09

This bit indicates that a power-on reset has be

Bit Name

Bit

Initial Value

R/W

7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdog t but not set in interval timer mode. Only 0 can be w
				[Setting condition]
				When TCNT overflows (H'FF \rightarrow H'00) in watchdog mode.
				[Clearing condition]
				When this bit is read as 1 and then written by 0.
6	RSTE	0	R/W	Reset Enable
				Selects whether or not the LSI internal state is res TCNT overflow in watchdog timer mode.
				 Internal state is not reset when TCNT overflows this LSI internal state is not reset, TCNT and TC WDT are reset.)
				1: Internal state is reset when TCNT overflows.
5	_	0	R/W	Reserved
				Although this bit is readable/writable, operation is by this bit.
4 to 0	_	1	R	Reserved
				These are read-only bits but cannot be modified.

Description

Note: * Only 0 can be written to clear the flag.

Rev. 2.00 Sep. 24, 2008 Page 100 of 1468 RENESAS

REJ09B0412-0200

This is an internal reset generated by the power-on reset circuit.

If $\overline{\text{RES}}$ is in the high-level state when power is supplied, a power-on reset is generated. has exceeded Vpor and the specified period (power-on reset time) has elapsed, the chip from the power-on reset state. The power-on reset time is a period for stabilization of the power supply and the LSI circuit.

If \overline{RES} is at the high-level when the power-supply voltage (Vcc) falls to or below Vpor, on reset is generated. The chip is released after Vcc has risen above Vpor and the power time has elapsed.

After a power-on reset has been generated, the PORF bit in RSTSR is set to 1. The POR a read-only register and is only initialized by a pin reset. Figure 4.2 shows the operation power-on reset.




Figure 4.2 Operation of a Power on Reset

4.6 Power Supply Monitoring Reset (H8SX/1668M Group)

This is an internal reset generated by the power-supply detection circuit.

When Vcc falls below Vdet in the state where the LVDE bit in LVDCR has been set to 1 LVDRI bit has been cleared to 0, a voltage-monitoring reset is generated. When Vcc subrises above Vdet, release from the voltage-monitoring reset proceeds after a specified time elapsed.

For details of the voltage-monitoring reset, see section 5, Voltage Detection Circuit (LVI section 30, Electrical Characteristics.

......

This is an internal reset generated by the watchdog timer.

When the RSTE bit in RSTCSR is set to 1, a watchdog timer reset is generated by a TCl overflow. After a certain time, the watchdog timer reset is canceled.

For details of the watchdog timer reset, see section 18, Watchdog Timer (WDT).




Figure 4.3 Example of Reset Generation Source Determination Flow

REJ09B0412-0200



Capable of detecting the power-supply voltage (Vcc) becoming less than or equal to Capable of generating an internal reset or interrupt when a low voltage is detected.

A block diagram of the voltage detection circuit is shown in figure 5.1.




Figure 5.1 Block Diagram of Voltage-Detection Circuit

LVDE, LVDRI, and LVDMON are initialized by a pin reset or power-on reset

5

4

3

2

1

6

Bit

Bit name	,	LVDE	LVDRI	-		LVDMON			_	
Initial val	lue:	0	0	0		0	0	0	0	
R/W:		R/W	R/W	R/W	1	R	R/W	R/W	R/W	
Bit	Bit	t Name	Initial Va	lue	R/W	Desc	ription			
7	LV	'DE	0	I	R/W	LVD I	Enable			
							oit enables upt by the v		•	
						0: Dis	abled			
						1: En	abled			
6	LV	'DRI	0		R/W	LVD I	Reset/Inter	rupt Select		
						interri circui LVDF	oit selects v upt is gene t detects a RI bit, ensui sabled stat	rated wher low voltage re that low-	the voltage. When moved	je d odif tect
							eset is gen tected.	erated who	en a voltag	e is
							interrupt is ected.	generated	l when a lo	w v
5	_		0		R/W	Rese	rved			
							oit is always d always b		and the w	rite

Rev. 2.00 Sep. 24, 2008 Page 106 of 1468 REJ09B0412-0200

RENESAS

5.2.2 Reset Status Register (RSTSR)

RSTSR indicates the source of an internal reset or voltage monitoring interrupt.

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF	_	
Initial value:	0	0	0	0	0	Undefined	Undefined	
R/W:	R/(W)*	R/W	R/W	R/W	R/W	R/(W)*	R/W	

Note: * To clear the flag, only 0 should be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	DPSRSTF	0	R/W*	Deep Software Standby Reset Flag
				This bit indicates release from deep sof standby mode due to the interrupt source selected by DPSIER and DPSIEGR, an generation of an internal reset.
				[Setting condition]
				Release from deep software standby mean interrupt source.
				[Clearing condition]
				Writing 0 to the bit after reading it a
				 Generation of a pin reset, power or voltage monitoring reset.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

				specified stabilization period has elap writing 0 to the bit after reading it as 1
				Generation of a pin reset or power-or
1	_	Undefined	R/W	Reserved
				The write value should always be 0.
0	PORF	Undefined	R	Power-on Reset Flag
				This bit indicates that a power-on reset h generated.
				[Setting condition]
				Generation of a power-on reset
				[Clearing condition]

[Clearing condition]

Generation of a pin reset

After Vcc has exceeded Vdet and th

Note: * To clear the flag, only 0 should be written to.

REJ09B0412-0200

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 108 of 1468

period for stabilization (t_{por}) has elapsed. The period for stabilization (t_{por}) is a time that is by the voltage detection circuit in order to stabilize the Vcc and the internal circuit of the

When a voltage-monitoring reset is generated, the LVDF bit is set to 1.

For details, see section 30, Electrical Characteristics.




Figure 5.2 Timing of the Voltage-Monitoring Reset

the IRQ14SR and IRQ14SF bits in the ISCR to 01 (interrupt request on falling edge).

Figure 5.4 shows the procedure for setting the voltage-monitoring interrupt.




Figure 5.3 Timing of the Voltage-Monitoring Interrupt

Rev. 2.00 Sep. 24, 2008 Page 110 of 1468 REJ09B0412-0200

RENESAS




Figure 5.4 Example of the Procedure for Setting the Voltage-Monitoring Inte

Rev. 2.00 Sep. 24, 2008 Page

value of the LVDMON bit in LVDCR. When the LVDMON bit has been enabled by sett LVDE bit, 0 indicates that Vcc is at or below Vdet and 1 indicates that Vcc is above Vdet bit should be read while the voltage-monitoring reset has been disabled by setting the LV to 1.

Before clearing the LVDF bit in RSTSR to 0, confirm that the LVDMON bit is set to 1 (in that Vcc is above Vdet). When it is impossible to clear the LVDF bit despite the LVDMO being 1, the voltage-detection circuit is in the state of waiting for stabilization. In such cat the bit again after the stabilization time (t_{por}) has elapsed.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 112 of 1468

Table 6.1 Exception Types and Priority

Exception Type

Priority

High	Reset	Exception handling starts at the timing of level challow to high on the RES pin, when deep software standed is canceled, or when the watchdog timer on the CPU enters the reset state when the RES pin
	Illegal instruction	Exception handling starts when an undefined cod executed.
	Trace*1	Exception handling starts after execution of the construction or exception handling, if the trace (T) be set to 1.
Low	Address error	After an address error has occurred, exception ha starts on completion of instruction execution.
	Interrupt	Exception handling starts after execution of the cuinstruction or exception handling, if an interrupt re occurred.*2
	Sleep instruction	Exception handling starts by execution of a sleep (SLEEP), if the SSBY bit in SBYCR is set to 0 and SLPIE bit in SBYCR is set to 1.
	Trap instruction*3	Exception handling starts by execution of a trap ir (TRAPA).

Exception Handling Start Timing

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction.
2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or

- instruction execution, or on completion of reset exception handling.

 Trap instruction exception handling requests and sleep instruction exception.
- 3. Trap instruction exception handling requests and sleep instruction exception requests are accepted at all times in program execution state.



			Advanced,	
	Vector Number	Normal Mode*2	Advanced, Maximum* ²	
	0	H'0000 to H'0001	H'0000 to H	
n use	1	H'0002 to H'0003	H'0004 to H	
	2	H'0004 to H'0005	H'0008 to H	
	3	H'0006 to H'0007	H'000C to H	
	4	H'0008 to H'0009	H'0010 to H	
	5	H'000A to H'000B	H'0014 to H	
n use	6	H'000C to H'000D	H'0018 to H	
	7	H'000E to H'000F	H'001C to H	
(#0)	8	H'0010 to H'0011	H'0020 to H	
(#1)	9	H'0012 to H'0013	H'0024 to H	
(#2)	10	H'0014 to H'0015	H'0028 to H	
(#3)	11	H'0016 to H'0017	H'002C to H	
	12	H'0018 to H'0019	H'0030 to H	
_k 3	13	H'001A to H'001B	H'0034 to H	
İ	14	H'001C to H'001D	H'0038 to H	
Reserved for system use		H'001E to H'001F	H'003C to H	
	17	H'0022 to H'0023	H'0044 to H	
•	18	H'0024 to H'0025	H'0048 to H	
	m use (#0) (#1) (#2) (#3) t m use	1 2 3 4 5 5 m use 6 7 (#0) 8 (#1) 9 (#2) 10 (#3) 11 12 *3 13 t 14 m use 15 17	1 H'0002 to H'0003 2 H'0004 to H'0005 3 H'0006 to H'0007 4 H'0008 to H'0009 5 H'000A to H'000B n use 6 H'000C to H'000D 7 H'000E to H'000F (#0) 8 H'0010 to H'0011 (#1) 9 H'0012 to H'0013 (#2) 10 H'0014 to H'0015 (#3) 11 H'0016 to H'0017 12 H'0018 to H'0019 8³ 13 H'001A to H'001B 14 H'001C to H'001D 15 H'001E to H'001D	

Rev. 2.00 Sep. 24, 2008 Page 114 of 1468 REJ09B0412-0200



	IRQ5	69	H'008A to H'008B	H'0114 to H
	IRQ6	70	H'008C to H'008D	H'0118 to F
	IRQ7	71	H'008E to H'008F	H'011C to I
	IRQ8	72	H'0090 to H'0091	H'0120 to H
	IRQ9	73	H'0092 to H'0093	H'0124 to H
	IRQ10	74	H'0094 to H'0095	H'0128 to H
	IRQ11	75	H'0096 to H'0097	H'012C to I
Reserved for syste	em use	76 	H'0098 to H'0099	H'0130 to H
		79	H'009E to H'009F	H'013C to H
Internal interrupt*4		80 	H'00A0 to H'00A1	H'0140 to H
		255	H'01FE to H'01FF	H'03FC to I
Notes: 1. Lower 1	16 bits of th	ne address.		

IRQ2

IRQ3

IRQ4

66

67

68

H'0108 to H

H'010C to H

H'0110 to H

H'0084 to H'0085

H'0086 to H'0087

H'0088 to H'0089

BFC to H

REJ09

Rev. 2.00 Sep. 24, 2008 Page

2. Not available in this LSI.

RENESAS

4. For details of internal interrupt vectors, see section 7.5, Interrupt Exception H Vector Table.

3. A DMA address error is generated by the DTC, DMAC, and EXDMAC.

A reset has priority over any other exception. When the \overline{RES} pin goes low, all processing this LSI enters the reset state. To ensure that this LSI is reset, hold the \overline{RES} pin low for at ms with the \overline{STBY} pin driven high when the power is turned on. When operation is in pro

The chip can also be reset by the overflow that is generated in watchdog timer mode of the watchdog timer. For details, see section 28, Power-Down Modes, and section 18, Watchdog (WDT).

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral The interrupt control mode is 0 immediately after a reset.

6.3.1 Reset Exception Handling

hold the RES pin low for at least 20 states.

When the RES pin goes high after being held low for the necessary time, this LSI starts reexception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are

- initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I set to 1 in EXR and CCR.

 2. The reset exception handling vector address is read and transferred to the PC, and pro-
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 6.1 and 6.2 show examples of the reset sequence.

RENESAS

respectively, and all modules except the DTC, DMAC, and EXDMAC enter the module

Consequently, on-chip peripheral module registers cannot be read or written to. Register and writing is enabled when the module stop state is canceled.




Figure 6.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)




Figure 6.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev. 2.00 Sep. 24, 2008 Page 118 of 1468 REJ09B0412-0200

RENESAS

handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 6.4 Status of CCR and EXR after Trace Exception Handling

		CCR		EXR
Interrupt Control Mode	Ī	UI	Т	I2 t
0	Trace ex	ception handling o	annot be used.	
2	1	_	0	_

[Legend]

- Set to 1 1:
- 0: Cleared to 0
- Retains the previous value.

Rev. 2.00 Sep. 24, 2008 Page

f-1-h	CPU	Fetches instructions from even addresses	
fetch		Fetches instructions from odd addresses	Od
		Fetches instructions from areas other than on-chip peripheral module space*1	No
		Fetches instructions from on-chip peripheral module space*1	Od
		Fetches instructions from external memory space in single-chip mode	O
		Fetches instructions from access prohibited area.*2	O
Stack operation	CPU	Accesses stack when the stack pointer value is even address	No
		Accesses stack when the stack pointer value is odd address	O
Data read/write	CPU	Accesses word data from even addresses	No
		Accesses word data from odd addresses	N
		Accesses external memory space in single-chip mode	0
		Accesses to access prohibited area*2	0
Data read/write		Accesses word data from even addresses	N
	DMAC	Accesses word data from odd addresses	Ν
		Accesses external memory space in single-chip mode	0
		Accesses to access prohibited area*2	



		Address access space is not the external memory Occ space for single address transfer
Notes:	1.	For on-chip peripheral module space, see section 9, Bus Controller (BSC).
	2.	For the access prohibited area, refer to figure 3.1 in section 3.4, Address Ma

Address access space is the external memory

space for single address transfer

No (r

6.5.2 **Address Error Exception Handling**

EXDMAC

Single address DMAC or

transfer

When an address error occurs, address error exception handling starts after the bus cycle the address error ends and current instruction execution completes. The address error ex handling is as follows:

start address of the exception service routine is loaded from the vector table to PC, a

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the address error is gen

Even though an address error occurs during a transition to an address error exception ha address error is not accepted. This prevents an address error from occurring due to stack

exception handling, thereby preventing infinitive stacking.

program execution starts from that address.

If the SP contents are not a multiple of 2 when an address error exception handling occur stacked values (PC, CCR, and EXR) are undefined.



Table 6.6 shows the state of CCR and EXR after execution of the address error exception handling.

Table 6.6 Status of CCR and EXR after Address Error Exception Handling

		CCR		EXR
Interrupt Control Mode	I	UI	T	I2 to
0	1	_	_	_
2	1	_	0	7
[Logond]				

[Legend]

1: Set to 1

0: Cleared to 0

—: Retains the previous value.

REJ09B0412-0200



IRQ0 to IRQ11	Pins IRQ0 to IRQ11 (external input)	12
Voltage-detection circuit*	Voltage-detection circuit (LVD)*	1
On-chip peripheral	32K timer (TM32K)	1
module	DMA controller (DMAC)	8
	EXDMA controller (EXDMAC)	8
	Watchdog timer (WDT)	1
	A/D converter	2
	16-bit timer pulse unit (TPU)	52
	8-bit timer (TMR)	16
	Serial communications interface (SCI)	24
	I ² C bus interface 2 (IIC2)	2
	USB function module (USB)	5

Different vector numbers and vector table offsets are assigned to different interrupt sour vector number and vector table offset, refer to table 7.2, Interrupt Sources, Vector Addre

Interrupts are controlled by the interrupt controller. The interrupt controller has two inte

UBC break controller (UBC)

Supported only by the H8SX/1668M Group.

Offsets, and Interrupt Priority in section 7, Interrupt Controller.

OBC break

interrupt

Note:

6.6.2 **Interrupt Exception Handling**

control modes and can assign interrupts other than NMI to eight priority/mask levels to multiple-interrupt control. The source to start interrupt exception handling and the vector differ depending on the product. For details, refer to section 7, Interrupt Controller.



Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09 illegal instruction.

6.7.1 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap in exception handling can be executed at all times in the program execution state. The trap instruction exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- An exception handling vector table address corresponding to the vector number speci the TRAPA instruction is generated, the start address of the exception service routine from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to 3 specified in the instruction code.

Table 6.8 shows the state of CCR and EXR after execution of trap instruction exception h

Table 6.8 Status of CCR and EXR after Trap Instruction Exception Handling

	CCR		EXR	
Interrupt Control Mode	I	UI	Т	I2 to
0	1	_	_	_
2	1	_	0	_

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- —: Retains the previous value.

Rev. 2.00 Sep. 24, 2008 Page 124 of 1468

REJ09B0412-0200



from the vector table to PC, and program execution starts from that address.

Bus masters other than the CPU may gain the bus mastership after a sleep instruction had executed. In such cases the sleep instruction will be started when the transactions of a but other than the CPU has been completed and the CPU has gained the bus mastership.

Table 6.9 shows the state of CCR and EXR after execution of sleep instruction exceptio handling. For details, see section 28.10, Sleep Instruction Exception Handling.

Table 6.9 Status of CCR and EXR after Sleep Instruction Exception Handling

		CCR		EXR
Interrupt Control Mode	I	UI	T	I2
0	1	_	_	_
2	1	_	0	7

[Legend]

1: Set to 1

0: Cleared to 0

Retains the previous value.

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the occurred exception i generated, the start address of the exception service routine is loaded from the vector PC, and program execution starts from that address.

Table 6.10 shows the state of CCR and EXR after execution of illegal instruction excepti handling.

Table 6.10 Status of CCR and EXR after Illegal Instruction Exception Handling

		CCR		EXR
Interrupt Control Mode	Ī	UI	т	I2 t
0	1	_	_	_
2	1	_	0	_
[Logond]				

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- Retains the previous value.

Rev. 2.00 Sep. 24, 2008 Page 126 of 1468




Figure 6.3 Stack Status after Exception Handling

```
POP.W Rn (or MOV.W @SP+, Rn)
POP.L ERn (or MOV.L @SP+, ERn)
```

Performing stack manipulation while SP is set to an odd value leads to an address error. I shows an example of operation when the SP value is odd.




Figure 6.4 Operation when SP Value is Odd

Rev. 2.00 Sep. 24, 2008 Page 128 of 1468 REJ09B0412-0200



are given priority of 8, therefore they are accepted at all times.

- NMI

— Trace

- Illegal instructions
- megai msuucuon
- Trap instructions
- CPU address error
- DMA address error (occurred in the DTC, DMAC and EXDMAC)
- Sleep instruction
- UBC break interrupt
- Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessary source to be identified in the interrupt handling routine.

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall

• Thirteen external interrupts

detection can be selected for \overline{NMI} . Falling edge, rising edge, or both edge detection, sensing, can be selected for $\overline{IRQ11}$ to $\overline{IRQ0}$.

- DTC, DMAC control
 DTC and DMAC can be activated by means of interrupts.
- CPU priority control function

The priority levels can be assigned to the CPU, DTC, DMAC and EXDMAC. The p level of the CPU can be automatically assigned on an exception generation. Priority given to the CPU interrupt exception handling over that of the DTC, DMAC and EX transfer.




Figure 7.1 Block Diagram of Interrupt Controller

REJ09B0412-0200



independently selected.

7.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to O, Q, and R (IPRA to IPRO, IPRQ, and IPRR)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)

Rev. 2.00 Sep. 24, 2008 Page

5	INTM1	0	R/W	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select either of two interrupt control n the interrupt controller.
				00: Interrupt control mode 0
				Interrupts are controlled by I bit in CCR.
				01: Setting prohibited.
				10: Interrupt control mode 2
				Interrupts are controlled by bits I2 to I0 in EXIPR.
				11: Setting prohibited.
3	NMIEG	0	R/W	NMI Edge Select
				Selects the input edge for the NMI pin.
				0: Interrupt request generated at falling edge of
				1: Interrupt request generated at rising edge of N

Reserved

Description

These are read-only bits and cannot be modified

These are read-only bits and cannot be modified

Reserved

Bit

7

6

2 to 0

Bit Name

value

0

0

All 0

K/W

R

R

Rev. 2.00 Sep. 24, 2008 Page 132 of 1468 RENESAS REJ09B0412-0200

R

R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	R/(W)*

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be mo

Bit	Bit Name	Initial Value	R/W	Description
7	CPUPCE	0	R/W	CPU Priority Control Enable
				Controls the CPU priority control function. Setti to 1 enables the CPU priority control over the DDMAC and EXDMAC.
				0: CPU always has the lowest priority
				1: CPU priority control enabled
6	DTCP2	0	R/W	DTC Priority Level 2 to 0
5	DTCP1	0	R/W	These bits set the DTC priority level.
4	DTCP0	0	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6

111: Priority level 7 (highest)

CPUP0	0	R/(W)*	CPUPCE is set to 1, the CPU priority control fu over the DTC, DMAC and EXDMAC becomes the priority of CPU processing is assigned in accordance with the settings of bits CPUP2 to
			000: Priority level 0 (lowest)
			001: Priority level 1
			010: Priority level 2
			011: Priority level 3
			100: Priority level 4
			101: Priority level 5
			110: Priority level 6

Note:

cannot be modified.

0

RENESAS

111: Priority level 7 (highest)

When the IPSETE bit is set to 1, the CPU priority is automatically updated, so

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 134 of 1468

Bit	Bit Name	Value	R/W	Description
15	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
14	IPR14	1	R/W	Sets the priority level of the corresponding inter
13	IPR13	1	R/W	source.
12	IPR12	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.

1

R/W

6

IPR6

1

R/W

Initial

Initial Value

R/W

Bit

R/W

Bit Name

Initial Value

0

R

7

0

R

1

R/W

5

IPR5

1

R/W

1

R/W

4

IPR4

1

R/W

0

R

3

0

R

1

R/W

2

IPR2

1

R/W

1

R/W

1

IPR1 1

R/W



Rev. 2.00 Sep. 24, 2008 Page

7	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
6	IPR6	1	R/W	Sets the priority level of the corresponding interre
5	IPR5	1	R/W	source.
4	IPR4	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
2	IPR2	1	R/W	Sets the priority level of the corresponding interre
1	IPR1	1	R/W	source.
0	IPR0	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5

111. Phonty level / (highest)

Rev. 2.00 Sep. 24, 2008 Page 136 of 1468



110: Priority level 6

111: Priority level 7 (highest)

Bit	Bit Name	Initial Value	R/W	Description
15	IRQ15E	0	R/W	IRQ15 Enable The IRQ15 interrupt request is enabled when IRQ15 is internally connected to the 32KOVI in the TM32K.
14	IRQ14E*	0	R/W	IRQ14 Enable

All 0

0

0

0

R/W

Supported only by the H8SX/1668M Group.

Initial Value

R/W

Note:

13 to 12

11

10

0

R/W

IRQ11E

IRQ10E

0

R/W

R/W

R/W

R/W

0

R/W

interrupt in the LVD

Reserved

always be 0.

IRQ11 Enable

IRQ10 Enable

0

R/W

0

R/W

The IRQ14 interrupt request is enabled when IRQ14 is internally connected to the voltage-m

These bits are always read as 0. The write val

The IRQ11 interrupt request is enabled when

0

R/W

				The IRQ10 interrupt request is enabled when
9	IRQ9E	0	R/W	IRQ9 Enable
				The IRQ9 interrupt request is enabled when the
8	IRQ8E	0	R/W	IRQ8 Enable
				The IRQ8 interrupt request is enabled when the

•		•	,	ii ido Eliabio
				The IRQ3 interrupt request is enabled when this
2	IRQ2E	0	R/W	IRQ2 Enable
				The IRQ2 interrupt request is enabled when this
1	IRQ1E	0	R/W	IRQ1 Enable
				The IRQ1 interrupt request is enabled when this
0	IBO0E	0	R/W	IBO0 Enable

IRQ3 Enable

The IRQ0 interrupt request is enabled when thi

R/W

Supported only by the H8SX/1668M Group.

7.3.5 IRQ Sense Control Registers H and L (ISCRH, ISCRL)

ISCRH and ISCRL select the source that generates an interrupt request from IRQ15, IRQ

Upon changing the setting of ISCR, IRQnF (n = 0 to 11, 14, 15) in ISR is often set to 1 accidentally through an internal operation. In this case, an interrupt exception handling is if an IRQn interrupt request is enabled. In order to prevent such an accidental interrupt froccurring, the setting of ISCR should be changed while the IRQn interrupt is disabled, and the IRQnF in ISR should be cleared to 0.

Rev. 2.00 Sep. 24, 2008 Page 138 of 1468

3

Note:

IRQ11 to IRQ0 input.

IRQ3E

0



• ISCRL

Bit	15	14	13	12	11	10	9	
Bit Name	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
								_
Bit Name	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: * Supported only by the H8SX/1668M Group.

• ISCRH

		Initial		
Bit	Bit Name	Value	R/W	Description
15	IRQ15SR	0	R/W	IRQ15 Sense Control Rise
14	IRQ15SF	0	R/W	IRQ15 Sense Control Fall
				IRQ15 is used as the 32KOVI interrupt in the IRQ15 is generated at falling edge of $\overline{\text{IRQ15}}$.
				00: Initial setting
				01: Interrupt request generated at falling edge
				10: Setting prohibited
				11: Setting prohibited

Rev. 2.00 Sep. 24, 2008 Page

				00: Interrupt request generated by low level or
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ11
5	IRQ10SR	0	R/W	IRQ10 Sense Control Rise
4	IRQ10SF	0	R/W	IRQ10 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ10

All 0

0

0

R/W

R/W

R/W

Reserved

always be 0.

IRQ11 Sense Control Rise

IRQ11 Sense Control Fall

These bits are always read as 0. The write value

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 140 of 1468

11 to 8 —

IRQ11SR

IRQ11SF

7

6

00: Interrupt request generated by low level of
01: Interrupt request generated at falling edge
10: Interrupt request generated at rising edge
11: Interrupt request generated at both falling edges of IRQ8

Note: * Supported only by the H8SX/1668M.

13	IRQ6SR	0	R/W	IRQ6 Sense Control Rise IRQ6 Sense Control Fall
12	IRQ6SF	0	R/W	00: Interrupt request generated by low level of IF
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling an edges of IRQ6
11	IRQ5SR	0	R/W	IRQ5 Sense Control Rise
10	IRQ5SF	0	R/W	IRQ5 Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				 Interrupt request generated at both falling an edges of IRQ5
9	IRQ4SR	0	R/W	IRQ4 Sense Control Rise
8	IRQ4SF	0	R/W	IRQ4 Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				 Interrupt request generated at both falling an edges of IRQ4
7	IRQ3SR	0	R/W	IRQ3 Sense Control Rise
6	IRQ3SF	0	R/W	IRQ3 Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				 Interrupt request generated at both falling an edges of IRQ3

Rev. 2.00 Sep. 24, 2008 Page 142 of 1468



		-		00: Interrupt request generated by low level of 01: Interrupt request generated at falling edge of 10: Interrupt request generated at rising edge of 11: Interrupt request generated at both falling a
				edges of IRQ1
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise

	INQUON	U	[¬/ V V	ingo sense control rise
0	IRQ0SF	0	R/W	IRQ0 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a

edges of $\overline{\text{IRQ0}}$

Note:	1. 2.	Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instruction be used to clear the flag. Supported only by the H8SX/1668M Group.					
Bit		Bit Name	Initial Value	R/W	Description		
15		IRQ15F	0	R/(W)*1	[Setting condition]		
					When the interrupt selected by ISCR occur		
					[Clearing conditions]		
					 Writing 0 after reading IRQ15 = 1 		
					When IRQ15 interrupt exception handling is executed while falling-edge sensing is sele		

R/(W)*1

IRQ2F

0

R/(W)*1

When the interrupt selected by ISCR occur

When IRQ14 interrupt exception handling is ex

Writing 0 after reading IRQ14 = 1

while falling-edge sensing is selected

0

R/(W)*1

0

R/(W)*1

13, 12	_	All 0	R/(W)*1	Reserved
				These bits are always read as 0. The write valualways be 0.

RENESAS

[Setting condition]

[Clearing conditions]

REJ09B0412-0200

Initial Value

R/W

14

0

R/(W)*1

IRQ14F*2

R/(W)*1

R/(W)*1

R/(W)*1

Rev. 2.00 Sep. 24, 2008 Page 144 of 1468

3	IRQ3F	0	R/(W)*1	selected
-		-	` '	When the DTC is activated by an IRQn in
2	IRQ2F	0	R/(W)* ¹	and the DISEL bit in MRB of the DTC is o
1	IRQ1F	0	R/(W)*1	and the DIOLE bit in wirth of the DTO is t
Λ	IDONE	Λ	D//\\/* ¹	

Notes: 1. Only 0 can be written, to clear the flag.

source.

2. Supported only by the H8SX/1668M Group.

7.3.7 Software Standby Release IRQ Enable Register (SSIER)

SSIER selects the IRQ interrupt used to leave software standby mode.

SSIER selects the IRQ interrupt used to leave software standay mode.

Bit	15	14	13	12	11	10	9	
Bit Name	SSI15	_	_	_	SSI11	SSI10	SSI9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The IRQ interrupt used to leave software standby mode should not be set as the DTC ac

				always be 0.
11	SSI11	0	R/W	Software Standby Release IRQ Setting
10	SSI10	0	R/W	These bits select the IRQn interrupt used to lea
9	SSI9	0	R/W	software standby mode (n = 11 to 0).
8	SSI8	0	R/W	0: An IRQn request is not sampled in software
7	SSI7	0	R/W	mode
6	SSI6	0	R/W	 When an IRQn request occurs in software s mode, this LSI leaves software standby mod
5	SSI5	0	R/W	the oscillation settling time has elapsed
4	SSI4	0	R/W	
3	SSI3	0	R/W	
2	SSI2	0	R/W	
1	SSI1	0	R/W	

These bits are always read as 0. The write val-

Rev. 2.00 Sep. 24, 2008 Page 146 of 1468

SSI0

0

R/W

0

The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error has and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR 0 in the DMAC to 1
- Sets the ERRF bit of EDMDR_0 in EXDMAC to 1.
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly termin transfer.
- The DTE bits in EDMDR of all channels in EXDMAC are cleared to 0, and transfer terminated.

(2) IRQn Interrupts

An IRQn interrupt is requested by a signal input on pins $\overline{IRQ11}$ to $\overline{IRQ0}$. \overline{IRQn} (n = 11 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions should to clear the flag.




Figure 7.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal \overline{IRQn} , the level of \overline{II} should be held low until an interrupt handling starts. Then set the corresponding input sign to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be when the corresponding input signal \overline{IRQn} is set to high before the interrupt handling beg

7.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following for

- For each on-chip peripheral module there are flags that indicate the interrupt request s
 and enable bits that enable or disable these interrupts. They can be controlled indepen
 When the enable bit is set to 1, an interrupt request is issued to the interrupt controller
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I priority control functions.

Classification	Interrupt Source	Vector Number	Advanced mode, Middle mode, Maximum mode	IPR	Priority	DTC Activatio
External pin	NMI	7	H'001C	_	High	_
UBC	UBC break interrupt	14	H'0038	_		_
External pin	IRQ0	64	H'0100	IPRA14 to IPRA12		0
	IRQ1	65	H'0104	IPRA10 to IPRA8	_	0
	IRQ2	66	H'0108	IPRA6 to IPRA4		0
	IRQ3	67	H'010C	IPRA2 to IPRA0		0
	IRQ4	68	H'0110	IPRB14 to IPRB12	_	0
	IRQ5	69	H'0114	IPRB10 to IPRB8		0
	IRQ6	70	H'0118	IPRB6 to IPRB4		0
	IRQ7	71	H'011C	IPRB2 to IPRB0		0
	IRQ8	72	H'0120	IPRC14 to IPRC12		0
	IRQ9	73	H'0124	IPRC10 to IPRC8		0
	IRQ10	74	H'0128	IPRC6 to IPRC4	_	0
	IRQ11	75	H'012C	IPRC2 to IPRC0		0
	Reserved for	76	H'0130	_		_
	system use	77	H'0134	-		_
LVD* ²	Voltage-	78	H'0138	IPRD6 to IPRD4		_

monitoring interrupt *(IRQ14)

32KOVI (IRQ15)

TM32K

vector Address Offset*



H'013C

REJ09

Low

Rev. 2.00 Sep. 24, 2008 Page

IPRD2 to IPRD0

_	Reserved for	84	H'0150	_	_	_
	system use	85	H'0154			_
A/D_0	ADI0	86	H'0158	IPRF10 to IPRF8	_	0
_	Reserved for system use	87	H'015C	_	_	_
TPU_0	TGI0A	88	H'0160	IPRF6 to IPRF4	_	0
	TGI0B	89	H'0164			0
	TGI0C	90	H'0168			0
	TGIOD	91	H'016C			0
	TCIOV	92	H'0170			_
TPU_1	TGI1A	93	H'0174	IPRF2 to IPRF0	_	0
	TGI1B	94	H'0178			0
	TCI1V	95	H'017C			_
	TCI1U	96	H'0180			_
TPU_2	TGI2A	97	H'0184	IPRG14 to IPRG12	_	0
	TGI2B	98	H'0188			0
	TCI2V	99	H'018C			_
	TCI2U	100	H'0190			_
TPU_3	TGI3A	101	H'0194	IPRG10 to IPRG8	_	0
	TGI3B	102	H'0198			0
	TGI3C	103	H'019C			0
	TGI3D	104	H'01A0			0
	TCI3V	105	H'01A4		Low	_

Rev. 2.00 Sep. 24, 2008 Page 150 of 1468 REJ09B0412-0200



	TCI5V	112	H'01C0	
	TCI5U	113	H'01C4	
_	Reserved for	114	H'01C8	_
	system use	115	H'01CC	
TMR_0	CMI0A	116	H'01D0	IPRH14 to IPRH12
	CMI0B	117	H'01D4	
	OV0I	118	H'01D8	
TMR_1	CMI1A	119	H'01DC	IPRH10 to IPRH8
	CMI1B	120	H'01E0	
	OV1I	121	H'01E4	
TMR_2	CMI2A	122	H'01E8	IPRH6 to IPRH4
	CMI2B	123	H'01EC	
	OV2I	124	H'01F0	
TMR_3	СМІЗА	125	H'01F4	IPRH2 to IPRH0
	СМІЗВ	126	H'01F8	
	OV3I	127	H'01FC	
DMAC	DMTEND0	128	H'0200	IPRI14 to IPRI12
	DMTEND1	129	H'0204	IPRI10 to IPRI8
	DMTEND2	130	H'0208	IPRI6 to IPRI4

DMTEND3

131

H'020C

IPRI2 to IPRI0

0

Low

	DMEEND2	138	H'0228		0
	DMEEND3	139	H'022C		0
EXDMAC	EXDMEEND0	140	H'0230	IPRK10 to IPRK8	0
	EXDMEEND1	141	H'0234		0
	EXDMEEND2	142	H'0238		0
	EXDMEEND3	143	H'023C		0
SCI_0	ERI0	144	H'0240	IPRK6 to IPRK4	_
	RXI0	145	H'0244		0
	TXI0	146	H'0248		0
	TEI0	147	H'024C		-
SCI_1	ERI1	148	H'0250	IPRK2 to IPRK0	_
	RXI1	149	H'0254		0
	TXI1	150	H'0258		0
	TEI1	151	H'025C		=
SCI_2	ERI2	152	H'0260	IPRL14 to IPRL12	_
	RXI2	153	H'0264		0
	TXI2	154	H'0268		0
	TEI2	155	H'026C		_
_	Reserved for	156	H'0270	_	_
	system use	157	H'0274		_
		158	H'0278		_



Low

159

H'027C

	TGI6D	167	H'029C	
	TCI6V	168	H'02A0	IPRM14 to IPRM12
TPU_7	TGI7A	169	H'02A4	IPRM10 to IPRM8
	TGI7B	170	H'02A8	
	TGI7V	171	H'02AC	IPRM6 to IPRM4
	TCI7U	172	H'02B0	
TPU_8	TGI8A	173	H'02B4	IPRM2 to IPRM0
	TGI8B	174	H'02B8	<u>-</u>
	TCI8V	175	H'02BC	IPRN14 to IPRN12
	TCI8U	176	H'02C0	
TPU_9	TGI9A	177	H'02C4	IPRN10 to IPRN8
	TGI9B	178	H'02C8	
	TGI9C	179	H'02CC	
	TGI9D	180	H'02D0	
	TCI9V	181	H'02D4	IPRN6 to IPRN4
TPU_10	TGI10A	182	H'02D8	IPRN2 to IPRN0
	TGI10B	183	H'02DC	
	Reserved for system use	184	H'02E0	
	Reserved for system use	185	H'02E4	

H'02E8

H'02EC

186

187

H'0298

TGI6C

TCI10V

TCI10U

166

Low

REJ09

IPRO14 to IPRO12

0

0

0

	215	H'035C		_
IICI0	216	H'0360	IPRQ6 to IPRQ4	_
Reserved for system use	217	H'0364		_
IICI1	218	H'0368		_
Reserved for system use	219	H'036C		_
RXI5	220	H'0370	IPRQ2 to IPRQ0	_
TXI5	221	H'0374		_
ERI5	222	H'0378		_
TEI5	223	H'037C		
RXI6	224	H'0380	IPRR14 to IPRR12	_
TXI6	225	H'0384		_
ERI6	226	H'0388		
TEI6	227	H'038C		_
CMIA4 or CMIB4	228	H'0390	IPRR10 to IPRR8	_
CMIA5 or CMIB5	229	H'0394		
CMIA6 or CMIB6	230	H'0398		
CMIA7 or CMIB7	231	H'039C	Low	_
	Reserved for system use IICI1 Reserved for system use RXI5 TXI5 ERI5 TEI5 RXI6 TXI6 ERI6 TEI6 CMIA4 or CMIB4 CMIA5 or CMIB5 CMIA6 or CMIB6	IICIO 216 Reserved for system use IICI1 218 Reserved for system use RXI5 220 TXI5 221 ERI5 222 TEI5 223 RXI6 224 TXI6 225 ERI6 226 TEI6 227 CMIA4 or CMIB4 228 CMIA5 or CMIB5 229 CMIA6 or CMIB6 230	IICI0 216	IICI0



A/D_1	ADI1	237	H'03B4	_		_
USB	resume	238	H'03B8			_
_	Reserved for	239	H'03BC	_		_
	system use		I			1
		255	H'03FC		Low	_

Notes: 1. Lower 16 bits of the start address.

Supported only by the H8SX/1668M Group.

Default	I	The priority levels of the interrupt sources are a default settings. The interrupts except for NMI is masked by the
IPR	I2 to I0	Eight priority levels can be set for interrupt sou except for NMI with IPR. 8-level interrupt mask control is performed by I I0.

7.6.1 Interrupt Control Mode 0

0

2

the CPU. Figure 7.3 shows a flowchart of the interrupt acceptance operation in this case.

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, the corresponding interrupt enable bit is se

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in

- interrupt request is sent to the interrupt controller.2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are held p the I bit is cleared to 0, an interrupt request is accepted.
- the I bit is cleared to 0, an interrupt request is accepted.

 For multiple interrupt requests, the interrupt controller selects the interrupt request.
- 3. For multiple interrupt requests, the interrupt controller selects the interrupt request wi highest priority, sends the request to the CPU, and holds other interrupt requests pend

The PC contents saved on the stack is the address of the first instruction to be execute

- 4. When the CPU accepts the interrupt request, it starts interrupt exception handling afte execution of the current instruction has been completed.
 5. The PC and CCR contents are saved to the stack area during the interrupt exception h
 - returning from the interrupt handling routine.

 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.



Rev. 2.00 Sep. 24, 2008 Page 156 of 1468




Figure 7.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

- the default setting shown in table 7.2.
- 3. Next, the priority of the selected interrupt request is compared with the interrupt mask in EXR. When the interrupt request does not have priority over the mask level set, it is pending, and only an interrupt request with a priority over the interrupt mask level is
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. The PC, CCR, and EXR contents are saved to the stack area during interrupt exceptio handling. The PC saved on the stack is the address of the first instruction to be execut returning from the interrupt handling routine. 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priorit
 - accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to I 7. The CPU generates a vector address for the accepted interrupt and starts execution of interrupt handling routine at the address indicated by the contents of the vector address
- vector table.

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 158 of 1468




Figure 7.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Rev. 2.00 Sep. 24, 2008 Page




Figure 7.5 Interrupt Exception Handling

Rev. 2.00 Sep. 24, 2008 Page 160 of 1468

REJ09B0412-0200

RENESAS

** ⁶ 2·S _K		3 9 + 2·S ₁	
*6 2 5		<u> </u>	
*6 2 C	0		
κ 2.3 _K	S_{κ} to $2 \cdot S_{\kappa}$	^{k6} 2⋅S _K	2⋅S _κ
		S _h	
		2·S _i	
		2	
11 to 31	10 to 31	11 to 31	11 to 31
		11 to 31 10 to 31	2·S ₁

Normai wode

Interrupt

Interrupt

- 2. In the case of the MULXS or DIVXS instruction
- 3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling
- 4. Internal operation after interrupt acceptance or after vector fetch
- - 5. Not available in this LSI. 6. When setting the SP value to 4n, the interrupt response time is S_{κ} ; when sett 2, the interrupt response time is $2 \cdot S_{\kappa}$.

Advanced Wode

Interrupt

Interrupt

Maximur

Interrupt

[Legend]

m: Number of wait cycles in an external device access.

7.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following options available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see tab section 10, DMA Controller (DMAC), and section 12, Data Transfer Controller (DTC).

Rev. 2.00 Sep. 24, 2008 Page 162 of 1468 REJ09B0412-0200

RENESAS




Figure 7.6 Block Diagram of DTC, DMAC, and Interrupt Controller

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected act source is input to the DMAC through the select circuit. When transfer by an on-chip mointerrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in set to 1, the interrupt source selected for the DMAC activation source is controlled by the

and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation source interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.

When the same interrupt source is set as both the DTC and DMAC activation source and interrupt source, the DTC and DMAC must be given priority over the CPU. If the IPSE CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, t setting or the IPR setting corresponding to the interrupt source must be set to lower than



CPU interrupt exception handling is performed after the DTC data transfer. If the same in selected as the DTC, DMAC or EXDMAC activation source or CPU interrupt source, resoperations are performed independently.

Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setti DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, a DISEL bit in MRB of the DTC.

Table 7.6 Interrupt Source Selection and Clear Control

	Setting		Interrupt Source Selection			
DMAC		DTC				
DTA	DTCE	DISEL	DMAC	DTC	CPU	
0	0	*	0	Х	V	
	1	0	0	V	Х	
		1	0	0	V	
1	*	*	√	Х	Х	

[Legend]

The corresponding interrupt is used. The interrupt source is cleared.
 (The interrupt source flag must be cleared in the CPU interrupt handling routine.)

The corresponding interrupt is used. The interrupt source is not cleared

O: The corresponding interrupt is used. The interrupt source is not cleared.

X: The corresponding interrupt is not available.

*: Don't care.

(4) Usage Note

REJ09B0412-0200

The interrupt sources of the SCI, and A/D converter are cleared according to the setting stable 7.6, when the DTC or DMAC reads/writes the prescribed register.

Rev. 2.00 Sep. 24, 2008 Page 164 of 1468

RENESAS

The priority level of the CPU is assigned by bits CPUP2 to CPUP0 in CPUPCR. The pr of the DTC is assigned by bits DTCP2 to DTCP0 in CPUPCR. The priority level of the assigned by bits DMAP2 to DMAP0 in DMDR for each channel. The priority level of the EXDMAC is assigned by the bits EDMAP2 to EDMAP0 in EXDMA mode control regi

The priority control function over the DTC, DMAC and EXDMAC is enabled by setting CPUPCE bit in CPUPCR to 1. When the CPUPCE bit is 1, the DTC, DMAC and EXDM activation sources are controlled according to the respective priority levels.

(EDMDR 0 to EDMDR 3) for each channel.

CPU has priority, the DTC activation source is held. The DTC is activated when the cor which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned DTCP2 to DTCP0 bits regardless of the activation source. For the DMAC, the priority level can be specified for each channel. The DMAC activat

The DTC activation source is controlled according to the priority level of the CPU indic bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DT

is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activation held. The DMAC is activated when the condition by which the activation source is held cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits I DMAP0). If different priority levels are specified for channels, the channels of the higher levels continue transfer and the activation sources for the channels of lower priority levels

that of the CPU are held. The EXDMAC priority level can be assigned in each channel. The EXDMAC activation controlled by both the EXDMAC priority level, which is assigned by the bits EDMAP2 EDMAP0 in the corresponding channel, and the CPU priority level. If the CPU has prio

activation source for the corresponding channel is held. The activation source is re-enab

CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR of bits in EXR).

The priority level which is automatically assigned when the IPSETE bit is 1 differs accor the interrupt control mode.

In interrupt control mode 0, the I bit in CCR of the CPU is reflected in bit CPUP2. Bits C and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR of are reflected in bits CPUP2 to CPUP0.

Table 7.7 shows the CPU priority control.

Table 7.7 CPU Priority Control

Interrupt				Control Status		
Control Mode	Interrupt Priority	Interrupt Mask Bit	IPSETE in CPUPCR	CPUP2 to CPUP0	Updating of to CPUP0	
0	Default	I = any	0	B'111 to B'000	Enabled	
		I = 0	1	B'000	Disabled	
		I = 1	_	B'100	.	
2	IPR setting	I2 to I0	0	B'111 to B'000	Enabled	
			1	I2 to I0	Disabled	

B'000	B'011	B'101	B'110	Enabled	Enabled
B'011	B'011	B'101	B'110	Enabled	Enabled
B'100	B'011	B'101	B'110	Masked	Enabled
B'101	B'011	B'101	B'110	Masked	Enabled
B'110	B'011	B'101	B'110	Masked	Masked
B'111	B'011	B'101	B'110	Masked	Masked
B'101	B'011	B'101	B'011	Masked	Enabled
B'101	B'110	B'101	B'011	Enabled	Enabled

.

B'000

B'000

B'000

B'111

B'111

Any

B'000

B'000

B'100

B'100

B'100

B'000

Any

B'000

2

0

. ...,

B'000

B'000

B'011

B'101

B'101

Any

B'000

.

B'000

B'000

B'100

B'000

B'000

Any

B'000

Enabled

Masked

Masked

Enabled

Enabled

Enabled

Rev. 2.00 Sep. 24, 2008 Page

REJ09

Enabled Enabled

Enabled

Masked

Masked

Enabled

Enabled

Enabled

over that interrupt, interrupt exception handling will be executed for the interrupt with pri and another interrupt will be ignored. The same also applies when an interrupt source flag cleared to 0. Figure 7.7 shows an example in which the TCIEV bit in TIER of the TPU is to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared to the interrupt is masked.




Figure 7.7 Conflict between Interrupt Generation and Disabling

Similarly, when an interrupt is requested immediately before the DTC enable bit is chang activate the DTC, DTC activation and the interrupt exception handling by the CPU are be executed. When changing the DTC enable bit, make sure that an interrupt is not requested.

Rev. 2.00 Sep. 24, 2008 Page 168 of 1468 REJ09B0412-0200

RENESAS

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU updated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a per writing to the registers of the interrupt controller.

7.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, in exception handling starts at the end of the individual transfer cycle. The PC value saved stack in this case is the address of the next instruction. Therefore, if an interrupt is gener during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

7.8.5 Interrupts during Execution of MOVMD and MOVSD Instructions

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the trinterrupt exception handling starts at the end of the individual transfer cycle. The PC varon the stack in this case is the address of the MOVMD or MOVSD instruction. The transfer remaining data is resumed after returning from the interrupt handling routine.



Rev. 2.00 Sep. 24, 2008 Page 170 of 1468

REJ09B0412-0200



8.1 Features

- Number of break channels: four (channels A, B, C, and D)
- Break comparison conditions (each channel)
 - Address
 - Bus master (CPU cycle)
 - Bus cycle (instruction execution (PC break))
- UBC break interrupt exception handling is executed immediately before execution of instruction fetched from the specified address (PC break).
- Module stop state can be set

Rev. 2.00 Sep. 24, 2008 Page




Figure 8.1 Block Diagram of UBC

REJ09B0412-0200



Break address mask register B	BAMRBH	R/W	H'0000	H'FFA0C
	BAMRBL	R/W	H'0000	H'FFA0E
Break address register C	BARCH	R/W	H'0000	H'FFA10
	BARCL	R/W	H'0000	H'FFA12
Break address mask register C	BAMRCH	R/W	H'0000	H'FFA14
	BAMRCL	R/W	H'0000	H'FFA16
Break address register D	BARDH	R/W	H'0000	H'FFA18
	BARDL	R/W	H'0000	H'FFA1A
Break address mask register D	BAMRDH	R/W	H'0000	H'FFA1C
	BAMRDL	R/W	H'0000	H'FFA1E
Break control register A	BRCRA	R/W	H'0000	H'FFA28
Break control register B	BRCRB	R/W	H'0000	H'FFA2C
Break control register C	BRCRC	R/W	H'0000	H'FFA30

BRCRD

BAMRAL

BARBH

BARBL

Break address register B

Break control register D

R/W

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'0000

H'FFA06

H'FFA08

H'FFA0A

H'FFA34

BARnL Bit: 15 14 10 6 5 2 BARn15 BARn14 BARn13 BARn12 BARn11 BARn10 BARn9 BARn8 BARn7 BARn6 BARn5 BARn4 BARn3 BARn2 BARn Initial Value: 0 0 0 0 0 0 0 0 R/W: R/W R/W R/W R/W R/W R/W

BARnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BARn31 to	All 0	R/W	Break Address n31 to 16
	BARn16			These bits hold the upper bit values (bits 31 to the address break-condition on channel n.

[Legend]

n = Channels A to D

BARnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	BARn15 to	All 0	R/W	Break Address n15 to 0
	BARn0			These bits hold the lower bit values (bits 15 to the address break-condition on channel n.

[Legend]

n = Channels A to D

Rev. 2.00 Sep. 24, 2008 Page 174 of 1468 RENESAS

REJ09B0412-0200

DII.	. 15	14	10	12	- 11	10	9	0	,	0	3	4	3		
	BAMRn15	BAMRn14	BAMRn13	BAMRn12	BAMRn11	BAMRn10	BAMRn9	BAMRn8	BAMRn7	BAMRn6	BAMRn5	BAMRn4	BAMRn3	BAMRn2	В
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R/W R/W	R/W	R/W	R/W	R/W	R/W	R/W								

• BAMRnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BAMRn31 to	All 0	R/W	Break Address Mask n31 to 16
	BAMRn16			Be sure to write H'FF00 here before setting a condition in the break control register.

[Legend]

n = Channels A to D

• BAMRnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	BAMRn15 to	All 0	R/W	Break Address Mask n15 to 0
	BAMRn0			Be sure to write H'0000 here before setting a condition in the break control register.

[Legend]

n = Channels A to D

Bit	Bit Name	Value	R/W	Description
15	_	0	R/W	Reserved
14	_	0	R/W	These bits are always read as 0. The write value should always be 0.
13	CMFCPn	0	R/W	Condition Match CPU Flag
				UBC break source flag that indicates satisfact specified CPU bus cycle condition.
				 The CPU cycle condition for channel n brea requests has not been satisfied.
				 The CPU cycle condition for channel n brea requests has been satisfied.
12		0	R/W	Reserved
				These bits are always read as 0. The write value should always be 0.
11	CPn2	0	R/W	CPU Cycle Select
10	CPn1	0	R/W	These bits select CPU cycles as the bus cycle
9	CPn0	0	R/W	condition for the given channel.
				000: Break requests will not be generated.
				001: The bus cycle break condition is CPU cy
				01x: Setting prohibited
				1xx: Setting prohibited
8	_	0	R/W	Reserved

REJ09B0412-0200

0

R/W

R/W

0

Initial

Rev. 2.00 Sep. 24, 2008 Page 176 of 1468

should always be 0.

These bits are always read as 0. The write va

7

6

RENESAS

condition for the given channel.

00: Break requests will not be generated.

01: The bus cycle break condition is read cyc

1x: Setting prohibited

1	_	0	R/W	Reserved
0	_	0	R/W	These bits are always read as 0. The write should always be 0.
FI a a a	17			

[Legend]

n = Channels A to D

consist of CPU cycle, PC break, and reading. Condition comparison is not performed CPU cycle setting is CPn = B'000, the PC break setting is IDn = B'00, or the read sett RWn = B'00.

corresponding channel. These flags are set when the break condition matches but are cleared when it no longer does. To confirm setting of the same flag again, read the fla from the break interrupt handling routine, and then write 0 to it (the flag is cleared by to it after reading it as 1). [Legend]

If the address for a PC break condition is not the first address of an instruction, a brea

control register n (BRCRn.CPn0 = 1), PC break as the break condition (IDn0 = 1), an

3. The condition match CPU flag (CMFCPn) is set in the event of a break condition mat

n = Channels A to D

8.4.2 **PC Break**

- 1. When specifying a PC break, specify the address as the first address of the required in
- never be generated. 2. The break occurs after fetching and execution of the target instruction have been conf cases of contention between a break before instruction execution and a user maskable
- priority is given to the break before instruction execution. 3. A break will not be generated even if a break before instruction execution is set in a d 4. The PC break condition is generated by specifying CPU cycles as the bus condition in
- [Legend]

cycles as the bus-cycle condition (RWn0 = 1).

n = Channels A to D

Rev. 2.00 Sep. 24, 2008 Page 178 of 1468

BRCRC	CMFCPC (bit 13)	Indicates that the condition matches in the CPU for channel C
BRCRD	CMFCPD (bit 13)	Indicates that the condition matches in the CPL for channel D

for channel B

oscillation settling time has elapsed subsequent to the transition to software standle. When an interrupt is the canceling source, interrupt exception handling is executed.

When an interrupt is the canceling source, interrupt exception handling is executed RTE instruction, and the instruction following the SLEEP instruction is then executed the state of the




Figure 8.2 Contention between SLEEP Instruction (Software Standby) and PC

- 2. Prohibition on Setting of PC Break
 - Setting of a UBC break interrupt for program within the UBC break interrupt hand routine is prohibited.
- 3. The procedure for clearing a UBC flag bit (condition match flag) is shown below. A f cleared by writing 0 to it after reading it as 1. As the register that contains the flag bit accessible in byte units, bit manipulation instructions can be used.

rigure 8.5 riag bit Clearing Sequence (Condition Match Flag)

1.	After setting break conditions for the UBC, an unexpected UBC break interrupt may
	after the execution of an illegal instruction. This depends on the value of the program
	and the internal bus cycle.

Rev. 2.00 Sep. 24, 2008 Page 182 of 1468

REJ09B0412-0200



Manages the external address space divided into eight areas Chip select signals ($\overline{CS0}$ to $\overline{CS7}$) can be output for each area Bus specifications can be set independently for each area 8-bit access or 16-bit access can be selected for each area DRAM, synchronous DRAM, burst ROM, byte control SRAM, or address/data multi I/O interface can be set An endian conversion function is provided to connect a device of little endian • Basic bus interface

This interface can be connected to the SRAM and ROM

2-state access or 3-state access can be selected for each area Program wait cycles can be inserted for each area

Wait cycles can be inserted by the WAIT pin.

Manages external address space in area units

Extension cycles can be inserted while \overline{CSn} is asserted for each area (n = 0 to 7)

The negation timing of the read strobe signal (RD) can be modified

• Byte control SRAM interface

Byte control SRAM interface can be set for areas 0 to 7

The SRAM that has a byte control pin can be directly connected

Burst ROM interface

Burst ROM interface can be set for areas 0 and 1

Burst ROM interface parameters can be set independently for areas 0 and 1

Address/data multiplexed I/O interface

Address/data multiplexed I/O interface can be set for areas 3 to 7

by inclination but the interface is available as area a Row/column address-multiplexed output (8, 9, 10, or 11 bits)

DQM signals control byte access for 16-bit data bus device

Auto refresh and self refresh are selectable

CAS latency can be selected from 2 to 4 High-speed data transfer is available using EXDMAC cluster transfer

Idle cycle insertion

Idle cycles can be inserted between external read accesses to different areas

Idle cycles can be inserted before the external write access after an external read acce

Idle cycles can be inserted before the external read access after an external write acce Idle cycles can be inserted before the external access after a DMAC/EXDMAC single

transfer (write access)

Write buffer function

Write accesses to the on-chip peripheral module and on-chip memory accesses can be

External write cycles and internal accesses can be executed in parallel

in parallel DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- Bus arbitration function

DTC, and external bus master

EXDMAC external bus transfers and internal accesses can be executed in parallel.

Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral module clock (P ϕ). Accesses to the external address space can be operated in synchro with the external bus clock ($B\phi$).

Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, EXDM

Rev. 2.00 Sep. 24, 2008 Page 184 of 1468 REJ09B0412-0200






Figure 9.1 Block Diagram of Bus Controller

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)
- DRAM control register (DRAMCR)
- DRAM access control register (DRACCR)
- Synchronous DRAM control register (SDCR)
- Refresh control register (REFCR)
- Refresh timer counter (RTCNT)
- Refresh time constant register (RTCOR)

Rev. 2.00 Sep. 24, 2008 Page 186 of 1468 REJ09B0412-0200

RENESAS

R/W	R/W	R/W	R/W	R/W	R/V	V	R/W	R/W
Note: *	Initial value at	16-bit bus initi	ation is H'F	EFF, and that a	at 8-bit bus	initiation is	H'FFFF.	
Bit	Bit Name	Initial Value* ¹	R/W	Description	on			
15	ABWH7	1	R/W	Area 7 to	0 Bus Wi	dth Con	trol	
14	ABWH6	1	R/W	These bits	s select w	hether t	he corresp	onding ar
13	ABWH5	1	R/W	designate	d as 8-bit	access	space or	16-bit acc
12	ABWH4	1	R/W	ABWHn	ABWLn	(n = 7 to	0 (0 د	
11	ABWH3	1	R/W	×	0:	Setting	prohibited	k
10	ABWH2	1	R/W	0	1:		is designa	ited as 16
9	ABWH1	1	R/W			access	•	
8	ABWL0	1/0	R/W	1	1:	Area n space*	is designa	ited as 8-i
7	ABWL7	1	R/W			эрасс		
6	ABWL6	1	R/W					
5	ABWL5	1	R/W					
4	ABWL4	1	R/W					
3	ABWL3	1	R/W					
2	ABWL2	1	R/W					
1	ABWL1	1	R/W					

[Legend]

ABWL0

1

Bit ivame

Initial Value

ABWLb

1

ABWL5

ABWL4

ABWL3

ABWL2

ABWLI

1

x: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is

2. An address space specified as byte control SRAM interface must not be specified.

R/W

2. An address space specified as byte control SRAM interface must not be specified access space.

R/W	R	R	R	R	R	R	R
Bit	Bit Name	Initial Value	R/W	Description			
15	AST7	1	R/W	Area 7 to 0 Ac	cess Stat	e Control	
14	AST6	1	R/W	These bits sele			
13	AST5	1	R/W	designated as 2-state access space or 3-state space. Wait cycle insertion is enabled or disa			
12	AST4	1	R/W	same time.	CIE IIISEI	ion is enabl	led of disable
11	AST3	1	R/W	0: Area n is de	signated	as 2-state a	access space
10	AST2	1	R/W	Wait cycle i	nsertion i	n area n acc	cess is disable
9	AST1	1	R/W	1: Area n is de	signated	as 3-state a	access space
8	AST0	1	R/W	Wait cycle i	nsertion i	n area n acc	cess is enable
				(n = 7 to 0)			
7 to 0	_	All 0	R	Reserved			

Rev. 2.00 Sep. 24, 2008 Page 188 of 1468

Bit Name Initial Value

0

These are read-only bits and cannot be modified

Bit	7	6	5	4	3	2	1
Bit Name	_	W52	W51	W50	_	W42	W41
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
• WTCRB							
Bit	15	14	13	12	11	10	9
Bit Name	_	W32	W31	W30	_	W22	W21
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1
Bit Name	_	W12	W11	W10	_	W02	W01
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W

REJ09

				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W62	1	R/W	Area 6 Wait Control 2 to 0
9	W61	1	R/W	These bits select the number of program wait c
8	W60	1	R/W	when accessing area 6 while bit AST6 in ASTC
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

oor. I program wan cycle inserted 010: 2 program wait cycles inserted

111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

REJ09B0412-0200

7

Rev. 2.00 Sep. 24, 2008 Page 190 of 1468 RENESAS

Reserved

0

R

				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified
2	W42	1	R/W	Area 4 Wait Control 2 to 0
1	W41	1	R/W	These bits select the number of program wai
0	W40	1	R/W	when accessing area 4 while bit AST4 in AS
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted

• WTCRB

Bit Name

Bit

15	_	0	R	Reserved
				This is a read-only bit and cannot be modified

Description

Initial

Value

R/W



				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W22	1	R/W	Area 2 Wait Control 2 to 0
9	W21	1	R/W	These bits select the number of program wait of
8	W20	1	R/W	when accessing area 2 while bit AST2 in ASTC When SDRAM is connected, the CAS latency i specified. At this time, W22 is ignored. The CA can be specified even if the wait cycle insertion disabled by ASTCR.
				Selection of number of program wait cycles:
				000: Program wait cycle not inserted

11: SDRAM with a CAS latency of 4 is connect



00: Setting prohibited

001: 1 program wait cycle inserted 010: 2 program wait cycles inserted 011: 3 program wait cycles inserted 100: 4 program wait cycles inserted 101: 5 program wait cycles inserted 110: 6 program wait cycles inserted 111: 7 program wait cycles inserted Setting of CAS latency (W22 is ignored.):

01: SDRAM with a CAS latency of 2 is connect 10: SDRAM with a CAS latency of 3 is connected

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 192 of 1468

				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified
2	W02	1	R/W	Area 0 Wait Control 2 to 0
1	W01	1	R/W	These bits select the number of program wait
0	W00	1	R/W	when accessing area 0 while bit AST0 in AST
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

111: 7 program wait cycles inserted

Initial V	alue	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R
Bit	Bit N	lame	Initial Value	R/W	Description	on		
15	RDN	7	0	R/W	Read Stro	be Timing	Control	
14	RDN	6	0	R/W			U	timing of the
13	RDN	5	0	R/W	strobe in a	correspon	iding area i	read access.
12	RDN	4	0	R/W	As shown in figure 9.2, the read strobe which the RDNn bit is set to 1 is negate cycle earlier than that for an area for whether than the cycle earlier than that for an area for whether the cycle earlier than the cycle earlier than the cycle earlier than that for an area for whether the cycle earlier than the cycle earl			
11	RDN	3	0	R/W			•	
10	RDN	2	0	R/W				a setup and ho
9	RDN	1	0	R/W	are also gi	iven one ha	alf-cycle ea	rlier.
8	RDN	0	0	R/W		ea n read a nd of the re		RD signal is r
								RD signal is r
					(n = 7 to 0))		
7 to 0	_		All 0	R	Reserved			

Notes: 1. In an external address space which is specified as byte control SRAM interfac

read accesses by the CPU and EXDMAC cluster transfer.

RDNCR setting is ignored and the same operation when RDNn = 1 is performed 2. In an external address space which is specified as the burst ROM interface, th RDNCR setting is ignored and the same operation when RDNn = 0 is performed

Rev. 2.00 Sep. 24, 2008 Page 194 of 1468

RENESAS

These are read-only bits and cannot be modif

Bit Name




Figure 9.2 Read Strobe Negation Timing (Example of 3-State Access Space

CSACR selects whether or not the assertion periods of the chip select signals ($\overline{\text{CSn}}$) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the $\overline{\text{CSn}}$ and address sign the setup time and hold time of read strobe ($\overline{\text{RD}}$) and write strobe ($\overline{\text{LHWR}/\text{LLWR}}$) to be and to make the write data setup time and hold time for the write strobe become flexible

Bit	15	14	13	12	11	10	9	
Bit Name	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

	period (Th) is extended
(r	t = 7 to 0

CS and Address Signal Assertion Period Contr

				<u> </u>
6	CSXT6	0	R/W	These bits specify whether or not the Tt cycle is
5	CSXT5	0	R/W	inserted (see figure 9.3). When an area for which CSXTn is set to 1 is accessed, one Tt cycle, in
4	CSXT4	0	R/W	the CSn and address signals are retained, is in
3	CSXT3	0	R/W	after the normal access cycle.
2	CSXT2	0	R/W	0: In access to area n, the $\overline{\text{CSn}}$ and address as
1	CSXT1	0	R/W	period (Tt) is not extended
0	CSXT0	0	R/W	1: In access to area n, the CSn and address as period (Tt) is extended

R/W

(n = 7 to 0)In burst ROM interface, the CSXTn settings are ignored during read accesses Note: CPU and EXDMAC cluster transfer.

CSXT7

0

7




Figure 9.3 $\overline{\text{CS}}$ and Address Assertion Period Extension (Example of Basic Bus Interface, 3-State Access Space, and RDNn = 0)

Rev. 2.00 Sep. 24, 2008 Page

REJ09

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description	n		
15	IDLS3	1	R/W	Idle Cycle II	nsertion 3		
					XDMAC si	ngle addre	bus cycles w ss transfer (w
				0: No idle c	ycle is inse	rted	
				1: An idle c	ycle is inse	rted	
14	IDLS2	1	R/W	Idle Cycle II	nsertion 2		
					•		bus cycles w y external read
				0: No idle c	ycle is inse	rted	
				1: An idle c	ycle is inse	rted	
13	IDLS1	1	R/W	Idle Cycle I	nsertion 1		
					•		bus cycles wareas continue
				0: No idle c	ycle is inse	rted	



1: An idle cycle is inserted

Rev. 2.00 Sep. 24, 2008 Page 198 of 1468

0

Initial Value R/W

0

0

0

0

0

0

				10: 3 idle cycles are inserted
				11: 4 idle cycles are inserted
7	IDLSEL7	0	R/W	Idle Cycle Number Select
6	IDLSEL6	0	R/W	Specifies the number of idle cycles to be inser
5	IDLSEL5	0	R/W	each area for the idle insertion condition speci IDLS1 and IDLS0.
4	IDLSEL4	0	R/W	
3	IDLSEL3	0	R/W	 Number of idle cycles to be inserted for are specified by IDLCA1 and IDLCA0.
2	IDLSEL2	0	R/W	1: Number of idle cycles to be inserted for are
1	IDLSEL1	0	R/W	specified by IDLCB1 and IDLCB0.
0	IDLSEL0	0	R/W	(n = 7 to 0)

9

8

IDLCA1

IDLCA0

1

1

R/W

R/W

00: No idle cycle is inserted 01: 2 idle cycles are inserted 00: 3 idle cycles are inserted 01: 4 idle cycles are inserted

Idle Cycle State Number Select A

00: 1 idle cycle is inserted 01: 2 idle cycles are inserted

Specifies the number of idle cycles to be inserthe idle condition specified by IDLS3 to IDLS0

Rev. 2.00 Sep. 24, 2008 Page

Initial V	alue	0	0	0	0	0	0	0
R/W		R/W	R/W	R	R	R	R	R
Bit	Bit N	ame	Initial Value	R/W	Descrip	tion		
15	BRLE		0	R/W	External	Bus Relea	se Enable	;
					Enables	/disables e	xternal bu	s release.
					0: Exter	nal bus rele	ease disab	led
					BREC I/O po		nd BREQ	D pins can be
					1: Exter	nal bus rele	ease enabl	ed*
					For deta	ils, see se	ction 13, I/	O Ports.
14	BREC	QOE	0	R/W	BREQO	Pin Enable	Э	
					to the ex	ternal bus	master in n an interr	equest signal (the external b nal bus master ccess.
					0: BREC	O output	disabled	
					BREC	O pin can	be used a	s I/O port
					1: BREC	O output	enabled	
13, 12			All 0	R	Reserve	ed		

EDKC

DKC

Bit Name

Rev. 2.00 Sep. 24, 2008 Page 200 of 1468

All 0

11, 10 —

These bits are always read as 0. The write should always be 0.

R/W

RENESAS

Reserved

These are read-only bits and cannot be mo-

REJ09B0412-0200

			DRAM space, the setting of this bit does net the synchronous DRAM space access ope
			0: Wait input by $\overline{\text{WAIT}}$ pin disabled
			WAIT pin can be used as I/O port
			1: Wait input by $\overline{\text{WAIT}}$ pin enabled
			For details, see section 13, I/O Ports.
DKC	0	R/W	DACK Control
			Selects the timing of DMAC transfer acknowing signal assertion.
			0: $\overline{\text{DACK}}$ signal is asserted at the B ϕ falling
			1: \overline{DACK} signal is asserted at the B ϕ rising
EDKC	0	R/W	EDACK Control
			Controls the assertion timing of an acknow signal for an EXDMAC transfer.
			0: EDACK signal asserted at the falling ed

R

the ICR bit to 1. For details, see section 13, I/O Ports.

All 0

7

6

5 to 0



Reserved

When external bus release is enabled or input by the $\overline{\text{WAIT}}$ pin is enabled, make

1: EDACK signal asserted at the rising edg

These are read-only bits and cannot be me

Selects enabling/disabling of wait input by pin. When area 2 is specified as the synch

		R	Reserved
			These are read-only bits and cannot be modified
CS 0	EBCCS	R/W	External Bus Cycle Control Select
			Selects the method for external bus arbitration
			0: Releases the bus depending on the priority
			1: Executes the bus cycle alternatively when a occurs between a bus request by the EXDN external bus master or refresh bus and a rean external space access by the CPU, DM/DTC.
S 0	IBCCS	R/W	Internal Bus Cycle Control Select
			Selects the internal bus arbiter function.
			0: Releases the bus mastership according to the
			 Executes the bus cycles alternatively when a bus mastership request conflicts with a DMA DTC bus mastership request
All 0	_	R	Reserved
			These are read-only bits and cannot be modified
1	_	R/W	Reserved
			This bit is always read as 1. The write value shalways be 1.
BE 0	PWDBE	R/W	Peripheral Module Write Data Buffer Enable
			Specifies whether or not to use the write data be function for the peripheral module write cycles.
			0: Write data buffer function not used
			1: Write data buffer function used
04 0000 Dama	00 0 04 00	0 -1 1 100	
		1 BE 0	1 R/W

Initial

Value

R/W

Description

Bit Name



Bit

- 1.	B# 11	Initial		
Bit	Bit Name	Value	R/W	Description
7	LE7	0	R/W	Little Endian Select
6	LE6	0	R/W	Selects the endian for the corresponding area
5	LE5	0	R/W	0: Data format of area n is specified as big end
4	LE4	0	R/W	1: Data format of area n is specified as little er
3	LE3	0	R/W	(n = 7 to 2)
2	LE2	0	R/W	
1, 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi

R/W R/W R/W R/W

R

R/W R/W

R/W

Bit	7	6	5	4	3	2	1	
Bit Nam	ne	_	_	_	_	_	_	
Initial Va	alue 0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
Bit	Bit Name	Initial Value	R/W I	Descriptio	n			
15	BCSEL7	0	R/W E	Byte Contro	ol SRAM In	terface Sel	ect	
14	BCSEL6	0	R/W	Selects the	bus interfa	ce for the o	correspond	ing
13	BCSEL5	0		When settin	•	•		
12	BCSEL4	0	M/ V V	BROMCR, DRAMCR and MPXCR mus 0.				clea
11	BCSEL3	0	R/W).): Area n is	bacio buc	intorfaco		
10	BCSEL2	0	R/W	r: Area n is I: Area n is			iterface	

(n = 7 to 0)

Reserved

R/W

R/W

R/W

These are read-only bits and cannot be modified

R/W

Rev. 2.00 Sep. 24, 2008 Page 204 of 1468 REJ09B0412-0200

R/W

9

7 to 0

BCSEL1

BCSEL0

0

All 0

R/W

R/W

R/W

R/W

R/W

R



. •		•		7 0 0 0
				Specifies the area 0 bus interface. To set this clear bit BCSEL0 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM in
				1: Burst ROM interface
14	BSTS02	0	R/W	Area 0 Burst Cycle Select
13	BSTS01	0	R/W	Specifies the number of burst cycles of area 0
12	BSTS00	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
11, 10	_	All 0	R	Reserved
				These are read-only bits and cannot be modif

R2KINI I

0

R/W

Bit Name

BSRM0

Initial Value

R/W

Bit

15

BS1512

0

R/W

Initial

Value

0

B21211

0

R/W

R/W

R/W

B21210

0

R/W

Description

R

Area 0 Burst ROM Interface Select

R

R2MDII

0

R/W



Rev. 2.00 Sep. 24, 2008 Page

				or a burst ROM interface. To set this bit to 1, cl BCSEL1 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM int
				1: Burst ROM interface
6	BSTS12	0	R/W	Area 1 Burst Cycle Select
5	BSTS11	0	R/W	Specifies the number of cycles of area 1 burst of
4	BSTS10	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
1	BSWD11	0	R/W	Area 1 Burst Word Number Select
0	BSWD10	0	R/W	Selects the number of words in burst access to 1 burst ROM interface

Specifies the area 1 bus interface as a basic in

Rev. 2.00 Sep. 24, 2008 Page 206 of 1468 REJ09B0412-0200

00: Up to 4 words (8 bytes)01: Up to 8 words (16 bytes)10: Up to 16 words (32 bytes)11: Up to 32 words (64 bytes)

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
15	MPXE7	0	R/W	Address/Data Multiplexed I/O Interface Select
14	MPXE6	0	R/W	Specifies the bus interface for the correspondi
13	MPXE5	0	R/W	To set this bit to 1, clear the BCSELn bit in SF
12	MPXE4	0	R/W	0.
11	MPXE3	0	R/W	 Area n is specified as a basic interface or a control SRAM interface.
				Area n is specified as an address/data mult I/O interface
				(n = 7 to 3)
10 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi
0	ADDEX	0	R/W	Address Output Cycle Extension

0

R

R

R

R

0

R

Initial Value

R/W

0



interface.

cycle

Rev. 2.00 Sep. 24, 2008 Page

Specifies whether a wait cycle is inserted for t address output cycle of address/data multiple:

0: No wait cycle is inserted for the address ou 1: One wait cycle is inserted for the address o

0

R

R/W	R/W	R/W	R/W	R/W	R	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description	n		
15	DRAME	0	R/W	Area 2 DRA	M Interfa	ce Select	
				DRAM/SDF select the ty	RAM interforms of DRAM when this	ace. When AM to be us s bit is set to	specified as th this bit is set to sed in area 2 vo 1, the BCSE
				0: Basic bus	s interface	or byte-co	ntrol SRAM int
				1: DRAM/S	DRAM inte	erface	
14	DTYPE	0	R/W	DRAM Sele	ect		
				Selects the	type of DI	RAM to be	used in area 2
				0: DRAM is	used in a	rea 2	
				1: SDRAM	is used in	area 2	

Reserved

The initial value should not be changed.

EDDS

0

DDS

0

MXC1

Rev. 2.00 Sep. 24, 2008 Page 208 of 1468 REJ09B0412-0200

Bit Name

Initial Value

13, 12

ΒE

0

RCDM

0

All 0

0200 RENESAS

R

				anect operation.
				0: RAS signal is asserted at the falling edge signal in the Tr cycle
				 RAS signal is asserted at the rising edge of signal in the Tr cycle
9	_	0	R	Reserved
				The initial value should not be changed.
8	CAST	0	R/W	Column Address Output Cycle Count Select
				Selects whether the number of column addre cycles is two or three during a DRAM access
				When SDRAM is used, the setting of this bit affect operation.
				0: Column address is output for two cycles

R/W

7

ΒE

0

RENESAS

mode

Rev. 2.00 Sep. 24, 2008 Page

REJ09

0: DRAM/SDRAM is accessed with full acces1: DRAM/SDRAM is accessed in high-speed

1: Column address is output for three cycles

Enables or disables a burst access to the DRAM/SDRAM. The DRAM/SDRAM is access high-speed page mode. When DRAM with the page mode is used, connect the $\overline{\text{OE}}$ signal of

Burst Access Enable

the OE signal of DRAM.

edge or falling edge of the Bφ signal in the Tr during a DRAM access. The relationship betv bit and RAS assertion timing is shown in figur When SDRAM is used, the setting of this bit of

				0: RAS up mode when the DRAM/SDRAM is a
				1: RAS down mode when the DRAM/SDRAM accessed
5	DDS	0	R/W	DMAC Single Address Transfer Option
				Selects whether a DMAC single address trans through the DRAM/SDRAM interface is enable full access mode or is also enabled in fast-pag mode.
				When clearing the BE bit to 0 to disable a burs to the DRAM/SDRAM interface, a DMAC singl transfer is performed in full access mode regar this bit.
				This bit does not affect an external access by masters or a DMAC dual address transfer. Set

issuance of the ACTV command when the san

address is accessed consecutively.

bit to 1 changes the DACK output timing.
0: DMAC single address transfer through the DRAM/SDRAM is enabled only in full acces
1: DMAC single address transfer through the DRAM/SDRAM is also enabled in fast-page

RENESAS

mode

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 210 of 1468

masters or an EXDMAC dual address transfe this bit to 1 changes the EDACK output timing
0: EXDMAC single address transfer through t
DRAM/SDRAM is enabled only in full acce
1: EXDMAC single address transfer through t

aconyod	
mode	
DRAM/S	SDRAM is also enabled in fast-pa

3	_	0	R	Reserved
2	_	0	R/W	The initial value should not be changed.

REJ09

01: Shifted by 9 bits

A23 to A9 are compared for 8-bit access space A23 to A10 are compared for 16-bit access space 10: Shifted by 10 bits A23 to A10 are compared for 8-bit access space

A23 to A11 are compared for 16-bit access spans.

11: Shifted by 11 bits


A23 to A11 are compared for 8-bit access space A23 to A12 are compared for 16-bit access space A23 to A12 are compared for 16-bit access space A23 to A12 are compared for A23 to A13 are compared for A23 to A12 are compared for A23 to


Figure 9.4 RAS Assertion Timing (Column Address Output for 2 states in Full Access Mode)

Rev. 2.00 Sep. 24, 2008 Page 212 of 1468

REJ09B0412-0200



Initial Va	lue 0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R
Bit	Bit Name	Initial Value	R/W	Description	n		
15, 14	_	All 0	R	Reserved			
				The initial v	alue shoul	d not be ch	anged.
13	TPC1	0	R/W	Precharge (Cycle Cont	rol	
12	TPC0	0	R/W	Select the r			arge cycles c le.
				00: One cyc	cle		
				01: Two cyc	cles		
				10: Three c	ycles		
				11: Four cy	cles		
11, 10	_	All 0	R	Reserved			
				The initial v	alue shoul	d not be ch	anged.
9	RCD1	0	R/W	RAS-CAS V	Vait Contro	ol	
8	RCD0	0	R/W	Select the rand CAS cy		wait cycles	inserted bety
				00: No wait	cycle inse	rted	
				01: One wa	it cycle ins	erted	
				10: Two wa	it cycles in	serted	
				11: Three w	ait cycles	inserted	

7 to 0

All 0

R

Reserved

The initial value should not be changed.

Bit Name	CKSPE	_	_	_	_	_	_	
Initial Valu	ıe 0	0	0	0	0	0	0	
R/W	R/W	R	R	R	R	R	R	
		Initial						
Bit	Bit Name	Value	R/W	Descriptio	n			
15	MRSE	0	R/W	Mode Regi	ster Set En	able		
				Enables the section 9.1	-			_
				0: Disables	to set the	SDRAM m	ode registe	er
				1: Enables	to set the S	SDRAM mo	ode registe	r
14 to 12	_	All 0	R	Reserved				
				These bits should not	,		The initial	val
11, 10	_	0	R/W	Reserved				
				The initial \	alue shoul	d not be ch	nanged.	
9	_	0	R	Reserved				
8	_	0	R/W	The initial \	alue shoul	d not be ch	nanged.	
7	CKSPE	0	R/W	Clock Susp	end Enable	е		
				Enables the output cycl cycles in w	es are exte	nded. Sett	ing this bit	to 1
				0: Disables	the clock s	suspend m	ode	

Rev. 2.00 Sep. 24, 2008 Page 214 of 1468

Bit

1: Enables the clock suspend mode

9.2.16 Refresh Control Register (REFCR)

REFCR specifies the refresh type for the DRAM/SDRAM interface.

Bit	15	14	13	12	11	10	9	
Bit Name	CMF	CMIE	RCW1	RCW0	_	RTCK2	RTCK1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/(W)*	R/W	R/W	R/W	R	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Г	7	_	-		_		1	
Bit Bit Name	7 RFSHE	6 RLW2	5 RLW1	4 RLW0	3 SLFRF	2 TPCS2	1 TPCS1	Γ
Г	7 RFSHE 0	_	-		_		1 TPCS1	Г

Note: * Only 0 can be written to this bit, to clear the flag.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

				Enables or disables an interrupt request (CMI) CMF flag is set to 1.
				This bit is effective when refresh control is not performed (RFSHE = 0). When refresh control performed (RFSHE = 1), this bit is always clea This bit cannot be modified.
13 to 12	RCW1	0	R/W	CAS-RAS Wait Control
	RCW0	0	R/W	Select the number of wait cycles inserted betw $\overline{\text{CAS}}$ asserted cycle and $\overline{\text{CAS}}$ asserted cycle d DRAM refresh.
				When the SDRAM space is selected, these bit affect operations although they can be read fro written to.
				00: No wait cycle inserted
				01: One wait cycle inserted
				10: Two wait cycles inserted
				11: Three wait cycles inserted
11	_	0	R	Reserved

R/W

When RICNI matches RICOR

The initial value should not be changed.

Compare Match Interrupt Enable

Rev. 2.00 Sep. 24, 2008 Page 216 of 1468 REJ09B0412-0200

14

CMIE

RENESAS

				·
				001: Counts on Pφ/2048
				001: Counts on Pφ/4096
7	RFSHE	0	R/W	Refresh Control
				Enables or disables refresh control. When recontrol is disabled, the refresh timer can be uninterval timer.
				In single-chip activation mode, the setting of should be made after setting the EXPE bit in 1. For SYSCR, see section 3, MCU Operating
				0: Refresh control enabled
				1: Refresh control disabled
6	RLW2	0	R/W	Refresh Cycle Wait Control
5	RLW1	0	R/W	Select the number of wait cycles during a CA
4	RLW0	0	R/W	RAS refresh cycle for the DRAM interface an refresh cycle for the SDRAM interface.
				000: No wait cycle inserted
				001: One wait cycle inserted
				010: Two wait cycles inserted
				010: Three wait cycles inserted
				010: Four wait cycles inserted
				010: Five wait cycles inserted

001: Counts on Pφ/128 001: Counts on Pφ/512

010: Six wait cycles inserted 010: Seven wait cycles inserted

Rev. 2.00 Sep. 24, 2008 Page

				U: Disables self-refresh
				1: Enables self-refresh
2	TPS2	0	R/W	Precharge Cycle Control during Self-Refresh
1	TPS1	0	R/W	Selects the number of precharge cycles im
0	TPS0	0	R/W	after a self-refresh cycle. The number of actual of precharge cycles is the sum of the numbers by these bits and bits TPC1 and TPC0.
				000: No wait cycle inserted
				001: One wait cycle inserted
				010: Two wait cycles inserted
				010: Three wait cycles inserted
				010: Four wait cycles inserted
				010: Five wait cycles inserted
				010: Six wait cycles inserted

010: Seven wait cycles inserted

Note: * Only 0 can be written to this bit, to clear the flag.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 218 of 1468

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

9.2.18 Refresh Time Constant Register (RTCOR)

RTCOR specifies intervals at which a compare match for RTCOR and RTCNT is gener

The RTCOR value is always compared with the RTCNT value. When they match, the C in REFCR is set to 1 and RTCNT is initialized to H'00.

Bit	7	6	5	4	3	2	1
Bit Name							
Initial Value	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• Internal peripheral bus

A has that accesses registers in the has controller interment controller DMAC and E

A bus that accesses registers in the bus controller, interrupt controller, DMAC, and E and registers of peripheral modules such as SCI and timer.

External access bus

A bus that accesses external devices via the external bus interface.




Figure 9.5 Internal Bus Configuration

	CPU DTC DMAC EXDMAC Internal memory Clock pulse generator Power down control	
Рф	I/O ports TPU PPG TMR WDT SCI A/D D/A IIC2 USB	
Вф	External bus interface	

Bus controller

The frequency of each synchronization clock ($I\phi$, $P\phi$, and $B\phi$) is specified by the system control register (SCKCR) independently. For further details, see section 27, Clock Pulse Generator.

There will be cases when $P\phi$ and $B\phi$ are equal to $I\phi$ and when $P\phi$ and $B\phi$ are different fraccording to the SCKCR specifications. In any case, access cycles for internal periphera and external space is performed synchronously with $P\phi$ and $B\phi$, respectively.



Rev. 2.00 Sep. 24, 2008 Page

the frequency rate of 1ϕ and $P\phi$ is in : 1, 0 to in-1 cycles of 1 sy may be inserted.

Figure 9.6 shows the external 2-state access timing when the frequency rate of Iφ and Bφ Figure 9.7 shows the external 3-state access timing when the frequency rate of Iφ and Bφ

Rev. 2.00 Sep. 24, 2008 Page 222 of 1468 REJ09B0412-0200






Figure 9.6 System Clock: External Bus Clock = 4:1, External 2-State Acco

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.7 System Clock: External Bus Clock = 2:1, External 3-State Access

Read/write	RD/WR	Output	 Signal indicating the input or output dire Write enable signal of the SRAM during byte control SRAM space
Low-high write/ lower-upper byte select	LHWR/LUB	Output	 Strobe signal indicating that the basic be or address/data multiplexed I/O space is and the upper byte (D15 to D8) of data. Strobe signal indicating that the byte conspace is accessed, and the upper byte data bus is enabled.
Low-low write/ lower-lower byte select	LLWR/LLB	Output	 Strobe signal indicating that the basic be or address/data multiplexed I/O space is and the lower byte (D7 to D0) of data be Strobe signal indicating that the byte co space is accessed, and the lower byte (data bus is enabled

Output

Output

Das oyolc start

Address strobe/

address hold

Read strobe

 $\overline{\text{AS}}/\overline{\text{AH}}$

 $\overline{\mathsf{RD}}$



Rev. 2.00 Sep. 24, 2008 Page

Cignal maleating that the bas eyele has started

output on address bus is enabled

Strobe signal indicating that the basic bus,

SRAM, or burst ROM space is accessed a

Signal to hold the address during access to address/data multiplexed I/O interface

Strobe signal indicating that the basic bus, byte SRAM, burst ROM, or address/data multiplexe

			 Row address strobe signal when area 2 specified as SDRAM space
Column address strobe	CAS	Output	Column address strobe signal when area 2 specified as SDRAM space
Write enable	WE	Output	Write enable signal for DRAM
			 Write enable signal when area 2 is spec SDRAM space
Lower-upper-column address strobe/lower-upper-data mask	LUCAS/ DQMLU	Output	Lower-upper-column address strobe sig bit DRAM
enable			 Upper-column address strobe signal for DRAM
			 Lower-upper-data mask enable signal for SDRAM
			Upper-data mask enable signal for 16-b
Lower-lower-column address strobe/lower-lower-data mask	LLCAS/ DQMLL	Output	Lower-lower-column address strobe sign bit DRAM
enable			 Lower-column address strobe signal for DRAM
			Column address strobe signal for 8-bit E
			Lower-lower-data mask enable signal for SDRAM
			Lower-data mask enable signal for 16-b

Output

Row address strobe signal when area 2

Data mask enable signal for 8-bit SDRA

specified as DRAM space

RAS

Rev. 2.00 Sep. 24, 2008 Page 226 of 1468 RENESAS REJ09B0412-0200



Row address strobe

Data transfer acknowledge 3 (EXDMAC_3)	EDACK3	Output	Data acknowledge signal for EXDMAC_3 saddress transfer
Data transfer acknowledge 2 (EXDMAC_2	EDACK2	Output	Data acknowledge signal for EXDMAC_2 saddress transfer
Data transfer acknowledge 1 (EXDMAC_1)	EDACK1	Output	Data acknowledge signal for EXDMAC_1 s address transfer
Data transfer acknowledge 0 (EXDMAC_0)	EDACK0	Output	Data acknowledge signal for EXDMAC_0 s address transfer
External bus clock	Вф	Output	External bus clock

BREQO

DACK3

DACK2

DACK1

DACK0

Output

Output

Output

Output

Output

transfer

transfer

transfer

Bus request output

(DMAC_3)

(DMAC_2

(DMAC_1)

(DMAC_0)

Data transfer acknowledge 3

Data transfer acknowledge 2

Data transfer acknowledge 1

Data transfer acknowledge 0



Rev. 2.00 Sep. 24, 2008 Page

External bus request signal used when into

master accesses external address space i

Data acknowledge signal for DMAC_3 sing

Data acknowledge signal for DMAC_2 sing

Data acknowledge signal for DMAC_1 sing

Data acknowledge signal for DMAC_0 sing

external-bus released state

CS6	L.—			0	0	0	_	_	0	0		<u> </u>	<u> </u>		l
CS7	_	_	_	0	0	0	_	_	0	0	_	-	_	-	
BS	l . —			0		0	0	0	0	0	0	0	0	0	
RD/WR				0	0	0	0	0	0	0	0	0	0	0	
ĀS	Output	Output		0	0	0	0	0			_	-	_	-	
ĀH				_	_		_		0	0	_	!	_	_	
RD	Output	Output	_	0	0	0	0	0	0	0	0	Ю	_	<u> </u>	
LHWR/LUB	Output	Output		0	_	0	0	_	0		_	<u></u>	_		
LLWR/LLB	Output	Output	_	0	0	0	0	0	0	0	_	-	_	-	
RAS				<u></u>	_		_	_			0	0	0	0	
CAS				<u></u>	_		_				_	<u> </u>	0	0	
WE	_	_	_	_	_	_	_	_	_	_	0	0	0	0	
LUCAS/DQMLU	_	_	_	_	_	_	_	_	_	_	0	-	0	-	
LLCAS/DQMLL	_	_	_	_	_	_	_	_	_	_	0	0	0	0	
ŌĒ				<u> </u>	_			_			0	0	_		Controlled by DRAM
CKE		_	_	_	_	_	_	_			_	<u> </u>	0	0	Controlled by DRAM
WAIT	_	_	_	0	0	0	0	0	0	0	0	0	_	-	Controlled by WAIT

[Legend]

O: Used as bus control signal.

—: Not used as bus control signal (I/O port as initial state).

Rev. 2.00 Sep. 24, 2008 Page 228 of 1468 REJ09B0412-0200






Figure 9.8 Address Space Area Division

be set to 1 when outputting signals $\overline{CS1}$ to $\overline{CS7}$.

In on-chip ROM enabled extended mode, pins $\overline{\text{CS0}}$ to $\overline{\text{CS7}}$ are all placed in the input state reset and so the corresponding PFCR bits should be set to 1 when outputting signals $\overline{\text{CS0}}$

The PFCR can specify multiple \overline{CS} outputs for a pin. If multiple \overline{CS} n outputs are specifie single pin by the PFCR, \overline{CS} to be output are generated by mixing all the \overline{CS} signals. In the settings for the external bus interface areas in which the \overline{CSn} signals are output to a signal be the same.

Figure 9.10 shows the signal output timing when the $\overline{\text{CS}}$ signals to be output to areas 5 are output to the same pin.




Figure 9.9 \overline{CSn} Signal Output Timing (n = 0 to 7)

Figure 9.10 Timing When \overline{CS} Signal is Output to the Same Pin

9.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycl strobe assert/negate timings can be set for each area in the external address space. The b and the number of access cycles for both on-chip memory and internal I/O registers are are not affected by the external bus settings.

(1) Type of External Bus Interface

Interface

Six types of external bus interfaces are provided and can be selected in area units. Table each interface name, description, area name to be set for each interface. Table 9.5 shows that can be specified for each interface. The initial state of each area is a basic bus interface.

Table 9.4 Interface Names and Area Names

Interrace	Description	Alea Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multip space

Description

REJ09

Area Name

Byte control SRAM interface		0	0	0	0	0	0
Burst ROM interface	BROMCR	0	0	_	_	_	_
Address/data multiplexed I/O interface	MPXCR	_	_	_	0	0	0
DRAM interface	DRAMCR	_	_	0	_	_	_
Synchronous DRAM interface	_	_		0	_	_	

0

0

Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus selected functions as an 8-bit access space and an area for which a 16-bit bus is selected to as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O space

or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

16-bit access space, 16-bit bus mode is set.

(3) Endian Format

Though the endian format of this LSI is big endian, data can be converted into little endia when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to LE

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 8-bit access space,
The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be bi

Rev. 2.00 Sep. 24, 2008 Page 232 of 1468 REJ09B0412-0200

ENDIANCR.

RENESAS

Assertion period of the chip select signal can be extended by CSACR.

Number of access cycles in the basic bus interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of CS extension cycles (0, 1, 2)
 - [+ number of external wait cycles by the WAIT pin]

(b) Byte Control SRAM Interface

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

Number of access cycles in byte control SRAM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of $\overline{\text{CS}}$ extension cycles (0, 1, 2) [+ number of external wait cycles by the $\overline{\text{WAIT}}$ pin]
- (c) Burst ROM Interface

The number of access cycles at full access in the burst ROM interface is the same as that basic bus interface. The number of access cycles in the burst access can be specified as eight cycles by the BSTS bit in BROMCR.

Number of access cycles in the burst ROM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of CS extension cycles (0, 1)
 - [+number of external wait cycles by the \overline{WAIT} pin]
 - + number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)

Rev. 2.00 Sep. 24, 2008 Page



(e) DRAM Interface

In the DRAM interface, the numbers of precharge cycles, row address output cycles, and address output cycles can be specified.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and DRACCR. The number of row address output cycles can be specified as one to four cycle RCD1 and RCD0 in DRACCR. The number of column address output cycles can be specified by the CAST bit in DRAMCR. For the column address output cycle, wait (0 to 7 cycles) specified by WTCRB or external wait by WAIT can be inserted.

Number of access cycles in the DRAM interface

- number of precharge cycles (1 to 4) + number of row address output cycles (1 + number of column address output cycles (2 or 3)
 + number of program wait cycles (0 to 7)
 - + number of program wait cycles (0 to 7)[+number of external wait cycles by the WAIT pin]

(f) SDRAM Interface

In the SDRAM interface, the numbers of precharge cycles, row address output cycles, an address output cycles, as well as clock suspend and write-precharge delay, can be specific DRACCR and WTCRB.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and DRACCR. The number of row address output cycles can be specified as one to four cycle RCD1 and RCD0 in DRACCR. The number of column address output cycles during read can be specified as two to four cycles by bits W21 and W20 in WTCRB.

The cycles for clock suspend and write-precharge delay can be inserted by bits CKSPE a TRWL in SDCR.

RENESAS

Byte-contro	I SRAM interface	=	Th	+T1	+T2				+Tt		
			[0,1]	[1]	[1]				[0,1]		
		=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
			[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
Burst ROM	interface	=	Th	+T1	+T2					+Tb	
			[0,1]	[1]	[1]					[(1 to 8):	cm] [(2 t
		=	Th	+T1	+T2	+Tpw	+Ttw	+T3		+Tb	
			[0,1]	[1]	[1]	[0 to 7]	[n]	[1]		[(1 to 8):	cm] [(2 to 11
Address/da	ta multiplexed I/O	=Tma	+Th	+T1	+T2				+Tt		
interface		[2,3]	[0,1]	[1]	[1]				[0,1]		
		=Tma	+Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
		[2,3]	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
DRAM	Full access	=Tp	+Tr	+Trw	+TC1	+Tpw	+Ttw	+Tc2	+Tc3		
inter-		[1 to 4]	[1]	[0 to 3]	[1]	[0 to 7]	[n]	_[1]	[0,1]		
face	Fast page	=			TC1	+Tpw	+Ttw	+Tc2	+Tc3		
					[1]	[0 to 7]	[n]	[1]	[0,1]		
	Refresh	=TRp	+TRrw	+TRr	+TRc1	+TRcw	+TRc2				
		[1 to 4]	[0 to 3]	[1]	[1]	[0 to 7]	[1]	-			
	Self-refresh	=TRp	+TRrw	+TRr	 Sof standl 	ftware by mode 1+s]		+TRc3	+TRc4	+TRp	
		[1 to 4]	[0 to 3]	[1]				[1]	[1]	[0 to 7]	
SDRAM	Setting mode	=	Тр	+Tr	+Trw	+Tc1				+Tc2	+Trwl
interface	register		[1 to 4]	[1] +Tr	[0 to 3] +Trw	[1] +Tc1		+Tcl	T	[1] +Tc2	[0,1]
	Full access	=	Tp	+ Ir [1]				+1 ci [1 to 3]	+Tsp		
	(read)		[1 to 4] Tp	['] +Tr	[0 to 3] +Trw	[1] +Tc1		[1 (0 3]	[0,1]	[1] - +Tc2	+Trwl
	Full access	=	[1 to 4]	[1]	[0 to 3]	[1]				[1]	+1rwi [0,1]
	(write)	=	[1 10 4]	ניו	[0 10 3]	Tc1		+Tcl	+Tsp	+Tc2	[0,1]
	Page access	-				[1]		[1 to 3]	[0,1]	[1]	
	(read) Page access					Tc1		[1 10 3]		+Tc2	
	(write)	-				[1]				[1]	
	Cluster transfer	=	Тр	+Tr	+Trw	+Tc1	+Tcb	+Tcl		+Tc2	
	(read)	_	[1 to 4]	[1]	[0 to 3]	[1]	[0 to 31]	[1 to 3]		[1]	
	(read)	=	_[]_	-33	_ [0 10 0] _	Tc1	+Tcb	+Tcl		+Tc2	
						[1]	[0 to 31]	[1 to 3]		[1]	
	Cluster transfer	=	Тр	+Tr	+Trw	+Tc1	[0.10.0.7	[]		+Tc2	+Tcb
	(write)		[1 to 4]	[1]	[0 to 3]	[1]				[1]	[0 to 31]
	()	=				Tc1				+Tc2	+Tcb
						[1]				[1]	[0 to 31]
	Refresh	=	TRp	+TRr	+TRc1	+TRcw	+TRc2				
			[1 to 4]	[1]	[1]	[0 to 7]	[1]				
	Self-refresh	=	TRp	+TRr	+ Sof		+TRc2	+TRc3	+TRp		
			[1 to 4]	[1]	standi	ftware by mode 1+s]	[1]	[1]	[0 to 7]		
[Legend]											

Number enclosed by bracket: Number of access cycles
n: Pin wait (0 to ∞)
m: Number of burst accesses (0 to 63)
s: Time for a transition to or from software standby mode

Rev. 2.00 Sep. 24, 2008 Page



9.5.5 Area and External Bus Interface

(1) Area 0

Area 0 includes on-chip ROM. All of area 0 is used as external address space in on-chip disabled extended mode, and the space excluding on-chip ROM is external address space chip ROM enabled extended mode.

When area 0 external address space is accessed, the $\overline{\text{CS0}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or burst ROM interface caselected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 9.7 the external interface of area 0.

Table 9.7 Area 0 External Interface

	Register Setting						
Interface	BSRM0 of BROMCR	BCSEL0 of SRAMCR					
Basic bus interface	0	0					
Byte control SRAM interface	0	1					
Burst ROM interface	1	0					
Setting prohibited	1	1					

Rev. 2.00 Sep. 24, 2008 Page 236 of 1468 REJ09B0412-0200

RENESAS

		9.0.0. 009
Interface	BSRM1 of BROMCR	BCSEL1 of SRAMCE
Basic bus interface	0	0
Byte control SRAM interface	0	1
Burst ROM interface	1	0
Setting prohibited	1	1

Register Setting

(3) Area 2

In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the $\overline{\text{CS2}}$ signal can be output.

Either the basic bus interface, byte-control SRAM interface, DRAM interface, or SDRA interface can be selected for area 2 by the DRAME and DTYPE bits in DRAMCR and b BCSEL2 in SRAMCR. Table 9.9 shows the external interface of area 2.

Table 9.9 Area 2 External Interface

	Register Setting				
Interface	DRAME in DRAMCR	DTYPE in DRAMCR	BCSEL2 SRAMCI		
Basic bus interface	0	Don't care	0		
Byte-control SRAM interface	0	Don't care	1		
DRAM interface	1	0	0		
SDRAM interface	1	1	0		
Setting prohibited	1	Don't care	1		



Rev. 2.00 Sep. 24, 2008 Page

Interface	MPXE3 of MPXCR	BCSEL3 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Register Setting

(5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the $\overline{\text{CS4}}$ signal can be output.

Fither of the basic hus interface, byte control SRAM interface, or address/da

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM

Table 9.11 Area 4 External Interface

Table 9.11 shows the external interface of area 4.

	Register Setting				
Interface	MPXE4 of MPXCR	BCSEL4 of SRAMCR			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

Rev. 2.00 Sep. 24, 2008 Page 238 of 1468 REJ09B0412-0200



SRAMCR. Table 9.12 shows the external interface of area 5.

Table 9.12 Area 5 External Interface

	Register Setting				
Interface	MPXE5 of MPXCR	BCSEL5 of SRAMCI			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

(7) Area 6

Area 6 includes internal I/O registers. In external extended mode, area 6 other than on-c register area is external address space.

When area 6 external address space is accessed, the $\overline{CS6}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiples interface can be selected for area 6 by the MPXE6 bit in MPXCR and the BCSEL6 bit i SRAMCR. Table 9.13 shows the external interface of area 6.

Area 7 includes internal I/O registers. In external extended mode, area 7 other than internal register area is external address space.

When area 7 external address space is accessed, the $\overline{\text{CS7}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 9.14 shows the external interface of area 7.

Table 9.14 Area 7 External Interface

	Register Setting			
Interface	MPXE7 of MPXCR	BCSEL7 of SRAMCR		
Basic bus interface	0	0		
Byte control SRAM interface	0	1		
Address/data multiplexed I/O interface	1	0		
Setting prohibited	1	1		

amount of data that can be accessed at one time is one byte: a word access is performed byte accesses, and a longword access, as four byte accesses.

Figures 9.11 and 9.12 illustrate data alignment control for the 8-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

					Strobe LHWR/LUB
					Ī
Data Size	Access Address	Access Count	Bus Cycle	Data Size	Data [D15 D8
Byte	n	1	1st	Byte	
Word	_	2	1st	Byte	
	n		2nd	Byte	
Longword	n	4	1st	Byte	
			2nd	Byte	
			3rd	Byte	
			4th	Byte	

Figure 9.11 Access Sizes and Data Alignment Control for 8-Bit Access Space (Bi

Figure 9.12	Access 9	Sizes and D	ata Alio	nment Control for	8-Rit Access Sn
			4th	Byte	
			3rd	Byte	[
			2nd	Byte	<u> </u>

(Little Endian)

(2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bu D0) are used for accesses. The amount of data that can be accessed at one time is one byt word.

shows the data alignment when the data endian format is specified as big endian. Figure 9 shows the data alignment when the data endian format is specified as little endian.

Figures 9.13 and 9.14 illustrate data alignment control for the 16-bit access space. Figure

In big endian, byte access for an even address is performed by using the upper byte data l byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.

Longword	(2n)	2	1st	vvora	Ŀ
			2nd	Word	Ē
	Odd (2n+1)	3	1st	Byte	
			2nd	Word	
			3rd	Byte	[

Figure 9.13 Access Sizes and Data Alignment Control for 16-Bit Access Space (Bi

					Strobe LHWR/LUE
Access Size	Access Address	Access Count	Bus Cycle	Data Size	Da <u>(</u> D15 E
Byte	Even (2n)	1	1st	Byte	
	Odd (2n+1)	1	1st	Byte	7
Word	Even (2n)	1	1st	Word	15
	Odd (2n+1)	2	1st	Byte	7
			2nd	Byte	
Longword	Even	2	1st	Word	15
	(2n)		2nd	Word	311 1 1 1 1 1 2
	Odd (2n+1)	3	1st	Byte	7
			2nd	Word	23
			3rd	Byte	

Figure 9.14 Access Sizes and Data Alignment Control for 16-Bit Access Sp
(Little Endian)

accessed (8-bit access space or 16-bit access space), the data size, and endian format whe accessing external address space,. For details, see section 9.5.6, Endian and Data Alignment

9.6.2 I/O Pins Used for Basic Bus Interface

Table 9.15 shows the pins used for basic bus interface.

Table 9.15 I/O Pins for Basic Bus Interface

LLWR

Low-low write

REJ09B0412-0200

Note:

Name	Symbol	I/O	Function
Bus cycle start	BS	Output	Signal indicating that the bus cycle has start
Address strobe	ĀS*	Output	Strobe signal indicating that an address out address bus is valid during access
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access

When the address/data multiplexed I/O is selected, this pin only functions as tl

Strobe signal indicating that the lower byte (

D0) is valid during write access

Output

output and does not function as the \overline{AS} output.

Rev. 2.00 Sep. 24, 2008 Page 244 of 1468






Figure 9.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Ac

Rev. 2.

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.16 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Add




Figure 9.17 16-Bit 2-State Access Space Bus Timing (Word Access for Even A

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.18 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Add

REJ09B0412-0200






Figure 9.19 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Ac




Figure 9.20 16-Bit 3-State Access Space Bus Timing (Word Access for Even Ad

(2) Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding is set to 1, wait input by means of the \overline{WAIT} pin is enabled. When the external address saccessed in this state, a program wait (Tpw) is first inserted according to the WTCRA at WTCRB settings. If the \overline{WAIT} pin is low at the falling edge of B ϕ in the last T2 or Tpw another Ttw cycle is inserted until the \overline{WAIT} pin is brought high. The pin wait insertion effective when the Tw cycles are inserted to seven cycles or more, or when the number cycles to be inserted is changed according to the external devices. The WAITE bit is con all areas. For details on ICR, see section 13, I/O Ports.




Figure 9.21 Example of Wait Cycle Insertion Timing

Rev. 2.00 Sep. 24, 2008 Page 252 of 1468

REJ09B0412-0200






Figure 9.22 Example of Read Strobe Timing

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt inserted the basic bus cycle, or only one of these, can be specified for individual areas. Insertion of insertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) in CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).

Rev. 2.00 Sep. 24, 2008 Page 254 of 1468 REJ09B0412-0200

RENESAS




Figure 9.23 Example of Timing when Chip Select Assertion Period is Exten

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.24 DACK and EDACK Signal Output Timing

Rev. 2.00 Sep. 24, 2008 Page 256 of 1468



9.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area as burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting and byte control SRAM interface cannot be used.

9.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control S space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specified access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.



Rev. 2.00 Sep. 24, 2008 Page

				SRAM space is accessed
CSn	CSn	Chip select	Output	Strobe signal indicating that area n selected
RD	RD	Read strobe	Output	Output enable for the SRAM when control SRAM space is accessed
RD/WR	RD/WR	Read/write	Output	Write enable signal for the SRAM v
LHWR/LUB	LUB	Lower-upper byte select	Output	Upper byte select when the 16-bit to control SRAM space is accessed
LLWR/LLB	LLB	Lower-lower byte select	Output	Lower byte select when the 16-bit to control SRAM space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when an address space is accessed
A23 to A0	A23 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Address

strobe

Output

Strobe signal indicating that the ad

output on the address bus is valid basic bus interface space or byte of

Rev. 2.00 Sep. 24, 2008 Page 258 of 1468

AS/AH




Figure 9.25 16-Bit 2-State Access Space Bus Timing




Figure 9.26 16-Bit 3-State Access Space Bus Timing

Rev. 2.00 Sep. 24, 2008 Page 260 of 1468



For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding Dicleared to 0, and the ICR bit is set to 1, wait input by means of the $\overline{\text{WAIT}}$ pin is enabled details on DDR and ICR, refer to section 13, I/O Ports.

Figure 9.27 shows an example of wait cycle insertion timing.




Figure 6.27 Example of Wait Cycle Insertion Timing

Rev. 2.00 Sep. 24, 2008 Page 262 of 1468



cycle in the same way as the basic bus interface. For details, refer to section 9.6.6, Exter Chip Select (\overline{CS}) Assertion Period.

9.7.8 DACK and EDACK Signal Output Timing

For DMAC or EXDMAC single address transfers, the \overline{DACK} and \overline{EDACK} signal assert can be modified by using the DKC and EDKC bits in BCR1.

Figure 9.28 shows the \overline{DACK} and \overline{EDACK} signal output timing. Setting the DKC bit or EDKC bit to 1 asserts the \overline{DACK} or \overline{EDACK} signal a half cycle earlier.




Figure 9.28 DACK Signal Output Timing



Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only read accesses by the CPU and a cluster transfer. Other accesses are performed with the similar method to the basic bus in

9.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

9.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM interpretation space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.

Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (D0) is valid during write access
Chip select 0 and 1	CS0, CS1	Output	Strobe signal indicating that the area is sele
Wait	WAIT	Input	Wait request signal used when an external a

Output

RD

Read strobe

Strobe signal indicating the read access

Rev. 2.00 Sep. 24, 2008 Page 266 of 1468

RENESAS

according to the settings of BSTS01, BSTS00, BSTS11, and BSTS10 bits in BROMCR

The basic access timing for burst ROM space is shown in figures 9.29 and 9.30.




Figure 9.29 Example of Burst ROM Access Timing (ASTn = 1, Two Burst C

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.30 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cy

The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus in

9.8.7 Extension of Chip Select (CS) Assertion Period

In the burst ROM interface, the extension cycles can be inserted in the same way as the interface.

For the burst ROM space, the burst access can be enabled only in read access by the CP EXDMAC cluster transfer. In this case, the setting of the corresponding CSXTn bit in C ignored and an extension cycle can be inserted only before the full access cycle. Note the extension cycle can be inserted before or after the burst access cycles.

In accesses other than read accesses by the CPU and EXDMAC cluster transfer, the bur space is equivalent to the basic bus interface space. Accordingly, extension cycles can before and after the burst access cycles.

MPXCR.

9.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table shows the relationship between the bus width and address output.

Table 9.18 Address/Data Multiplex

			Data Pins													
Bus Width	Cycle	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	PH7	PH6	PH5	PH4	РН3	PH2	F
8 bits	Address	-	-	-	-	-	-	-	-	A7	A6	A5	A4	АЗ	A2	Ţ.
	Data	-	-	-	-	-	-	1	-	D7	D6	D5	D4	D3	D2	
16 bits	Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ	A2	
	Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	

9.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space is

For details on access size and data alignment, see section 9.5.6, Endian and Data Alignment

accessed, the corresponding address will be output to the address bus.

Rev. 2.00 Sep. 24, 2008 Page 270 of 1468



				written
D15 to D0	D15 to D0	Address/data	Input/ output	Address and data multiplexed pins for the address/data multiplexed I/O space.
				Only D7 to D0 are valid when the 8-bit spa specified. D15 to D0 are valid when the 16 specified.
A23 to A0	A23 to A0	Address	Output	Address output pin
WAIT	WAIT	Wait	Input	Wait request signal used when the external space is accessed
BS	BS	Bus cycle start	Output	Signal to indicate the bus cycle start
RD/WR	RD/WR	Read/write	Output	Signal indicating the data bus input or outp
Note: *	as address/dat that this pin ca	ta multiplexed nnot be used a	I/O , this pas the \overline{AS}	\overline{AS} output. At the timing that an area is pin starts to function as the \overline{AH} output \overline{S} output. At this time, when other areas bin does not function as the \overline{AS} output.

AS/AH

LHWR/LUB

LLWR/LLB

 $\overline{\mathsf{RD}}$

 $\overline{\mathsf{AH}}$ *

 $\overline{\mathsf{RD}}$

LHWR

LLWR

the $\overline{\mathsf{AS}}$ output.

Address hold

Read strobe

Low-high write Output

Low-low write Output

Output

Output



area is specified as address/data multiplexed I/O, be aware that this pin func

Rev. 2.00 Sep. 24, 2008 Page

Signal to hold an address when the addres multiplexed I/O space is specified

Signal indicating that the address/data mul

Strobe signal indicating that the upper byte D8) is valid when the address/data multiple

Strobe signal indicating that the lower byte is valid when the address/data multiplexed

space is being read

space is written




Figure 9.31 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)

Rev. 2.00 Sep. 24, 2008 Page 272 of 1468 REJ09B0412-0200






Figure 9.32 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn =




Figure 9.33 Access Timing of 3 Address Cycles (ADDEX = 1)

Rev. 2.00 Sep. 24, 2008 Page 274 of 1468



in the same way as in basic bus interface. For details, refer to section 9.6.5, Read Strobe Timing.

Figure 9.34 shows an example when the read strobe timing is modified.




Figure 9.34 Read Strobe Timing






Figure 9.35 Chip Select (CS) Assertion Period Extension Timing in Data C

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.36 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)

Rev. 2.00 Sep. 24, 2008 Page 278 of 1468






Figure 9.37 DACK and EDACK Signal Output Timing

settings.

Table 9.20 Relationship Among DRAME and DTYPE and Area 2 Interfaces

DRAME	DTYPE	Area 2 Interface
0	×	Basic bus space (initial state)/byte-control SRAM space
1	0	DRAM space
1	1	SDRAM space
[Legend]		

[Legend] ×: Don't care

9.10.2 Address Multiplexing

A Row address and a column address are multiplexed in the DRAM space. Select the nur row address bits to be shifted with bits MXC1 and MXC0 in DRAMCR. Table 9.21 lists relationship among bits MXC1 and MXC0 and shifted bit number.

Table 9.21 Relationship Among MXC1 and MXC0 and Shifted Bit Count

DRA	MCR	Shit Bit	Data Bus		Data Bus External Address Pin															
MXC1	MXC0	Count	Width	Address	A27 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ
0	0	8 bits	8/16 bits	Row address	A23 to A18	A17	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	Α7	A6	A5	A4	А3
0	1	9 bits	8/16 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ
1	0	10 bits	8/16 bits	Row address	A23 to A18	A17	-	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13
l				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3
1	1	11 bits	8/16 bits	Row address	A23 to A18	A17	-	-	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3

Rev. 2.00 Sep. 24, 2008 Page 280 of 1468



9.10.4 I/O Pins Used for DRAM Interface

Table 9.22 shows the pins used for the DRAM interface.

Table 9.22 I/O Pins for DRAM Interface

	DRAM			
Pin	Selected	Name	I/O	Function
WE	WE	Write enable	Output	Write enable signal for accessing DRAM interface
RAS	RAS	Row address strobe	Output	Row address strobe when the DI space is specified as area 2
LUCAS/ DQMLU	LUCAS	Lower-upper column address strobe	Output	 Lower-upper column address when the 32-bit DRAM space accessed
				 Upper column address strobe 16-bit DRAM space is access
LLCAS/ DQMLL	LLCAS	Lower-lower column address strobe	Output	 Lower-lower column address when the 32-bit DRAM space accessed
				 Lower column address strobe 16-bit DRAM space is access
ŌĒ	ŌĒ	Output enable	Output	Output enable signal when the D space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when a address space is accessed
A17 to A0	A17 to A0	Address pin	Output	Multiplexed address/data output
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin



Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 9.38 DRAM Basic Access Timing (RAS = 0 and CAST = 0)






Figure 9.39 Access Timing Example of Column Address Output Cycles for 3 Clo (RAST = 0)





Figure 9.40 Access Timing Example of \overline{RAS} Signal Driven Low at Start of Tr (CAST = 0)

Rev. 2.00 Sep. 24, 2008 Page 284 of 1468





Figure~9.41~Access~Timing~Example~when~One~Trw~Cycle~is~Specified~(RAST=0,




Figure 9.42 Access Timing Example of Two Precharge Cycles (RAST = 0 and CA

WTCRB.

(2) Pin Wait Insertion

When the WAITE bit in BCR1 is set to 1, and the AST2 bit in ASTCR is set to 1, setting bit for the corresponding pin to 1 enables wait input by the \overline{WAIT} pin. When the DRAM accessed in this state, a program wait (Tpw) is first inserted. If the \overline{WAIT} pin is low at the edge of B ϕ in the last Tc1 or Tpw cycle, another Ttw cycle is inserted until the \overline{WAIT} phigh. For details on ICR, see section 13, I/O Ports.

Figure 9.43 shows an example of wait cycle insertion timing for 2-cycle column address Figure 9.44 shows an example of wait cycle insertion timing for 3-cycle column address




Figure 9.43 Example of Wait Cycle Insertion Timing for 2-Cycle Column Address

Rev. 2.00 Sep. 24, 2008 Page 288 of 1468






Figure 9.44 Example of Wait Cycle Insertion Timing for 3-Cycle Column Address




Figure 9.45 Timing Example of Byte Control with Use of Two CAS Signals (Write Access with Lowest Bit of Address = B'0, RAST = 0, CAST = 0)

Rev. 2.00 Sep. 24, 2008 Page 290 of 1468






Figure 9.46 Timing Example of Word Control with Use of Two CAS Signa (Read Access with Lowest Bit of Address = B'0, RAST = 0, CAST = 0)




Figure 9.47 Example of Connection for Control with Two CAS Signals

9.10.11 Burst Access Operation

Besides an accessing method in which this LSI outputs a row address every time it access DRAM (called full access or normal access), some DRAMs have a fast-page mode function which fast speed access can be achieved by modifying only a column address with the sate address output (burst access) when consecutive accesses are made to the same row address.

The fast-page mode (burst access) can be specified when the BE bit in DRAMCR is set to

(1) Burst Access (Fast-Page Mode) Operation Timing

Figures 9.48 and 9.49 show operation timing of the fast-page mode.

When access cycles to the DRAM space are continued and the row addresses of the consetwo cycles are the same, output cycles of the CAS and column address signals follow. The address bits to be compared are decided by bits MXC1 and MXC0 in DRAMCR.

Wait cycles can be inserted during a burst access. The method and timing of the wait inserted same as that of full access mode. For details, see section 9.10.9, Wait Control.

Rev. 2.00 Sep. 24, 2008 Page 292 of 1468 REJ09B0412-0200

RENESAS




Figure 9.48 Operation Timing of Fast-Page Mode (RAST = 0, CAST = 0




Figure 9.49 Operation Timing of Fast-Page Mode (RAST = 0, CAST = 1)

The fast-page mode access (burst access) is resumed when the row addresses of the curr and previous cycle are the same. While other spaces are accessed when the DRAM space halted, the \overline{RAS} signal must be low. Figure 9.50 shows a timing example of RAS down

The \overline{RAS} signal goes high under the following conditions.

- When a refresh cycle is performed during RAS down mode
- When a self-refresh is performed
- When a transition to software standby mode is made
- When the external bus requested by the BREQ signal is released
- When either the RCDM or BE bit is cleared to 0.

If a transition to the all-module clock-stop mode is made during RAS down mode, clock stopped with the \overline{RAS} signal driven low. To make a transition with the \overline{RAS} signal driven clear the RCDM bit to 0 before execution of the SLEEP instruction.

Clear the RCDM bit to 0 for write access to SCKCR to set the clock frequencies. For SC section 27, Clock Pulse Generator.




Figure 9.50 Timing Example of RAS Down Mode (RAST = 0, CAST = 0)






Figure 9.51 Timing Example of RAS Up Mode (RAST = 0, CAST = 0)

A CBR refresh cycle is performed when the value set in RTCOR matches the RTCNT va (compare match). RTCNT is an up-counter operated on the input clock specified by bits to RTCK0 in REFCR. RTCNT is initialized upon the compare match and restarts to cour H'00. Accordingly, a CBR refresh cycle is repeated at intervals specified by bits RTCK2 RTCK0 in RTCOR. Set the bits so that the required refresh intervals of the DRAM must satisfied.

Since setting bits RTCK2 to RTCK0 starts RTCNT to count up, set RTCNT and RTCOR setting bits RTCK2 to RTCK0. When changing RTCNT and RTCOR, the counting opera should be halted. When changing bits RTCK2 to RTCK0, change them only after disabling external access and bus release by the EXDMAC, and if the write data buffer function is disabling the write data buffer function and reading the external space.

The external space cannot be accessed in CBR refresh mode.

Figure 9.52 shows RTCNT operation, figure 9.53 shows compare match timing, and figure shows CBR refresh timing. Table 9.23 lists the pin states during a CBR refresh cycle.




Figure 9.52 RTCNT Operation

Rev. 2.00 Sep. 24, 2008 Page 298 of 1468






Figure 9.54 CBR Refresh Timing

BS	High
RD/WR	High

The \overline{RAS} signal can be delayed for one to three clock cycles by setting bits RCW1 and R REFCR. The pulse width of the \overline{RAS} signal is changed by bits RLW2 to RLW0 in REFC settings of bits RCW1, RCW0, and RLW2 to RLW0 are effective only for a refresh cycle precharge time set by bit TPC1 and TPC0 is effective for a refresh cycle.

Figure 5.55 shows a timing for setting bits RCW1 and RCW0




Figure 9.55 CBR Refresh Timing (RCW1 = 0, RCW0 = 1, RLW2 = 0, RLW1 = 0, RLW0 = 0)

Rev. 2.00 Sep. 24, 2008 Page 300 of 1468

REJ09B0412-0200

RENESAS

When the self-refresh mode is used, do not clear the OPE bit in SBYCR to 0.

For details, see section 28.2.1, Standby Control Register (SBYCR).




Figure 9.56 Self-Refresh Timing

Rev. 2.00 Sep. 24, 2008 Page

2008 Page REJ09




Figure 9.57 Timing Example when 1 Precharge Cycle Added



For details, see section 28.2.2, Module Stop Control Registers A and B (MSTPCRA and MSTPCRB).

9.10.13 DRAM Interface and Single Address Transfer by DMAC and EXDMAC

When fast-page mode (BE = 1) is set for the DRAM space, either fast-page access or fu can be selected, by the setting of bits DDS and EDDS in DRAMCR, for the single address the DMAC or EXDMAC where the DRAM space is specified as the transfer source destination. At the same time, the output timings of the \overline{DACK} , \overline{EDACK} and BS signals changed. When BE = 0, full access to the DRAM space is performed by single address the regardless of the setting of bits DDS and EDDS. However, the output timing of the \overline{DACK} and BS signals can be changed by the setting of bits DDS and EDDS.

The assertion timing of the \overline{DACK} and \overline{EDACK} signal can be changed by bits DKC and BCR1.




Figure 9.58 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 1 or ED (RAST = 0, CAST = 0)

Rev. 2.00 Sep. 24, 2008 Page 304 of 1468

RENESAS




Figure 9.59 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 0 or E (RAST = 0, CAST = 1)

In the SDRAM space, pins PB2, PB3, and PB4 are used as the RAS, CAS, and WE signal PB1 pin is used as the $\overline{CS2}$ signal by the PFCR setting, and the PB5 pin is used as the CK by setting the OEE bit in DRAMCR to 1. The bus settings of the SDRAM space depend settings. The pin wait and program wait for the SDRAM space are not available. For PFC

An SDRAM command is designated by the combination of the \overline{RAS} , \overline{CAS} , and \overline{WE} signal the precharge-sel command (Precharge-sel) output on the upper column address.

This LSI supports the following commands: the NOP, auto-refresh (REF), self-refresh (S bank-precharge (PALL), bank active (ACTV), read (READ), write (WRIT), and mode re setting (MRS). Commands controlling a bank are not supported.

Table 9.24 Relationship among DRAME and DTYPE and Area 2 Interfaces

DRAME	DTYPE	Area 2 Interface
0	Χ	Basic bus space (initial state)/byte-control SRAM space
1	0	DRAM space
1	1	SDRAM space
[] 1]		

[Legend]

X: Don't care

section 13, I/O Ports.

1					Column address	A23 to A18	-	-	A23	A22	A21	A20	A19	Р	A9	A8	A7	A6	A5	A4	АЗ
1				16 bits	Row address	A23 to A18	-	-	A23	A22	A21	A20	P/A19*	A18	A17	A16	A15	A14	A13	A12	A11
١					Column address	A23 to A18	-	-	A23	A22	A21	A20	Р	A10	A9	A8	Α7	A6	A5	A4	А3
Γ	0	1	9 bits	8 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	A20	P/A19	A18	A17	A16	A15	A14	A13	A12
l					Column address	A23 to A18	A17	-	-	A23	A22	A21	A20	Р	A9	A8	A7	A6	A5	A4	АЗ
l				16 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	P/A20*	A19	A18	A17	A16	A15	A14	A13	A12
l					Column address	A23 to A18	A17	-	-	A23	A22	A21	Р	A10	A9	A8	A7	A6	A5	A4	АЗ
ſ	1	0	10 bits	8 bits	Row address	A23 to A18	-	-	-	-	A23	A22	A21	P/A20*	A19	A18	A17	A16	A15	A14	A13
l					Column address	A23 to A18	-	-	-	-	A23	A22	A21	Р	A9	A8	A7	A6	A5	A4	АЗ
l				16 bits	Row address	A23 to A18	-	-	-	-	A23	A22	P/A21*	A20	A19	A18	A17	A16	A15	A14	A13
l					Column address	A23 to A18	-	-	-	-	A23	A22	Р	A10	A9	A8	Α7	A6	A5	A4	АЗ
ſ	1	1	11 bits	8 bits	Row address	A23 to A18	A17	-	-	-	-	A23	A22	P/A21*	A20	A19	A18	A17	A16	A15	A14
l					Column address	A23 to A18	A17	-	-	-	-	A23	A10	Р	A9	A8	A7	A6	A5	A4	А3
۱				16 bits	Row address	A23 to A18	A17	-	-	-	-	A23	P/A22*	A21	A20	A19	A18	A17	A16	A15	A14
۱					Column address	A23 to A18	A17	-	-	-	-	A11	Р	A10	A9	A8	A7	A6	A5	A4	АЗ
-																					

Note: * When issuing the PALL command, precharge-sel = 1 is output and when issuing the ACTIV command, a corresponding address is output

9.11.3 Data Bus

ABWL2 in ABWCR. SDRAM with 16-bit words can be connected directly to 16-bit bu space.

Either 8 or 16 bits can be selected as the data bus width of the SDRAM space by bits Al

D7 to D0 are valid in 8-bit SDRAM space and D15 to D0 are valid in 16-bit SDRAM space

The data endian format can be selected by bit LE2 in ENDIANCR. For details on the ac and alignment, see section 9.5.6, Endian and Data Alignment.

Pin	Selected	Name	I/O	Function
RAS	RAS	Row address strobe	Output	Row address strobe when the space is specified as area 2
CAS	CAS	Column address strobe	Output	Column address strobe when t SDRAM space is specified as a
WE	WE	Write enable	Output	Write enable signal for accessi SDRAM interface
OE/CKE	CKE	Clock enable	Output	Clock enable signal when the S space is specified as area 2.
LLCAS/ DQMLU	DQMLU	Lower-upper data mask enable	Output	Upper data mask enable when bit SDRAM space is accessed
LLCAS/ DQMLL	DQMLL	Lower-lower data mask enable	Output	 Lower data mask enable wl 16-bit SDRAM space is acc
				 Data mask enable when the SDRAM is accessed
A17 to A0	A17 to A0	Address pin	Output	Multiplexed row/column-addres
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

PB7

CS2



Output

Output

SDRAM clock

selected

Strobe signal indicating that SI

DRAM

SDRAM_{\$\phi\$}

CS

Clock

Chip select

DRAMCR, bits RCW1 and RCW0 in REFCR are ignored.




Figure 9.60 SDRAM Basic Read Access Timing (CAS Latency = 2)

Rev. 2.00 Sep. 24, 2008 Page REJ09

RENESAS




Figure 9.61 SDRAM Basic Write Access Timing



W21	W20	Description	Number Latency
0	0	Setting prohibited	_
	1	SDRAM with CAS latency of 2 is in use	1
1	0	SDRAM with CAS latency of 3 is in use	2
	1	SDRAM with CAS latency of 4 is in use	3




Figure 9.62 Timing Example of CAS Latency (CAS Latency = 3)






Figure 9.63 Read Timing Example of Row Address Output Retained for 1 Cloc (RCD1 = 0, RCD0 = 1, CAS Latency = 2)

2008 Page REJ09




Figure 9.64 Write Timing Example of Row Address Output Retained for 1 Clock (RCD1 = 0, RCD0 = 1)






Figure 9.65 Read Timing Example of Two Precharge Cycles (TPC1 = 0, TPC0 = 1, CAS Latency = 2)




Figure 9.66 Write Timing Example of Two Precharge Cycles (TPC1 = 0, TPC)






Figure 9.67 Read Timing Example when CKSPE = 1 (CAS Latency = 2)




Figure 9.68 Write Timing Example when Write-Precharge Delay Cycle Inser (TRWL = 1)

Rev. 2.00 Sep. 24, 2008 Page 318 of 1468






Figure 9.69 Control Timing Example of Byte Control by DQM in 16-Bit Acces
(Read Access with Lowest Bit of Address = B'0)




Figure 9.70 Control Timing Example of Word Control by DQM in 16-Bit Access (Read Access with Lowest Bit of Address = B'0, CAS Latency = 2)






Figure 9.71 Connection Example of DQM Byte/Word Control

9.11.12 Fast-Page Access Operation

Besides an accessing method in which this LSI outputs a row address every time it acce SDRAM (called full access or normal access), some SDRAMs have a fast-page mode for which fast speed access can be achieved by modifying only a column address with the s address output when consecutive accesses are made to the same row address.

The fast-page mode can be used by setting the BE bit in DRAMCR to 1.



Rev. 2.00 Sep. 24, 2008 Page




Figure 9.72 Longword Write Timing in 16-Bit Access Space (BE = 1, RCDM $\,$




Figure 9.73 Word Read Timing in 8-Bit Access Space (BE = 1, RCDM = 0, CAS Latency = 2)

The next cycle after one of the following conditions is satisfied is a full access cycle.

- When a refresh cycle is performed during RAS down mode
- When a self-refresh is performed
- When a transition to software standby mode is made
- When the external bus requested by the BREO signal is released
- When either the RCDM or BE bit is cleared to 0
- When setting the SDRAM mode register

use, if the user program cannot control the time (such as software standby or sleep mode) the auto-refresh or self-refresh so that the given specification can be satisfied. If a refresh not used, the user program must control the time.

Some SDRAMs have a limitation on the time to hold each bank active. When such SDRA

Clear the RCDM bit to 0 for write access to SCKCR to set the clock frequencies. For SC section 27, Clock Pulse Generator.

(3) RAS Up Mode

Clear the RCDM bit in DRAMCR to 0 to set the RAS up mode.

Whenever a SDRAM space access is halted and other spaces are accessed, the next cycle PALL command cycle. Only when the SDRAM space continues to be accessed, the fast-mode access is performed.




Figure 9.74 Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Late




Figure 9.75 Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Later



An auto-refresh cycle is performed when the value set in RTCOR matches the RTCNT (compare match). RTCNT is an up-counter operated on the input clock specified bits RTCK0 in REFCR. RTCNT is initialized upon the compare match and restarts to count H'00. Accordingly, an auto-refresh cycle is repeated at intervals specified by bits RTCK RTCK0 in RTCOR. Set the bits so that the required refresh intervals of the DRAM mus satisfied.

Since setting bits RTCK2 to RTCK0 starts RTCNT to count up, set RTCNT and RTCO setting bits RTCK2 to RTCK0. When changing RTCNT and RTCOR, the count operation be halted. When changing bits RTCK2 to RTCK0, change them only after disabling the access and external bus release by the EXDMAC, if the write data buffer function is in the disabling the write data buffer function and reading the external space.

The external space cannot be accessed during auto-refresh.

Figure 9.76 shows auto-refresh cycle timing.

The operation of refresh counter is same as that for the DRAM interface. For details, see 9.10.12, Refresh Control.




Figure 9.76 Auto-Refresh Operation

Rev. 2.00 Sep. 24, 2008 Page 328 of 1468






Figure 9.77 Auto-Refresh Timing (TPC1 = 0, TPC0 = 1)

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.78 Auto-Refresh Timing (TPC1 = 0, TPC0 = 0, RLW2 = 0, RLW1 = 0, RI



When making a transition to the self-refresh, set the OEE bit in SBYCR to 1 and connect pin.

When the self-refresh is used, do not clear the OPE bit in SBYCR to 0.




Figure 9.79 Self-Refresh Timing in software standby mode

(TPC1 = 0, TPC0 = 0, RCW1 = 0, RCW0 = 0, RLW2 = 0, RLW1 = 0, RLW0

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.80 Timing Example when 1 Precharge Cycle Added in the Software Standby Mode (TPCS2 to TPCS0 = H'1, TPC1 = 0, TPC0 = 0)

Rev. 2.00 Sep. 24, 2008 Page 332 of 1468 REJ09B0412-0200

RENESAS

- figure 9.81).

 - 1. In PBDDR/PBDR, set PB1 (CS2) as a high-level output and PB5(CKE) as a low
 - output. Since the setting of the IOKEEP bit ensures retention of pin state at this time, the

of the IOKEEP bit continues to ensure retention of pin state, the existing state o

reset that accompanied the transition to deep software standby mode, remake the

state of change of the CKE pin and the next cycle of auto-refreshing in this proc

- state of high-level output on CS2 and low-level output on is retained.
- Set the PSTOP0 bit in SCKCR to 1 and SDRAM\(\phi\) as a high level output. Since t
- 3. Clear the IOKEEP bit in DPSBYCR.

level output on SDRAM\(\phi \) is retained.

- This releases pin states from retention due to the setting of the IOKEEP bit, but
- of pins CS2, CKE, and SDRAMφ as set in steps 1 and 2 do not change.
- 4. In the synchronous DRAM-related control registers that were initialized by the
 - to enable the synchronous DRAM interface. At this time, do not make settings i RTCNT, and RTCOR. Once the synchronous DRAM interface has been enabled, the state of the CKE
 - changes from low-level output to high-level output. Restart output of the SDRAM¢ clock signal by clearing the PSTOP0 bit in SCK
 - restarts supply of SDRAM ϕ to the synchronous DRAM.
 - Set REFCR, RTCNT, and RTCOR and enable refreshing. As the state of the CKE pin has been changed in the step 4, adjust the time betw
- within the stipulated refreshing interval of the synchronous DRAM. Resume access to the synchronous DRAM.
- Pre-charging time after the termination of self-refresh will be secured by the tim

setting in step 6.




Figure 9.81 Self-Refresh Timing in Deep Software Standby Mode $(TPC1=0,\,TPC0=0,\,RCW1=0,\,RCW0=0,\,RLW2=0,\,RLW1=0,\,RLW0=0)$

Rev. 2.00 Sep. 24, 2008 Page 334 of 1468

RENESAS

For details, see section 28.2.2, Module Stop Control Registers A and B (MSTPCRA and MSTPCRB).

9.11.14 Setting SDRAM Mode Register

To use SDRAM, the mode register must be specified after a power-on reset.

Setting the MRSE bit in SDCR to 1 enables the SDRAM mode register setting. After the SDRAM space in bytes.

When the value to be set in the SDRAM mode register is x, write to the following memolocation (address). The value of x is written to the SDRAM mode register.

- H'4000000/H'400000 + x for 8-bit bus SDRAM
- H'4000000/H'400000 + 2x for 16-bit bus SDRAM

The SDRAM mode register latches the address signals when the MRS command is issue

This LSI does not support the burst read/burst write mode of SDRAM. When setting the mode register, use the burst read/single write mode and set the burst length to 1. Setting SDRAM mode register must be consistent with that in the bus controller.




Figure 9.82 Timing of Setting SDRAM Mode Register

9.11.15 SDRAM Interface and Single Address Transfer by DMAC and EXDMAC

When fast-page mode (BE = 1) is set for the SDRAM space, either fast-page access or fu can be selected, by the setting of bits DDS and EDDS in DRAMCR, for the single address by the DMAC or EXDMAC where the SDRAM space is specified as the transfer source destination. At the same time, the output timing of the \overline{DACK} and \overline{EDACK} and \overline{BS} signal changed. When BE = 0, a full access to the SDRAM space is performed with a single additional transfer regardless of the setting of bits DDS and EDDS. However, the output timing of the \overline{DACK} , \overline{EDACK} and BS signals can be changed by the setting of bits DDS and EDDS.

The assertion timing of the \overline{DACK} and \overline{EDACK} signals can be changed by the bits DKC EDKC in BCR1.

The output timing of the \overline{DACK} and \overline{EDACK} signals can be independently set by the bits and CKSPE in SDCR and bit DKC and EDKC in BCR1 regardless of the setting of bits I EDDS.

Rev. 2.00 Sep. 24, 2008 Page 336 of 1468




Figure 9.83 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 1 or E (Write)

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.84 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 1 or ED (Read, CAS Latency = 2)

Rev. 2.00 Sep. 24, 2008 Page 338 of 1468






Figure 9.85 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 0 or E (Write)

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.86 Output Timing Example of \overline{DACK} and \overline{EDACK} when DDS = 0 or ED (Read, CAS Latency = 2)

Rev. 2.00 Sep. 24, 2008 Page 340 of 1468






Figure 9.87 Output Timing Example of \overline{DACK} and \overline{EDACK} when TRWL = 1




Figure 9.88 Output Timing Example of \overline{DACK} and \overline{EDACK} when CKSPE = (Read, CAS Latency = 2)

Rev. 2.00 Sep. 24, 2008 Page 342 of 1468 REJ09B0412-0200

RENESAS




Figure 9.89 Output Timing Example of \overline{DACK} and \overline{EDACK} when DKC = 1 or E and DDS = 1 or EDDS = 1 (Write)

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.90 Output Timing Example of \overline{DACK} and \overline{EDACK} when DKC = 1 or ED and DDS = 0 or EDDS = 0 (Write)

9.11.16 EXDMAC Cluster Transfer

Using an EXDMAC cluster transfer mode, data can be read from or written to consecutive details, see section 11, EXDMA Controller (EXDMAC).

Figures 9.91 and 9.92 show a read/write timing using a cluster transfer.

For 1-cycle read or write, set the BE bit in DRAMCR to 1, clear the TRWL bit in SDCR set the CAS latency to 2. During a read cycle, the clock suspend mode cannot be used.

Do not change the bus controller register settings during a cluster transfer.

Rev. 2.00 Sep. 24, 2008 Page 344 of 1468






Figure 9.91 Word-Size 6-Word Cluster Transfer (Read, BE = 1, EDDS = 1, CAS Latency = 2)

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.92 Word-Size 6-Word Cluster Transfer (Write, BE = 1, EDDS = 1)

Rev. 2.00 Sep. 24, 2008 Page 346 of 1468



- 1. When read cycles of different areas in the external address space occur consecutively
- When read cycles of different areas in the external address space occur consecutive
 When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle
- When an external read cycle occurs immediately after a DMAC or EXDMAC single add

and write and previously accessed area.

transfer (write cycle)

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output data

previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the midle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in ID.

idle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in ID setting B specified by bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected four cycles, and setting B can be selected from one or two to four cycles. Setting A or B specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits I to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions shown above.

Table 9.28 shows the correspondence between conditions 1 to 4 and number of idle cyclinserted for each area. Table 9.29 shows the correspondence between the number of idle be inserted specified by settings A and B, and number of cycles to be inserted.

Read after write	2	0	_	Invalid
		1		А
External access after single address transfer	3	0	_	Invalid
		1		А
[Legend]				
A: Number of idle cycle insertion A is s	elec	cted.		

Table 9.29 Number of Idle Cycles Inserted

B: Number of idle cycle insertion B is selected.

Bit Settings

Invalid: No idle cycle is inserted for the corresponding condition.

A				
IDLCA1	IDLCA0	IDLCB1	IDLCB0	Number of Cyc
_	_	0	0	0
0	0	_	_	1
0	1	0	1	2
1	0	1	0	3
1	1	1	1	4

and a data conflict is prevented.




Figure 9.93 Example of Idle Cycle Operation (Consecutive Reads in Different

Rev. 2.00 Sep. 24, 2008 Page




Figure 9.94 Example of Idle Cycle Operation (Write after Read)






Figure 9.95 Example of Idle Cycle Operation (Read after Write)




Figure 9.96 Example of Idle Cycle Operation (Write after Single Address Transfe






Figure 9.97 Idle Cycle Insertion Example




Figure 9.98 Relationship between Chip Select (\overline{CS}) and Read (\overline{RD})



While the SDRAM space is accessed in a full access, the $\overline{\text{CS2}}$ signal is driven low even cycle.

The idle cycle insertion is enabled even in a fast-page access in RAS down mode. The s number of idle cycles is inserted. Figure 9.101 shows a timing example of the idle cycle in RAS down mode.




Figure 9.99 Example of DRAM Full Access after External Read (CAST =




Figure 9.100 Example of SDRAM Full Access after External Read (CAS Latence






Figure 9.101 Example of Idle Cycles in RAS Down Mode (Write after Rea

Rev. 2.00 Sep. 24, 2008 Page

Normal/DRAM/		_	0	_	_	_	
SDRAM space write	SDRAM space read	_	1	_	_	_	
· ·	Normal/DRAM/ SDRAM space write	0	_	_	_	_	
write		1				_	



Normal/DRAM/ Normal/DRAM/

read

SDRAM space SDRAM space

read



0

0

1

0 1

0

0

1

1

0

1

1

0 0

0

1

1

0 1

1

0 0

0

1

0

0

1

1

0

1 0

1 1

1

2 cycles

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

0 0 cycle ir 1 2 cycles 0

1

3 cycles 4 cycles Disabled

1 cycle ir

2 cycles

1 cycle ir

3 cycles 4 cycles Disabled

ĀH		low	
LHWR, LL	WR	High	
LUB, LLB		High	
CKE		High	
ŌĒ		High	
RAS		High/Low* ⁴	
CAS		High	
WE		High	
DACKn (n	= 3 to 0)	High	
EDACKn (n = 3 to 0)	High	
Notes: 1.	Low when accessing the SDRAM	/l in full access cycle	
2.	Low when reading the SDRAM is	n full access cycle	
3.	Low when accessing or writing to the DRAM/SDRAM in full access cycle		
4.	The pin state varies depending on the DRAM space access/ area access oth DRAM space, or RAS up mode/RAS down mode. For details, see figures 9.9 9.100.		

High*²

High

High

High

High*³

LUCAS, LLCAS

DQMLU, DQMLL

ĀS

RD

BS

RD/WR

In external extended mode, when the BRLE bit in BCR1 is set to 1, and the ICR bit for the corresponding pin is set to 1, the bus can be released to the external. Driving the BREQ issues an external bus request to this LSI. When the BREQ pin is sampled, at the prescrib timing, the BACK pin is driven low, and the address bus, data bus, and bus control signal placed in the high-impedance state, establishing the external bus released state. For ICR, section 13, I/O Ports.

internal bus. When any one of the CPU, DTC, DMAC, and EXDMAC attempts to access external address space, it temporarily defers initiation of the bus cycle, and waits for the request from the external bus master to be canceled.

In the external bus released state, the CPU, DTC, DMAC can access the internal space us

In the external bus released state, certain operations are suspended as follows until the bu from the external bus master is canceled:

- When a refresh is requested, refresh control is suspended.
- When the SLEEP instruction is executed to enter software standby mode or all-modul. stop mode, control for software standby mode or all-module clock-stop mode is suspe
- When SCKCR is written to set the clock frequencies, changing of clock frequencies i suspended. For SCKCR, see section 27, Clock Pulse Generator.

If the BREQOE bit in BCR1 is set to 1, the BREQO pin can be driven low to request cano


of the bus request when any of the following requests are issued. When any one of the CPU, DTC, DMAC, and EXDMAC attempts to access the exter

- address space
- When a refresh is requested
- When a SLEEP instruction is executed to place the chip in software standby mode or module-clock-stop mode



Table 9.32 Pin States in Bus Released State

Pin State
High impedance
High
High




- [1] A low level of the \overline{BREQ} signal is sampled at the rising edge of the B ϕ signal.
- [2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles o more after the low level of the BREQ signal is sampled.
- [3] The BREO signal state sampling is continued in the external bus master.
- [4] The BREQ signal state sampling is continued in the external bus released state. [5] A high level of the BREQ signal is sampled.
- [5] A night level of the BREQ signal is sampled.
- [6] The external bus released cycles are ended one cycle after the BREQ signal is driven high.
 [7] When the external space is accessed by an internal bus master during external bus released while the BR
- bit is set to 1, the BREQO signal goes low.
- [8] Normally the $\overline{\text{BREQO}}$ signal goes high at the rising edge of the $\overline{\text{BACK}}$ signal.

Figure 9.102 Bus Released State Transition Timing (SRAM Interface is Not U

Rev. 2.00 Sep. 24, 2008 Page 362 of 1468

RENESAS



- [1] A low level of the BREQ signal is sampled at the rising edge of the Bo signal.
- [2] The PALL command is issued.
- [3] The bus control signals are driven high at the end of the external access cycle. It takes two cycles or more after the low level of the BREQ signal is sampled.
- [4] The BACK signal is driven low, releasing bus to the external bus master.
- [5] The BREQ signal state sampling is continued in the external bus released state.
- [6] A high level of the BREQ signal is sampled.
- [7] The BACK signal is driven high, ending external bus release cycle after one cycle.
- [8] When the external space is accessed by an internal bus master or a refresh cycle is requested during of bus released while the BREQOE bit is set to 1, the BREQO signal goes low.
 [9] Normally the BREQO signal goes high at the rising edge of the BACK signal.

Figure 9.103 Bus Released State Transition Timing (SRAM Interface is Us



Rev. 2.00 Sep. 24, 2008 Page

Access Space	Access	Number of Access		
On-chip ROM space	Read	One Iφ cycle Three Iφ cycles		
	Write			
On-chip RAM space	Read	One I		
	Write	One I		

In access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules. according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1:n, synchronization cycles using a clock divide to n-1 are inserted for register access in the same way as for external bus clock division.

Table 9.34 lists the number of access cycles for registers of on-chip peripheral modules.

Table 9.34 Number of Access Cycles for	Registers o	f On-Chip	Peripheral Modules
	Number of	f Cycles	
Module to be Accessed	Read	Write	Write Data Buffer F
DMAC and EXDMAC registers	Two Iφ		Disabled
MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers	Two Iφ	Three Iφ	Disabled
I/O port registers of PFCR and WDT	Two P¢	Three P _{\$\phi\$}	Disabled
I/O port registers other than PFCR and PORTM, TPU, PPG0, TMR0, TMR1, SCI0 to SCI2, SCI4, IIC2, A/D_0, and D/A registers	Two P¢		Enabled
I/O port registers of PORTM, TMR2, TMR3, USB, SCI5, SCI6, A/D_1, and PPG1 registers	Three Pø		Enabled

Rev. 2.00 Sep. 24, 2008 Page 364 of 1468 RENESAS REJ09B0412-0200

executed in the first two cycles. However, from the next cycle onward, internal accesses memory or internal I/O register read/write) and the external address space write rather the waiting until it ends are executed in parallel.




Figure 9.104 Example of Timing when Write Data Buffer Function is Use

is performed in the first two cycles. However, from the next cycle onward an internal me an external access and internal I/O register write are executed in parallel rather than waiti it ends.




Figure 9.105 Example of Timing when Peripheral Module Write Data Buffer Function is Used

Rev. 2.00 Sep. 24, 2008 Page 366 of 1468

REJ09B0412-0200



9.16.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, s request acknowledge signal to the bus master. If there are bus requests from more than c master, the bus request acknowledge signal is sent to the one with the highest priority. W master receives the bus request acknowledge signal, it takes possession of the bus until t is canceled.

The priority of the internal bus arbitration:

DMAC > DTC > CPU

The priority of the external bus arbitration:

Refresh > EXDMAC > External bus release request > External access by the CPU, DMAC

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. case, the priority between the DMAC and DTC does not change. If an external bus releas an EXDMAC access, and a refresh cycle request continue, an external bus access by the DTC, and DMAC can be given priority to execute the bus cycles alternatively between setting the EBCCS bit in BCR2. In this case, the priorities among the refresh, EXDMAC external bus release request do not change.

An internal bus access by internal bus masters and an external bus access by an external release request, a refresh cycle, or an EXDMAC access can be executed in parallel.



Rev. 2.00 Sep. 24, 2008 Page

arbiter transfer the bus to the EXDMAC.

The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction instruction.

(In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

 From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condition a cycle corresponding the write cycle)

(2) **DTC**

The DTC sends the internal bus arbiter a request for the bus when an activation request is generated. When the DTC accesses an external bus space, the DTC first takes control of the space of the DTC first takes control of the space.

from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycles master whose priority is higher than the DTC requests the bus, the DTC transfers the bus higher priority bus master. If the IBCCS bit in BCR2 is set to 1, the DTC transfers the bu CPU.



bus from the internal bus arbiter and then requests a bus to the external bus arbiter.

After the DMAC takes control of the bus, it may continue the transfer processing cycles the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

Between the read cycle in the dual-address mode and the write cycle corresponding cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

(4) EXDMAC

The EXDMAC sends the external bus arbiter a request for the bus when an activation regenerated. If an internal bus master accesses the external space, the bus is passed to the when the bus master can release the bus. Some EXDMAC transfers are continued once control of the bus. Some EXDMAC transfers are divided and it releases the bus for each cycle.

- Transfers are continued without bus release between a read cycle and the subsequent cycle in dual address mode
- Transfers are continued without bus release in cluster transfer mode



External Bus Release

When the BREQ pin goes low and an external bus release request is issued while the BR BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to the bus a

External bus release can be performed on completion of an external bus cycle.

(6) Refresh

When area 2 is specified as the DRAM space or SDRAM space with the RFSHE bit in R to 1, RTCNT starts to count up. When the RTCOR value matches RTCNT, a bus request the bus arbiter.

A refresh cycle is inserted on completion of the external bus cycle. A refresh cycle is not consecutively inserted. Once a refresh cycle is inserted, the bus is passed to another bus r When the bus is passed, if there is no bus request from other bus masters, NOP cycles are

Rev. 2.00 Sep. 24, 2008 Page 370 of 1468

RENESAS

other than an instruction fetch access.

(2) Mode Settings

The burst read-burst write mode of synchronous DRAM is not supported.

When setting the mode register of synchronous DRAM, the burst read-single write mod selected and the burst length must be 1.

In this LSI, if the ACSE bit in MSTPCRA is set to 1 and a SLEEP instruction is execute

External Bus Release Function and All-Module-Clock-Stop Mode

the sleep state after shutting off the clocks to all peripheral modules (MSTPCRA and M = H'FFFFFF) or allowing operation of the 8-bit timer module alone (MSTPCRA and M = H'F[C to F]FFFFFF), the all-module-clock-stop mode is entered in which the clock fo controller and I/O ports is also stopped. For details, see section 28, Power-Down Modes

In this state, the external bus release function is halted. To use the external bus release f sleep mode, the ACSE bit in MSTPCRA must be cleared to 0. Conversely, if a SLEEP i to place the chip in all-module-clock-stop mode is executed in the external bus released transition to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

(4) External Bus Release Function and Software Standby Mode

In this LSI, internal bus master operation does not stop even while the bus is released, as the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEF instruction to place the chip in software standby mode is executed while the external but released, the transition to software standby mode is deferred and performed after the bus recovered.



Rev. 2.00 Sep. 24, 2008 Page

our grand and bridge beat in best to 1.

(6) BREQO Output Timing

When the BREQOE bit is set to 1 and the \overline{BREQO} signal is output, both the \overline{BREQO} and signals may go low simultaneously.

This will occur if the next external access request occurs while internal bus arbitration is progress after the chip samples a low level of the \overline{BREQ} signal.

(7) Refresh Settings

In single-chip activation mode, the setting of the RFSHE bit in REFCR should be made a setting the EXPE bit in SYSCR to 1. For SYSCR, see section 3, MCU Operating Modes.

(8) Refresh Timer Settings

The setting of bits RTCK2 to RTCK0 in REFCR should be made after RTCNT and RTC been set. When changing RTCNT and RTCOR, the counter operation should be halted. Vechanging bits RTCK2 to RTCK0, external access and external bus release by the EXDM should be prohibited. The write data buffer function should be used after the write data buffunction is disabled and the external space is read.

(9) Switching Between Refresh Timer and Interval Timer

When changing the RFSHE bit in REFCR from 1 to 0, a refresh cycle may be inserted ur change is reflected. After this, when using RTCNT as an interval timer, the compare mate (CMF) may be set to 1. Therefore, confirm the state before setting the CMIE bit to 1.

Rev. 2.00 Sep. 24, 2008 Page 372 of 1468

REJ09B0412-0200



to SCKCR. RAS down mode should be set again after clock frequencies are set. For SC section 27, Clock Pulse Generator.

(12) Cluster Transfer to SDRAM Space

Cluster transfer mode is available for the SDRAM with CAS latency of 2. When the SD used in cluster transfer mode, the SDRAM with CAS latency of 2 should be used. In clutransfer mode, the write-precharge output delay function by the TRWL bit is not available TRWL bit must be cleared to 0.

Rev. 2.00 Sep. 24, 2008 Page 374 of 1468

REJ09B0412-0200



•	DMAC activation methods	are auto-request, on-chip module interrupt, and external
	Auto request:	CPU activates (cycle stealing or burst access can be sele

sel On-chip module interrupt: Interrupt requests from on-chip peripheral modules can

as an activation source Low level or falling edge detection of the \overline{DREO} signal External request:

selected. External request is available for all four chann • Dual or single address mode can be selected as address mode

- Dual address mode: Both source and destination are specified by addresses Single address mode: Either source or destination is specified by the \overline{DACK} signal a other is specified by address
- Normal, repeat, or block transfer can be selected as transfer mode
- Normal transfer mode: One byte, one word, or one longword data is transferred

single transfer request One byte, one word, or one longword data is transferred Repeat transfer mode: single transfer request

Repeat size of data is transferred and then a transfer add returns to the transfer start address Up to 64K transfers (65,536 bytes/words/longwords) ca

repeat size Block transfer mode:

block size

One block data is transferred at a single transfer request Up to 64K transfers (65,536 bytes/words/longwords) ca Data is divided according to its address (byte or word) when it is transfer

Data is divided according to its address (byte or word) when it is transferred

- Two types of interrupts can be requested to the CPU
 A transfer end interrupt is generated after the number of data specified by the transfer
 - is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.
- Module stop state can be set.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 376 of 1468




Figure 10.1 Block Diagram of DMAC

Rev. 2.00 Sep. 24, 2008 Page

DMA transfer acknowledge 1	DACK1	Output	Channel 1 single address acknowledge
DMA transfer end 1	TEND1	Output	Channel 1 transfer end
DMA transfer request 2	DREQ2	Input	Channel 2 external reque
DMA transfer acknowledge 2	DACK2	Output	Channel 2 single address acknowledge
DMA transfer end 2	TEND2	Output	Channel 2 transfer end
DMA transfer request 3	DREQ3	Input	Channel 3 external reque
DMA transfer acknowledge 3	DACK3	Output	Channel 3 single address acknowledge
DMA transfer end 3	TEND3	Output	Channel 3 transfer end
	DMA transfer end 1 DMA transfer request 2 DMA transfer acknowledge 2 DMA transfer end 2 DMA transfer request 3 DMA transfer acknowledge 3	DMA transfer end 1 DMA transfer request 2 DMA transfer acknowledge 2 DMA transfer acknowledge 2 DMA transfer end 2 DMA transfer request 3 DMA transfer acknowledge 3 DACK3	DMA transfer end 1 TEND1 Output DMA transfer request 2 DMEQ2 Input DMA transfer acknowledge 2 DACK2 Output DMA transfer end 2 TEND2 Output DMA transfer request 3 DMEQ3 Input DMA transfer acknowledge 3 DACK3 Output

DREQ1

Input

DMA transfer request 1

Channel 1 external reque

Rev. 2.00 Sep. 24, 2008 Page 378 of 1468

RENESAS

- DIVIA DIOCK SIZE TEGISTET_U (DDSK_U)
 - DMA mode control register_0 (DMDR_0)
 - DMA address control register_0 (DACR_0)

 - DMA module request select register_0 (DMRSR_0)

Channel 1:

- DMA source address register 1 (DSAR 1)
- DMA destination address register_1 (DDAR_1)
- DMA offset register_1 (DOFR_1)
- DMA transfer count register_1 (DTCR_1)
- DMA block size register_1 (DBSR_1)
- DMA mode control register_1 (DMDR_1)
- DMA address control register_1 (DACR_1)
- DMA module request select register_1 (DMRSR_1)

Channel 2:

- DMA source address register_2 (DSAR_2)
- DMA destination address register_2 (DDAR_2)
- DMA offset register_2 (DOFR_2)
- DMA transfer count register_2 (DTCR_2)
- DMA block size register_2 (DBSR_2)
- DMA mode control register_2 (DMDR_2)
- DMA address control register_2 (DACR_2)
- DMA module request select register_2 (DMRSR_2)

10.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DSA updates the transfer source address every time data is transferred. When DDAR is specifidestination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore.

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name						·		
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Rev. 2.00 Sep. 24, 2008 Page 380 of 1468

REJ09B0412-0200



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Bit Name	7	6			3	2	1	
	7	6			3	0	0	

RENESAS

Bit		15	14	13		12	11	10	9	
Bit Nam	ie	BKSZ15	BKSZ14	BKSZ	13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	Bł
Initial Va	alue	0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W	/	R/W	R/W	R/W	R/W	F
Bit		7	6	5		4	3	2	1	
Bit Nam	ie	BKSZ7	BKSZ6	BKSZ	Z5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	Bł
Initial Va	alue	0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W	1	R/W	R/W	R/W	R/W	F
Bit	Bit N	lame	Initial Value	R/W	De	escription				
31 to 16	BKS	ZH31 to	All 0	R/W	Sp	ecify the r	epeat size	or block s	size.	
	BKS	ZH16			on me	e word, or eans the m	one longv naximum v	vord. Whe alue (refe	or block siz n H'0000 i r to table 1 ng is fixed	s se 0.2)
15 to 0	BKS BKS	Z15 to Z0	All 0	R/W			U	•	block size decreme	

0

R/W

0

R/W

0

R/W

0

R/W

every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load

the same value as the BKSZH bits.

0

R/W

Initial Value

R/W

0

R/W

0

R/W

DMDR controls the DMAC operation.

• DMDR_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	DACKE	TENDE		DREQS	NRD		
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Bit	23	22	21	20	19	18	17	
Bit Name	ACT				ERRF		ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	F
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA			DMAP2	DMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

Rev. 2.00 Sep. 24, 2008 Page

IIIIIai value	U	U	U	U	U	U	U	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.								

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 386 of 1468 RENESAS

In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after 1-block size data transfer. If an event which stops (sustains) a transfer o externally, this bit is automatically cleared to 0 the transfer. Operating modes and transfer methods must changed while this bit is set to 1. 0: Disables a data transfer 1: Enables a data transfer (DMA is in operation [Clearing conditions]

by an extended repeat size end

- When the specified total transfer size of tra completed When a transfer is stopped by an overflow
- by a repeat size end · When a transfer is stopped by an overflow
- When a transfer is stopped by a transfer s interrupt When clearing this bit to 0 to stop a transfe
- In block transfer mode, this bit changes after t block transfer. When an address error or an NMI interrup
- requested In the reset state or hardware standby mo

				1. Enables TEMP signal output
28	_	0	R/W	Reserved
				Initial value should not be changed.
27	DREQS	0	R/W	DREQ Select
				Selects whether a low level or the falling edge DREQ signal used in external request mode is
				0: Low level detection
				1: Falling edge detection (the first transfer after transfer enabled is detected on a low level)
26	NRD	0	R/W	Next Request Delay
				Selects the accepting timing of the next transfe
				 Starts accepting the next transfer request af completion of the current transfer
				 Starts accepting the next transfer request or of Bφ after completion of the current transfer
25, 24	_	All 0	R	Reserved

R

			state by clearing the DTE bit to 0
			1: Active state
22 to 20 —	All 0	R	Reserved
			These bits are always read as 0 and cannot be modified.

0

modified.

Active State

These bits are always read as 0 and cannot be

Indicates the operating state for the channel. 0: Waiting for a transfer request or a transfer di

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 388 of 1468



RENESAS

23

ACT

				[Setting condition]
				 When an address error or an NMI interrup generated
				However, when an address error or an NMI in been generated in DMAC module stop mode, not set to 1.
18	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
17	ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
				Indicates that a transfer escape end interrupt requested. A transfer escape end means that is terminated before the transfer counter reac
				0: A transfer escape end interrupt has not bee requested
				1: A transfer escape end interrupt has been re
				[Clearing conditions]
				When setting the DTE bit to 1
				• When clearing to 0 before reading ESIF =
				[Setting conditions]
				When a transfer size error interrupt is requ
				• When a repeat size end interrupt is reque
				 When a transfer end interrupt by an exten area overflow is requested
				Rev. 2.00 Sep. 24, 2008 Page

generated
[Clearing condition]

• When clearing to 0 after reading ERRF =

				• When clearing to 0 after reading DTIF = 1
				[Setting condition]
				When DTCR reaches 0 and the transfer is completed
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Select the data access size for a transfer.
				00: Byte size (eight bits)
				01: Word size (16 bits)
				10: Longword size (32 bits)
				11: Setting prohibited
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	Select the transfer mode.
				00: Normal transfer mode
				01: Block transfer mode
				10: Repeat transfer mode

Rev. 2.00 Sep. 24, 2008 Page 390 of 1468

REJ09B0412-0200

RENESAS



11: Setting prohibited

				 In block transfer mode, the total transfer si DTCR is less than the block size
				0: Disables a transfer size error interrupt requ
				1: Enables a transfer size error interrupt reque
10	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				Enables/disables a transfer escape end interr request. When the ESIF bit is set to 1 with this 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt requested by clearing this bit or the ESIF bit to 0
				0: Disables a transfer escape end interrupt

R/W

 In normal or repeat transfer mode, the total size set in DTCR is less than the data acc

1: Enables a transfer escape end interrupt

Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the DTIF bit to 0

Data Transfer End Interrupt Enable

0: Disables a transfer end interrupt 1: Enables a transfer end interrupt

0

8

DTIE

				11: External request
5	DTA	0	R/W	Data Transfer Acknowledge
				This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR.
				0: To clear the source in DMA transfer is disable. Since the on-chip module interrupt source is cleared in DMA transfer, it should be cleared CPU or DTC transfer.
				 To clear the source in DMA transfer is enable Since the on-chip module interrupt source is in DMA transfer, it does not require an interru CPU or DTC transfer.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev. 2.00 Sep. 24, 2008 Page 392 of 1468 REJ09B0412-0200

RENESAS

001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

Note: * Only 0 can be written to, to clear the flag.



R/W	I	R	R	R/W	R/W	R	R	R/W	F
Bit		15	14	13	12	11	10	9	
Bit N	Name	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SA
Initia	al Value	0	0	0	0	0	0	0	
R/W	I	R/W	R	R	R/W	R/W	R/W	R/W	F
Bit		7	6	5	4	3	2	1	
Bit N	Name	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	D/
Initia	al Value	0	0	0	0	0	0	0	
R/W	1	R/W	R	R	R/W	R/W	R/W	R/W	ı
Bit	Bit N		nitial /alue	R/W D	escription				
31	AMS)	R/W A	ddress Mod	de Select			
				n	elects addr node. In sin ccording to	gle addres	s mode, th		
				0	: Dual addr	ess mode			
				1	: Single add	dress mod	е		
30	DIRS	6 0)	R/W S	ingle Addre	ess Direction	on Select		
				_			sfer directi		

modified.

All 0

Reserved

0: Specifies DSAR as source address 1: Specifies DDAR as destination address

These bits are always read as 0 and cannot be

29 to 27 —

Rev. 2.00 Sep. 24, 2008 Page 394 of 1468 RENESAS REJ09B0412-0200

R

				00: Specify the block area or repeat area on the address
				01: Specify the block area or repeat area on the destination address
				10: Do not specify the block area or repeat are
				11: Setting prohibited
23, 22	_	All 0	R	Reserved
				These bits are always read as 0 and cannot b modified.
21	SAT1	0	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno
				00: Source address is fixed
				01: Source address is updated by adding the
				 Source address is updated by adding 1, 2 according to the data access size

R/W

R/W

Area Select 1 and 0

transfer mode.

25

24

ARS1

ARS0

0

0

Rev. 2.00 Sep. 24, 2008 Page

 Source address is updated by subtracting according to the data access size

transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 to that a repeat size end interrupt is requested.

0: Disables a repeat size end interrupt

1: Enables a repeat size end interrupt

Specify the block area or repeat area in block

				according to the data access size
				11: Destination address is updated by subtracti or 4 according to the data access size
15	SARIE	0	R/W	Interrupt Enable for Source Address Extended Overflow
				Enables/disables an interrupt request for an exarea overflow on the source address.
				When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an repeat area overflow on the source address is requested.
				When block transfer mode is used with the externed area function, an interrupt is requested a

repeat area function, an interrupt is requested a completion of a 1-block size transfer. When set DTE bit in DMDR of the channel for which a tra been stopped to 1, the transfer is resumed from

overflow on the source address

state when the transfer is stopped. When the extended repeat area is not specified is ignored. 0: Disables an interrupt request for an extended

- 1: Enables an interrupt request for an extended
- overflow on the source address Reserved
- These bits are always read as 0 and cannot be

modified.

Rev. 2.00 Sep. 24, 2008 Page 396 of 1468

All 0

R

REJ09B0412-0200

14, 13

RENESAS

				When an overflow in the extended repeat area with the SARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and the extended repeat area.
7	DARIE	0	R/W	Destination Address Extended Repeat Area C Interrupt Enable
				Enables/disables an interrupt request for an e area overflow on the destination address.
				When an extended repeat area overflow on the destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt extended repeat area overflow on the destinate address is requested.

When block transfer mode is used with the ex repeat area function, an interrupt is requested completion of a 1-block size transfer. When se DTE bit in DMDR of the channel for which the

has been stopped to 1, the transfer is resume state when the transfer is stopped. When the extended repeat area is not specifie

is ignored. 0: Disables an interrupt request for an extende overflow on the destination address

1: Enables an interrupt request for an extende

overflow on the destination address Reserved

All 0

R

6, 5

These bits are always read as 0 and cannot b

modified.

RENESAS



Rev. 2.00 Sep. 24, 2008 Page

area for address addition and subtraction, responsible. When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and at the extended repeat area.

Rev. 2.00 Sep. 24, 2008 Page 398 of 1468

RENESAS

01000	256 bytes specified as extended repeat area by the lower 8 bits of the addre
01001	512 bytes specified as extended repeat area by the lower 9 bits of the addre
01010	1 Kbyte specified as extended repeat area by the lower 10 bits of the address
01011	2 Kbytes specified as extended repeat area by the lower 11 bits of the address
01100	4 Kbytes specified as extended repeat area by the lower 12 bits of the address
01101	8 Kbytes specified as extended repeat area by the lower 13 bits of the address
01110	16 Kbytes specified as extended repeat area by the lower 14 bits of the add
01111	32 Kbytes specified as extended repeat area by the lower 15 bits of the add
10000	64 Kbytes specified as extended repeat area by the lower 16 bits of the add
10001	128 Kbytes specified as extended repeat area by the lower 17 bits of the ad
10010	256 Kbytes specified as extended repeat area by the lower 18 bits of the ad
10011	512 Kbytes specified as extended repeat area by the lower 19 bits of the ad
10100	1 Mbyte specified as extended repeat area by the lower 20 bits of the addre
10101	2 Mbytes specified as extended repeat area by the lower 21 bits of the addr

32 bytes specified as extended repeat area by the lower 5 bits of the address

64 bytes specified as extended repeat area by the lower 6 bits of the address

128 bytes specified as extended repeat area by the lower 7 bits of the addre

00101

00110

00111

10110

10111

11000

11001

11010

11011

111××

[Legend] ×: Don't care

Setting prohibited

4 Mbytes specified as extended repeat area by the lower 22 bits of the addr

8 Mbytes specified as extended repeat area by the lower 23 bits of the addr

16 Mbytes specified as extended repeat area by the lower 24 bits of the add

32 Mbytes specified as extended repeat area by the lower 25 bits of the add

64 Mbytes specified as extended repeat area by the lower 26 bits of the add

128 Mbytes specified as extended repeat area by the lower 27 bits of the ac

Rev. 2.00 Sep. 24, 2008 Page 400 of 1468



		Repeat or block size = 1 to 65,536 bytes, 1 to 65,536 words, or 1 to 65,536 longwords		On-chip module interrupt External request		specified Offset addition Extended repeat area function			
Single address	Single address	•	Instead of specifying the source or destination address registers, data is directly transferred from/to the external device using the $\overline{D}ACK$ pin						
		•	The same settings as register setting (e.g.,						
		•	One transfer can be put transfer modes are the		-	, , ,			

(activated by

CPU)

size: 1 to 4

Gbytes or not

address

Repeat transfer

Block transfer

When the auto request setting is selected as the activation source, the cycle stealing or b can be selected. When the total transfer size is not specified (DTCR = H'00000000), the counter is stopped and the transfer is continued without the limitation of the transfer counter is stopped.

divided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus mas refresh cycle, and external bus release cycle) are not generated between read and write cy

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in two bus cycles. When an idle cycle is inserted before the bus cycle, the TEND s also output in the idle cycle. The DACK signal is not output.

Figure 10.2 shows an example of the signal timing in dual address mode and figure 10.3 operation in dual address mode.




Figure 10.2 Example of Signal Timing in Dual Address Mode

Rev. 2.00 Sep. 24, 2008 Page 402 of 1468

REJ09B0412-0200

RENESAS

Figure 10.3 Operations in Dual Address Mode

(2) Single Address Mode

In single address mode, data between an external device and an external memory is dire transferred using the \overline{DACK} pin instead of DSAR or DDAR. A transfer at a time is perfone bus cycle. In this mode, the data bus width must be the same as the data access size details on the data bus width, see section 9, Bus Controller (BSC).

The DMAC accesses an external device as the transfer source or destination by outputtin strobe signal (\overline{DACK}) to the external device with \overline{DACK} and accesses the other transfer outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Find shows an example of a transfer between an external memory and an external device with \overline{DACK} pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

The transfer direction is decided by the DIRS bit in DACR which specifies an external of the \overline{DACK} pin as the transfer source or destination. When DIRS = 0, data is transferred external memory (DSAR) to an external device with the \overline{DACK} pin. When DIRS = 1, data transferred from an external device with the \overline{DACK} pin to an external memory (DDAR) settings of registers which are not used as the transfer source or destination are ignored.

The \overline{DACK} signal output is enabled in single address mode by the DACKE bit in DMD \overline{DACK} signal is low active.

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in one bus cycle. When an idle cycle is inserted before the bus cycle, the TEND salso output in the idle cycle.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page



Figure 10.4 Data Flow in Single Address Mode

Rev. 2.00 Sep. 24, 2008 Page 404 of 1468






Figure 10.5 Example of Signal Timing in Single Address Mode




Figure 10.6 Operations in Single Address Mode

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

the operation in normal transfer mode.




Figure 10.7 Example of Signal Timing in Normal Transfer Mode




Figure 10.8 Operations in Normal Transfer Mode

Rev. 2.00 Sep. 24, 2008 Page 406 of 1468



In addition, a DMA transfer can be stopped and a repeat size end interrupt can be reques CPU or DTC when the repeat size of transfers is completed. When the next transfer is re after completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At

an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timing of the TEND signals is the same as in normal transfer mode.

When the repeat area is specified as neither source nor destination address side, the open the same as the normal transfer mode operation shown in figure 10.8. In this case, a repo end interrupt can also be requested to the CPU when the repeat size of transfers is comp

Figure 10.9 shows the operation in repeat transfer mode while dual address mode is set.

Operation when the repeat area is specified to the source side



Figure 10.9 Operations in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. U Gbytes can be specified as total transfer size by DTCR. The block size can be specified in up to $64K \times data$ access size.

While one block of data is being transferred, transfer requests from other channels are sur. When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the block area returns to the transfer start address who block size of data is completed. When the block area is specified as neither source nor de address side, the operation continues without returning the address to the transfer start ad repeat size end interrupt can be requested.

The TEND signal is output every time 1-block data is transferred in the last DMA transfer

When an interrupt request by an extended repeat area overflow is used in block transfer resettings should be selected carefully. For details, see section 10.5.5, Extended Repeat Are Function.

Rev. 2.00 Sep. 24, 2008 Page 408 of 1468

REJ09B0412-0200

RENESAS




Figure 10.10 Operations in Block Transfer Mode




Figure 10.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)

Rev. 2.00 Sep. 24, 2008 Page




Figure 10.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)



DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mo

(2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interused as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module reselect register (DMRSR). The activation sources are specified to the individual channels 10.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected activation source can generate an interrupt request simultaneously to the CPU or DTC. I refer to section 7, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt control. When the DMAC is activated while DTA = 1, the interrupt request flag is automatically

a DMA transfer. If multiple channels use a single transfer request as an activation source the channel having priority is activated, the interrupt request flag is cleared. In this case, channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not req transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt sourcleared to 0 before writing 1 to the DTE bit.



	-	
RXI0 (receive data full interrupt for SCI channel 0)	SCI_0	14
TXI0 (transmit data empty interrupt for SCI channel 0)	SCI_0	14
RXI1 (receive data full interrupt for SCI channel 1)	SCI_1	14
TXI1 (transmit data empty interrupt for SCI channel 1)	SCI_1	15
RXI2 (receive data full interrupt for SCI channel 2)	SCI_2	15
TXI2 (transmit data empty interrupt for SCI channel 2)	SCI_2	15
RXI4 (receive data full interrupt for SCI channel 4)	SCI_4	16
TXI4 (transmit data empty interrupt for SCI channel 4)	SCI_4	16
TGI6A (TGI6A input capture/compare match)	TPU_6	16
TGI7A (TGI7A input capture/compare match)	TPU_7	16
TGI8A (TGI8A input capture/compare match)	TPU_8	17
TGI9A (TGI9A input capture/compare match)	TPU_9	17
TGI10A (TGI10A input capture/compare match)	TPU_10	18
TGI11A (TGI11A input capture/compare match)	TPU_11	18
RXI5 (receive data full interrupt for SCI channel 5)	SCI_5	22
TXI5 (transmit data empty interrupt for SCI channel 5)	SCI_5	22
RXI6 (receive data full interrupt for SCI channel 6)	SCI_6	22
TXI6 (transmit data empty interrupt for SCI channel 6)	SCI_6	22
USBINTN0 (EP1FIFO full interrupt)	USB	23
USBINTN1 (EP2FIFO empty interrupt)	USB	23
	A/D_1	23

TPU_5

1

TGI5A (TGI5A input capture/compare match)

ICR bit to 1 for the corresponding pin. For details, see section 13, I/O Ports.

10.5.4 Bus Access Modes

There are two types of bus access modes: cycle stealing and burst.

When an activation source is the auto request, the cycle stealing or burst mode is selected DTF0 in DMDR. When an activation source is the on-chip module interrupt or external the cycle stealing mode is selected.

(1) Cycle Stealing Mode

In cycle stealing mode, the DMAC releases the bus every time one unit of transfers (byt longword, or 1-block size) is completed. After that, when a transfer is requested, the DM obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

When a transfer is requested to another channel during a DMA transfer, the DMAC rele bus and then transfers data for the requested channel. For details on operations when a transfer to multiple channels, see section 10.5.8, Priority of Channels.

Bus released temporarily for the CPU

Figure 10.13 Example of Timing in Cycle Stealing Mode

(2) Burst Access Mode

the transfer end condition is satisfied. Even if a transfer is requested from another channel priority, the transfer is not stopped once it is started. The DMAC releases the bus in the nafter the transfer for the channel in burst mode is completed. This is similarly to operation stealing mode. However, setting the IBCCS bit in BCR2 of the bus controller makes the release the bus to pass the bus to another bus master.

In burst mode, once it takes the bus, the DMAC continues a transfer without releasing the

In block transfer mode, the burst mode setting is ignored (operation is the same as that in mode during one block of transfers). The DMAC is always operated in cycle stealing mo

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the D cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a repearend, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the trans

Figure 10.14 shows an example of timing in burst mode.




Figure 10.14 Example of Timing in Burst Mode

Rev. 2.00 Sep. 24, 2008 Page 414 of 1468



The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DAR

A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be

DACR. The extended repeat area sizes for each side can be specified independently.

to the CPU when the contents of the address register reach the end address of the extend area. When an overflow on the extended repeat area set in DSAR occurs while the SAR DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an ex repeat area overflow is requested to the CPU. When the DARIE bit in DACR is set to 1. overflow on the extended repeat area set in DDAR occurs, meaning that the destination target. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer




Figure 10.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, th following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addre register must be set so that the block size is a power of 2 or the block size boundary is ali the extended repeat area boundary. When an overflow on the extended repeat area occurs transfer of one block, the interrupt by the overflow is suspended and the transfer overruns.




Figure 10.16 Example of Extended Repeat Area Function in Block Transfer




Figure 10.17 Address Update Method

In item (a), Address fixed, the transfer source or destination address is not updated indica same address.

In item (b), Increment or decrement by 1, 2, or 4, the transfer source or destination address incremented or decremented by the value according to the data access size at each transfer word, or longword can be specified as the data access size. The value of 1 for byte, 2 for 4 for longword is used for updating the address. This operation realizes the data transfer processes to the data transfer processes are as a consecutive areas.

In item (c), Offset addition, the address update does not depend on the data access size. T specified by DOFR is added to the address every time the DMAC transfers data of the da size.

Rev. 2.00 Sep. 24, 2008 Page 418 of 1468 REJ09B0412-0200






Figure 10.18 Operation of Offset Addition

In figure 10.18, the offset addition is selected as the transfer source address update and or decrement by 1, 2, or 4 is selected as the transfer destination address. The address up that data at the address which is away from the previous transfer source address by the cread from. The data read from the address away from the previous address is written to consecutive area in the destination side.




Figure 10.19 XY Conversion Operation Using Offset Addition in Repeat Transfe

In figure 10.19, the source address side is specified to the repeat area by DACR and the caddition is selected. The offset value is set to $4 \times$ data access size (when the data access slongword, H'00000010 is set in DOFR, as an example). The repeat size is set to $4 \times$ data size (when the data access size is longword, the repeat size is set to $4 \times 4 = 16$ bytes, as a example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the RPTIE bit in DACR is set to 1 and the resize of transfers is completed.

Rev. 2.00 Sep. 24, 2008 Page 420 of 1468




Figure 10.20 XY Conversion Flowchart Using Offset Addition in Repeat Transf

Rev. 2.00 Sep. 24, 2008 Page RENESAS

10.5.7 Register during Diviri Trunsie

the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTC BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMDR

The DMAC registers are updated by a DMA transfer. The value to be updated differs acc

(1) DMA Source Address Register

When the transfer source address set in DSAR is accessed, the contents of DSAR are out then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When S SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added w offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT0 the address is decremented. The size of increment or decrement depends on the data acce

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 an

= B'00, the data access size is byte and the address is incremented or decremented by 1. VDTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and address is incremented or decremented by 4. Even if the access data size of the source adword or longword, when the source address is not aligned with the word or longword bout the read bus cycle is divided into byte or word cycles. While data of one word or one long being read, the size of increment or decrement is changing according to the actual data according to the actual data according to the actual data according to the read cycle is started is incremented or decremented by the value according to the value a

RENESAS

bits SAT1 and SAT0.

(2) DMA Destination Address Register

When the transfer destination address set in DDAR is accessed, the contents of DDAR a and then are updated to the next address.

The increment or decrement can be specified by bits DAT1 and DAT0 in DACR. When and DAT0 = B'00, the address is fixed. When DAT1 and DAT0 = B'01, the address is a the offset. When DAT1 and DAT0 = B'10, the address is incremented. When DAT1 and B'11, the address is decremented. The incrementing or decrementing size depends on the access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 a = B'00, the data access size is byte and the address is incremented or decremented by 1. DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword as address is incremented or decremented by 4. Even if the access data size of the destinati is word or longword, when the destination address is not aligned with the word or longw boundary, the write bus cycle is divided into byte and word cycles. While one word or o longword of data is being written, the incrementing or decrementing size is changing ac the actual data access size, for example, +1 or +2 for byte or word data. After the one w longword of data is written, the address when the write cycle is started is incremented or decremented by the value according to bits SAT1 and SAT0.

In block or repeat transfer mode, when the block or repeat size of data transfers is comp the block or repeat area is specified to the destination address side, the destination addre to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation follows: setting. The upper address bits are fixed and is not affected by the address update.



Rev. 2.00 Sep. 24, 2008 Page

While data is being transferred, all the bits of DTCR may be changed. DTCR must be according words. If the upper word and lower word are read separately, incorrect data may be resince the contents of DTCR during the transfer may be updated regardless of the access be CPU. Moreover, DTCR for the channel being transferred must not be written to.

When a conflict occurs between the address update by DMA transfer and write access by the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DTC write access by the CPU (other than 0), the CPU has priority in writing to DTCR. However, transfer is stopped.

(4) DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as BK bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size ar size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the bl and repeat size and its value is decremented every transfer by 1. When the BKSZ value is change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded int BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.

- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- · Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is processed (except for the DTE bit). When changing the register settings after writing 0 to the DTE confirm that the DTE bit has been cleared to 0.

Figure 10.21 show the procedure for changing the register settings for the channel being transferred.




Figure 10.21 Procedure for Changing Register Setting For Channel being Tran

bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of I transfer.

(7) ERRF Bit in DMDR

address error or an NMI interrupt has occurred regardless of whether or not the DMAC is operation.

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all the channels to stop a transfer. In addition, it sets the ERRF bit in DMDR 0 to 1 to indicate the transfer.

However, when the DMAC is in the module stop state, the ERRF bit is not set to 1 for ad errors or the NMI.

(8) ESIF Bit in DMDR

is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are set transfer escape interrupt is requested to the CPU or DTC.

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area of

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 10.8, Interrupt Sources.

RENESAS

For details on interrupts, see section 10.8, Interrupt Sources.

10.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel3. Table 10.6 shows the priority levels among the DMAC channels.

Table 10.6 Priority among DMAC Channels

Channel	Pr
Channel 0	Hi
Channel 1	
Channel 2	
Channel 3	Lo

The channel having highest priority other than the channel being transferred is selected transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.




Figure 10.22 Example of Timing for Channel Priority




Figure 10.23 Example of Bus Timing of DMA Transfer

Rev. 2.00 Sep. 24, 2008 Page




Figure 10.24 Example of Transfer in Normal Transfer Mode by Cycle Steali

In figures 10.25 and 10.26, the $\overline{\text{TEND}}$ signal output is enabled and data is transferred in I from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal t mode by cycle stealing.

In figure 10.25, the transfer source (DSAR) is not aligned with a longword boundary and transfer destination (DDAR) is aligned with a longword boundary.

In figure 10.26, the transfer source (DSAR) is aligned with a longword boundary and the destination (DDAR) is not aligned with a longword boundary.

Rev. 2.00 Sep. 24, 2008 Page 430 of 1468

REJ09B0412-0200

RENESAS



Figure 10.25 Example of Transfer in Normal Transfer Mode by Cycle Stea (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 10.26 Example of Transfer in Normal Transfer Mode by Cycle Stea (Transfer Destination DDAR = Odd Address and Destination Address Decre




Figure 10.27 Example of Transfer in Normal Transfer Mode by Burst Acce





Figure 10.28 Example of Transfer in Block Transfer Mode

Rev. 2.00 Sep. 24, 2008 Page

receiving the next transfer request resumes and then a low level of the \overline{DREQ} signal is de This operation is repeated until the transfer is completed.




- request is held.
 [2][5] The DMAC is activated and the transfer request is cleared.
- |2||5| The DMAC is activated and the transfer request is cleared. |3||6| A DMA cycle is started and sampling the DREQ signal at the rising edge of the B\(\phi\) signal is started to detect a high level (
- DHEQ signal.

 [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the write (A low level of the DREQ signal is detected at the rising edge of the B\(\theta\) signal and a transfer request is held. This is the sa

Figure 10.29 Example of Transfer in Normal Transfer Mode Activated by DREQ Falling Edge

Rev. 2.00 Sep. 24, 2008 Page 434 of 1468





- request is held.
- [2][5] The DMAC is activated and the transfer request is cleared. [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the B¢ signal is started to detect a high leve
- [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the wi (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the

Figure 10.30 Example of Transfer in Block Transfer Mode Activated by DREQ Falling Edge

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

DMA read DMA write DMA read DMA write Bus released Bus released cycle cycle cycle cycle Вφ DREQ Address bus DMA Wait Write Read Write Wait Read operation Duration of transfer Duration of transfer Channel request disabled Reques request disabled Min. of 3 cycles Min. of 3 cycles [1] [2] [3] [4] [5] [6] [7]

After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started.

[4][7] Transfer request enable is resumed after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the same

Transfer request enable resumed


Transfer request enabl

Figure 10.31 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level

Rev. 2.00 Sep. 24, 2008 Page 436 of 1468

REJ09B0412-0200






- [3][6] A DMA cycle is started.
 - [4][7] Transfer request enable is resumed after completion of the write cycle.
 - (A low level of the $\overline{\text{DREQ}}$ signal is detected at the rising edge of the B ϕ signal and a transfer request is held. This is the same

Figure 10.32 Example of Transfer in Block Transfer Mode Activated by DREQ Low Level



Rev. 2.00 Sep. 24, 2008 Page

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the wrand then a low level of the $\overline{\text{DREQ}}$ signal is detected. This operation is repeated until the transfer completed.



[3][6] A DMA cycle is started.
[4][7] Transfer request enable is resumed one cycle after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the B\(\phi\) signal and a transfer request is held. This is the sa

Figure 10.33 Example of Transfer in Normal Transfer Mode Activated by \overline{DREQ} Low Level with NRD = 1

Rev. 2.00 Sep. 24, 2008 Page 438 of 1468

REJ09B0412-0200






Figure 10.34 Example of Transfer in Single Address Mode (Byte Read)

Rev. 2.00 Sep. 24, 2008 Page

008 Page REJ09





Figure 10.35 Example of Transfer in Single Address Mode (Byte Write)

REJ09B0412-0200



operation is repeated until the transfer is completed.




- [1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bø signal and a
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bø signal is started to detect a high level of DREQ signal
- [4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle. (A low level of the DREQ signal is detected at the rising edge of the B\(\phi\) signal and a transfer request is held. This is the sa

Figure 10.36 Example of Transfer in Single Address Mode Activated by DREQ Falling Edge

Rev. 2.00

Rev. 2.00 Sep. 24, 2008 Page REJ09 _



- 1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a trequest is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the single cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sam


Figure 10.37 Example of Transfer in Single Address Mode Activated by $\overline{\text{DREQ}}$ Low Level

Rev. 2.00 Sep. 24, 2008 Page 442 of 1468

REJ09B0412-0200

RENESAS

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the trans request is cleared. Receiving the next transfer request resumes after one cycle of the transfer request resumes after the cycle of the transfer request resumes after the cycle of the request duration inserted by NRD = 1 on completion of the single cycle and then a low l DREQ signal is detected. This operation is repeated until the transfer is completed.



- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed one cycle after completion of the single cycle.
 - (A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the s

Figure 10.38 Example of Transfer in Single Address Mode Activated by \overline{DREQ} Low Level with NRD = 1

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09

(2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a to size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMDR is to 0 and the ESIF bit in DMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requested transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disabled the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value re A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specified data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.

RENESAS

When an overflow on the extended repeat area occurs while the extended repeat area is and the SARIE or DARIE bit in DACR is set to 1, an interrupt by an extended repeat are overflow is requested. When the interrupt is requested, the DMA transfer is terminated, bit in DMDR is cleared to 0, and the ESIF bit in DMDR is set to 1.

In dual address mode, even if an interrupt by an extended repeat area overflow occurs d read cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow occurs block transfer, the remaining data is transferred. The transfer is not terminated by an ext repeat area overflow interrupt unless the current transfer is complete.

Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after the DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.

transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle for transfer unit.

Block Transfer Mode (b)

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, open not guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This to (a) in normal transfer mode.

When an address error occurs, the DTE bits for all the channels are cleared to 0 and the E

Transfer End by Address Error

in DMDR_0 is set to 1. When an address error occurs during a DMA transfer, the transfe forced to stop. To perform a DMA transfer after an address error occurs, clear the ERRF and then set the DTE bits for the channels.

The transfer end timing after an address error is the same as that after an NMI interrupt.

Transfer End by Hardware Standby Mode or Reset

The DMAC is initialized by a reset and a transition to the hardware standby mode. A DM transfer is not guaranteed.

RENESAS

The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits C CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU h over the DMAC, a transfer request for the corresponding channel is masked and the transactivated. When another channel has priority over or the same as the CPU, a transfer received regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears to suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.

write cycles of a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DM transfer are consecutively performed. For this duration, since the DMAC has priority ove CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus con register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, b of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by s IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not sep For details, see section 9, Bus Controller (BSC).

A conflict may occur between external space access of the DMAC and a refreshing cycle EXDMAC cycle, or external bus release cycle. Even if a burst or block transfer is perform

the DMAC, the transfer is stopped temporarily and a cycle of external bus release is inser the BSC according to the external bus priority (when the CPU external access and the DT external access do not have priority over a DMAC transfer, the transfers are not operated DMAC releases the bus). In dual address mode, the DMAC releases the external bus after the external space write

Since the read and write cycles are not separated, the bus is not released. An internal space (on-chip memory and internal I/O registers) access of the DMAC and r

cycle, EXDMAC cycle, or an external bus release cycle may be performed at the same ting



DMEEND2	Interrupt by channel 2 transfer size error
	Interrupt by channel 2 repeat size end
	Interrupt by channel 2 extended repeat area overflow on source address
	Interrupt by channel 2 extended repeat area overflow on destination ad
DMEEND3	Interrupt by channel 3 transfer size error
	Interrupt by channel 3 repeat size end
	Interrupt by channel 3 extended repeat area overflow on source address
	Interrupt by channel 3 extended repeat area overflow on destination ad

DMDR. The DMEEND interrupt sources are not distinguished. The priority among char decided by the interrupt controller and it is shown in table 10.7. For details, see section

Transfer end interrupt by channel 2 transfer counter

Transfer end interrupt by channel 3 transfer counter

Interrupt by channel 0 extended repeat area overflow on source address Interrupt by channel 0 extended repeat area overflow on destination address

Interrupt by channel 0 transfer size error Interrupt by channel 0 repeat size end

Interrupt by channel 1 transfer size error

DMTEND2

DMTEND3

DMEEND0

DMEEND1

Controller.

An interrupt other than the transfer end interrupt by the transfer counter is generated whe ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied b transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed be DTCR value is less than the data access size, meaning that the data access size of transfer be performed. In block transfer mode, the block size is compared with the DTCR value for transfer error decision.

A repeat size end interrupt is generated when the next transfer is requested after completi repeat size of transfers in repeat transfer mode. Even when the repeat area is not specified address register, the transfer can be stopped periodically according to the repeat size. At t when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1.

An interrupt by an extended repeat area overflow on the source and destination addresses generated when the address exceeds the extended repeat area (overflow). At this time, wh transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 10.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, clear DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfer setting the DTE bit in DMDR after setting the register. Figure 10.40 shows procedure to the transfer by clearing a interrupt.



Figure 10.39 Interrupt and Interrupt Sources




Figure 10.40 Procedure Example of Resuming Transfer by Clearing Interrupt

Rev. 2.00 Sep. 24, 2008 Page

enters the module stop state. However, when a transfer for a channel is enabled or wh

interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0,

DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13. When the clock is stopped, the DMAC registers cannot be accessed. However, the fol register settings are valid in the module stop state. Disable them before entering the m

stop state, if necessary. — TENDE bit in DMDR is 1 (the TEND signal output enabled)

- DACKE bit in DMDR is 1 (the DACK signal output enabled)
- 3. Activation by DREQ Falling Edge

The DREQ falling edge detection is synchronized with the DMAC internal operation.

- A. Activation request waiting state: Waiting for detecting the \overline{DREQ} low level. A tra
- B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made.

2. is made.

- C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transition made.
- After a DMAC transfer enabled, a transition to 1. is made. Therefore, the \overline{DREQ} sign
- sampled by low level detection at the first activation after a DMAC transfer enabled. 4. Acceptation of Activation Source
- At the beginning of an activation source reception, a low level is detected regardless of setting of DREQ falling edge or low level detection. Therefore, if the DREQ signal is

When the DMAC is activated, clear the DREQ signal of the previous transfer.

low before setting DMDR, the low level is received as a transfer request.

- Up to 4-Gbyte address space accessible Selection of byte, word, or longword transfer data length

 - Total transfer size of up to 4 Gbytes (4,294,967,295 bytes)
 - Selection of free-running mode (with no total transfer size specified) Selection of auto-requests or external requests for activating the EXDMAC
 - Auto-request: Activation from the CPU (Cycle steal mode or burst mode can be sele
 - External request: Low level sensing or falling edge sensing for the EDREQ signal ca selected.
 - All of four channels can accept external requests. Selection of dual address mode or single address mode
 - Dual address mode: Both the transfer source and destination addresses are specified
 - data. Single address mode: The EDACK signal is used to access the transfer source or des
 - peripheral device and the address of the other device is specified to transfer data. • Normal, repeat, block, or cluster transfer (only for the EXDMAC) can be selected as mode
 - Normal transfer mode: One byte, one word, or one longword data is transferred at a
 - transfer request Repeat transfer mode:
 - One byte, one word, or one longword data is transferred at a transfer request
 - Repeat size of data is transferred and then a transfer address the transfer start address
 - Up to 64-kbyte transfers can be set as repeat size (65,536 bytes/words/longwords) Block transfer mode: One block data is transferred at a single transfer request
 - bytes/words/longwords)

Up to 64-kbyte data can be set as block size (65,536

- transfer.
- Transfer of word or longword data to addresses beyond each data boundary
 Data can be divided into an optimal data size (byte or word) according to addresses w transferring data.
- Two kinds of interrupts requested to the CPU

Transfer end interrupt: Requested after the number of data set by the transfer counter

Transfer escape end interrupt: Requested when the remaining transfer size is smaller size set for a single transfer request, after a repeat-size transfer is completed, or when extended repeat area overflow occurs.

- Acceptance of a transfer request can be reported to an external device via the EDRAK (only for the EXDMAC).
 Operation of EXDMAC, connected to a dedicated bus, in parallel with a bus master s
- CPU, DTC, or DMAC (only for the EXDMAC).
- Module stop state can be set.

completely transferred



Rev. 2.00 Sep. 24, 2008 Page 454 of 1468




Figure 11.1 Block Diagram of EXDMAC

	EDREQ1 acceptance acknowledge	EDRAK1	Output	Notification to external dechannel 1 external reque acceptance and start of
2	EXDMA transfer request 2	EDREQ2	Input	Channel 2 external requ
	EXDMA transfer acknowledge 2	EDACK2	Output	Channel 2 single addres acknowledge
	EXDMA transfer end 2	ETEND2	Output	Channel 2 transfer end
	EDREQ2 acceptance acknowledge	EDRAK2	Output	Notification to external d channel 2 external reque acceptance and start of
3	EXDMA transfer request 3	EDREQ3	Input	Channel 3 external requ
	EXDMA transfer acknowledge 3	EDACK3	Output	Channel 3 single addres acknowledge
	EXDMA transfer end 3	ETEND3	Output	Channel 3 transfer end
	EDREQ3 acceptance acknowledge	EDRAK3	Output	Notification to external d channel 3 external reque acceptance and start of

EDRAKO

EDREQ1

EDACK1

ETEND1

Output

Input

Output

Output

Notification to external de

channel 0 external reque acceptance and start of e

Channel 1 external reque

Channel 1 single address

Channel 1 transfer end

acknowledge

EDREQ0 acceptance

EXDMA transfer request 1


EXDMA transfer end 1

acknowledge

EXDMA transfer

acknowledge 1

1





- EADMA BIOCK SIZE TEGISTET_U (EDBSK_U)
- EXDMA mode control register_0 (EDMDR_0)
- EXDMA address control register_0 (EDACR_0)

Channel 1

- EXDMA source address register 1 (EDSAR 1)
- EXDMA destination address register_1 (EDDAR_1)
- EXDMA offset register_1 (EDOFR_1)
- EXDMA transfer count register_1 (EDTCR_1)
- EXDMA block size register_1 (EDBSR_1)
- EXDMA mode control register_1 (EDMDR_1)
- EXDMA address control register_1 (EDACR_1)

Channel 2

- EXDMA source address register_2 (EDSAR_2)
- EXDMA destination address register_2 (EDDAR_2)
- EXDMA offset register_2 (EDOFR_2)
- EXDMA transfer count register_2 (EDTCR_2)
- EXDMA block size register_2 (EDBSR_2)
- EXDMA mode control register_2 (EDMDR_2)
 - EXDMA address control register_2 (EDACR_2)

Common register

• Cluster buffer registers 0 to 7 (CLSBR0 to CLSBR7)

Rev. 2.00 Sep. 24, 2008 Page 458 of 1468

RENESAS

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W								

Rev. 2.00 Sep. 24, 2008 Page 460 of 1468

REJ09B0412-0200



Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
D:4	45	4.4	40	40	44	40	0	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

EDTCR can be read at all times by the CPU. When reading EDTCR for a channel on whi EXDMA transfer processing is in progress, a longword-size read must be executed. Do n to EDTCR for a channel on which EXDMA transfer is in progress.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 462 of 1468 REJ09B0412-0200



Initial Va	lue	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	it 7		6	5	4	3	2	1	
Bit Name	Э	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	I
Initial Va	lue	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit		Name	Initial value	R/W	Description				
31 to 16	to	SZH31 SZH16	All 0	R/W	When these word-, or on set to H'000 11.2). These operation.	bits are s le longwor 0, the max	et to H'000 d-size is s kimum valu	01, one byt et. When t ues are set	te-, hes t (s
15 to 0		SZ15 to SZ0	All 0	R/W	In an EXDM block size, of decremente the remainir	or cluster s d by one e	size is indic each time c	cated. The of a data tr	va an

R/W

Bit

R/W

Bit

Bit Name

Bit Name

Initial Value

R/W

23

BKSZH23

0

R/W

15

BKSZ15

R/W

22

BKSZH22

0

R/W

14

BKSZ14

R/W

21

BKSZH21

0

R/W

13

BKSZ13

R/W

20

BKSZH20

0

R/W

12

BKSZ12

R/W

19

BKSZH19

0

R/W

11

BKSZ11

R/W

18

BKSZH18

0

R/W

10

BKSZ10

R/W

17

BKSZH17

0

R/W

9

BKSZ9

В



when writing.

loaded. Set the same initial value as for the E

11.3.6 EXDMA Mode Control Register (EDMDR)

EDMDR controls EXDMAC operations.

• EDMDR_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	EDACKE	ETENDE	EDRAKE	EDREQS	NRD	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Bit	23	22	21	20	19	18	17	
Bit Name	ACT				ERRF	_	ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	R/
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	
	DIOZI	D1320	IVIDST	IVIDSU	TOLIL	$\overline{}$		$\overline{}$
Initial Value	0	0	0	0	0	0	0	
						0 R		F
Initial Value	0	0	0	0	0		0	F
Initial Value R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	R	0 R/W	F
Initial Value R/W Bit	0 R/W 7	0 R/W 6	0 R/W	0 R/W	0 R/W	R 2	0 R/W 1	F ED

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

Rev. 2.00 Sep. 24, 2008 Page 464 of 1468

REJ09B0412-0200



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	_	_	_	EDMAP2	EDMAP1	Ι
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

If this bit is cleared to 0 during an EXDMA ope

transfer.

block transfer mode, this bit is cleared to 0 on completion of the currently executing one-bloc transfer. When this bit is cleared to 0 during ar operation in cluster transfer mode, this bit is cl 0 on completion of the currently executing one

> this bit is automatically cleared to 0 and transfe terminated. Do not change the operating mode, transfer m other parameters while this bit is set to 1.

> If an external source that ends (aborts) transfe

0: Data transfer disabled

[Clearing conditions]

- 1: Data transfer enabled (during an EXDMA or
 - When transfer of the total transfer size spe ends

interrupt

- When operation is halted by a repeat size
- interrupt
- When operation is halted by an extended area overflow interrupt
- When 0 is written to terminate transfer In block transfer mode, the value written is after one-block transfer ends.

When operation is halted by a transfer siz

- In cluster transfer mode, the value written i effective after one-cluster transfer ends.
- When an address error or NMI interrupt of Reset, hardware standby mode

Rev. 2.00 Sep. 24, 2008 Page 466 of 1468

				Selects whether a low level or the falling edge EDREQ signal used in external request mode detected.
				0: Low-level detection
				 Falling edge detection (the first transfer is on a low level after a transfer is enabled.)
26	NRD	0	R/W	Next Request Delay
				Selects the timing of the next transfer reques accepted.
				 Next transfer request starts to be accepted transfer of the bus cycle in progress ends.
				 Next transfer request starts to be accepted cycle of Bφ from the completion of the bus progress.
25, 24	_	All 0	R	Reserved
				They are always read as 0 and cannot be mo

R/W

R/W

28

27

EDRAKE

EDREQS

0

0

0: ETEND pin output disabled 1: ETEND pin output enabled EDRAK Pin Output Enable

0: EDRAK pin output disabled 1: EDRAK pin output enabled

EDREQ Select

Enables or disables output from the EDRAK

19	ERRF	0	R/(W)*	System Error Flag
				Flag that indicates the occurrence of an address or NMI interrupt. This bit is only enabled in EDI When this bit is set to 1, write to the DTE bit for channels is disabled. This bit is reserved in EDI to EDMDR_3. They are always read as 0 and 0 be modified.
				0: Address error or NMI interrupt is not genera
				1: Address error or NMI interrupt is generated
				[Clearing condition]
				 Writing 0 to ERRF after reading ERRF = 1
				[Setting condition]
				When an address error or NMI interrupt occ
				However, when an address error or an NMI int has been generated in EXDMAC module stop this bit is not set to 1.
18	_	0	R	Reserved
				They are always read as 0 and cannot be mod

Rev. 2.00 Sep. 24, 2008 Page 468 of 1468

REJ09B0412-0200

RENESAS

				is generated
16	DTIF	0	R/(W)*	Data Transfer Interrupt Flag
				Flag indicating that a transfer end interrup occurred by the transfer counter.
				Transfer end interrupt request is not ge the transfer counter
				Transfer end interrupt request is general transfer counter
				[Clearing conditions]
				 Writing 1 to the DTE bit
				Writing 0 to DTIF while reading DTIF =
				[Setting condition]
				When EDTCR becomes 0 and transfe
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Selects the data access size.
				00: Byte-size (8 bits)
				01: Word-size (16 bits)
				10: Longword-size (32 bits)
				11: Setting prohibited

• Writing 0 to ESIF while reading ESIF = 1

• Transfer size error interrupt request is ger Repeat size end interrupt request is gene Extended repeat area overflow end interru

[Setting conditions]

request. When this bit is set to 1 and the transfer count becomes smaller than the data access size for transfer request by EXDMAC transfer, the DTE cleared to 0 by the next transfer request. At the time, the ESIF bit is set to 1 to indicate that a t size error interrupt request is generated. When cluster transfer read/write address mode specified, this bit should be set to 1. Transfer size error interrupt request occurs in t following conditions:

In normal transfer and repeat transfer mod

total transfer size set in EDTCR is smaller data access size

In block transfer mode, the total transfer size EDTCR is smaller than the block size

In cluster transfer mode, the total transfer s

EDTCR is smaller than the cluster size 0: Transfer size error interrupt request disable

1: Transfer size error interrupt request enabled

0

R

Reserved

They are always read as 0 and cannot be mod

10

				1: Transfer end interrupt request enabled
7	DTF1	0	R/W	Data Transfer Factor 1 and 0
6	DTF0	0	R/W	Selects a source to activate EXDMAC. For exrequests, a sampling method is selected by the EDREQS bit.
				00: Auto-request (cycle steal mode)
				01: Auto-request (burst mode)
				10: Setting prohibited
				11: External request
5	_	0	R/W	Reserved
				The initial value should not be changed.

R/W

8

DTIE

0

Data Transfer Interrupt Enable

Enables or disables a transfer end interrupt re the transfer counter. When this bit is set to 1 DTIF bit is set to 1, a transfer end interrupt is to the CPU or DTC. The transfer end interrup is canceled by clearing this bit or the DTIF bit 0: Transfer end interrupt request disabled

Rev. 2.00 Sep. 24, 2008 Page

Only 0 can be written to these bits after 1 is read to clear the flag. Note:

independently for each channel. This bit is ena when the CPUPCE bit in CPUPCR is 1.

000: Priority level 0 (lowest)

111: Priority level 7 (highest)

001: Priority level 1 010: Priority level 2 011: Priority level 3 100: Priority level 4 101: Priority level 5 110: Priority level 6

Rev. 2.00 Sep. 24, 2008 Page 472 of 1468 RENESAS

Initial Va	alue	0	0		0	0	0	0	0
R/W		R/W	R		R	R/W	R/W	R/W	R/W
Bit	Bit N	lame	Initial value	R/W		Description	١		
31	AMS		0	R/W		Address Mo	de Select		
						When single	address	mode is se	dual address elected, EDA0 ting in EDMD
						0: Dual addr	ess mode		
						1: Single add	dress mod	de	
30	DIRS	3	0	R/W		Single Addre	ess Directi	ion Select	
							al address		tion in single a e specification
							e or desti	•	rnal cluster b lace of the ex
						0: EDSAR tr	ansferred	as a sour	ce address
						1: EDDAR tr	ansferred	as a desti	nation addres

R/W

Bit

R/W

Bit

Bit Name Initial Value

Bit Name

R

15

SARIE

0

R/W

7

DARIE

R

14

0

R

R/W

13

0

R

R/W

12

SARA4

0

R/W

4

DARA4

R

11

SARA3

0

R/W

3

DARA3

R

10

SARA2

0

R/W

2

DARA2

R/W

9

SARA1

0

R/W

1

DARA1



		Even if the repeat area is not specified (ARS1, B'10), the repeat size end interrupt can be required the end of a repeat-size transfer.
		When this bit is set to 1 and the next transfer s generated at the end of a block- or cluster-size in block transfer or cluster transfer mode, the EDMDR is cleared to 0. At the same time, the in EDMDR is set to 1 to indicate that the repeatend interrupt is requested.
		0: Repeat size end interrupt request disabled
		1: Repeat size end interrupt request enabled
25 ARS1 0	R/W	Area Select 1 and 0
24 ARS0 0	R/W	Select the block area or repeat area in block tr repeat transfer or cluster transfer mode.

All 0

R



side

Reserved

11: Setting prohibited

01: Block area/repeat area on the destination a

They are always read as 0 and cannot be mod

10: Block area/repeat area not specified

REJ09B0412-0200

23, 22

Rev. 2.00 Sep. 24, 2008 Page 474 of 1468

				11: Decremented (-1, -2, or -4 according to access size)
19, 18	_	All 0	R	Reserved
				They are always read as 0 and cannot be mo
17	DAT1	0	R/W	Destination Address Update Mode 1 and 0
16	DAT0	0	R/W	These bits specify incrementing/decrementin transfer destination address (EDDAR). When

ignored. 00: Fixed

01: Offset added

access size)

access size)

transfer source is not specified in EDDAR in address mode, the specification by these bits

10: Incremented (+1, +2, or +4 according to the

11: Decremented (-1, -2, or -4 according to

when used together with block transfer mode, interrupt is requested at the end of a block-size If the DTE bit is set to 1 in EDMDR for the cha which transfer is terminated by an interrupt, tra

be resumed from the state in which it ended. If a source address extended repeat area is no designated, the specification by this bit is ignor Source address extended repeat area overf

- interrupt request disabled 1: Source address extended repeat area over interrupt request enabled Reserved
- All 0 R 14, 13 They are always read as 0 and cannot be mod
- 12 SARA4 0 R/W Source Address Extended Repeat Area 11 R/W
- SARA3 0 These bits specify the source address (EDSAF 10 SARA2 0 R/W
- extended repeat area. The extended repeat ar function updates the specified lower address b R/W 9 SARA1 0
- leaving the remaining upper address bits alway R/W same. An extended repeat area size of 4 bytes 8 SARA0 0 Mbytes can be specified. The setting interval is power-of-two number of bytes.
- incrementing or decrementing an address, the address is the start address of the extended re area in the case of address incrementing, or the address of the extended repeat area in the case address decrementing.

If SARIE bit is set to 1, an interrupt can be required when an extended repeat area overflow occurs

When extended repeat area overflow results fr

Table 11.3 shows the settings and ranges of the extended repeat area. Rev. 2.00 Sep. 24, 2008 Page 476 of 1468

RENESAS REJ09B0412-0200



				Destination address extended repeat area interrupt request disabled
				Destination address extended repeat area interrupt request enabled
6, 5	_	All 0	R	Reserved
				They are always read as 0 and cannot be mo
4	DARA4	0	R/W	Destination Address Extended Repeat Area
3	DARA3	0	R/W	These bits specify the destination address (E
2	DARA2	0	R/W	extended repeat area.
1	DARA1	0	R/W	The extended repeat area function updates the
0	DARA0	0	R/W	specified lower address bits, leaving the rema upper address bits always the same. An exte repeat area size of 4 bytes to 128 Mbytes car specified. The setting interval is a power-of-tv of bytes.
				When extended repeat area overflow results incrementing or decrementing an address, the

occurs.

address decrementing.

extended repeat area.

Rev. 2.00 Sep. 24, 2008 Page

address is the start address of the extended i area in the case of address incrementing, or t address of the extended repeat area in the ca

If the DARIE bit is set to 1, an interrupt can be requested when an extended repeat area over

Table 11.3 shows the settings and ranges of

Which asca together with block transfer mode interrupt is requested at the end of a block-size If DTE bit is set to 1 in EDMDR for the channel which transfer is terminated by an interrupt, to be resumed from the state in which it ended. destination address extended repeat area is a designated, the specification by this bit is ignerated

	, , , , , , , , , , , , , , , , , , , ,
01000	Lower 8 bit (256-byte area) designated as extended repeat
01001	Lower 9 bit (512-byte area) designated as extended repeat
01010	Lower 10 bit (1-kbyte area) designated as extended repeat
01011	Lower 11 bit (2-kbyte area) designated as extended repeat
01100	Lower 12 bit (4-kbyte area) designated as extended repeat
01101	Lower 13 bit (8-kbyte area) designated as extended repeat
01110	Lower 14 bit (16-kbyte area) designated as extended repea
01111	Lower 15 bit (32-kbyte area) designated as extended repea
10000	Lower 16 bit (64-kbyte area) designated as extended repea
10001	Lower 17 bit (128-kbyte area) designated as extended repe
10010	Lower 18 bit (256-kbyte area) designated as extended repe
10011	Lower 19 bit (512-kbyte area) designated as extended repe
10100	Lower 20 bit (1-Mbyte area) designated as extended repea
10101	Lower 21 bit (2-Mbyte area) designated as extended repea
10110	Lower 22 bit (4-Mbyte area) designated as extended repea

Setting prohibited

RENESAS

Lower 6 bit (64-byte area) designated as extended repeat

Lower 7 bit (128-byte area) designated as extended repea

Lower 23 bit (8-Mbyte area) designated as extended repea

Lower 24 bit (16-Mbyte area) designated as extended repe

Lower 25 bit (32-Mbyte area) designated as extended repe

Lower 26 bit (64-Mbyte area) designated as extended repe

Lower 27 bit (128-Mbyte area) designated as extended rep

00110

00111

10111

11000

11001

11010

11011

111XX

[Legend] X: Don't care

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 478 of 1468

In cluster transfer mode, the same CLSBR is used for all channels. When the CPU write to CLSBR conflicts with cluster transfer, the contents of transferred data are not guarant cluster transfer read/write address mode is specified and if another channel is set for clustransfer, the transferred data may be overwritten.

Bit	31	30	29	28	27	26	25	
Bit Name								L
Initial Value	Undefined	Į						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	Undefined	ı						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	Undefined	ı						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	Undefined	Į						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Dual address mode	Normal transfer mode Repeat transfer mode Block transfer mode Repeat size/ block size 1 to 65,536 bytes/ word/longword)	 Auto-request (activated by the CPU) External request 	 Total transfer siz 1 to 4 Gbytes, or no specificatio Offset addition Extended repeat area function 			
Single address	 Direct data transfer to/from external devices using EDACK pin instead of source or destination address register 					
mode	Above transfer mode can be specified in addition to address					

register setting

(Transfer mode variations are the same as in dual address mode.) When the activation source is an auto-request, cycle steal mode or burst mode can be sele

One transfer possible in one bus cycle

When the total transfer size is not specified (EDTCR = H'00000000), the transfer counter and the transfer count is not restricted, allowing continuous transfer.

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 480 of 1468



RENESAS

EDSAR

Total transfer size: 1 to 4 Gbytes, or no specification Offset addition Extended repeat area function

ΕI

ΕĪ

ΕI

EDSAR/

EDACK

		the CPU)
	•	External
		request
Cluster transfer		
Read address mode		
(DIRS = 0)		
Cluster transfer	-	
Write address mode		

Dual address mode

(DIRS = 1)

(activated by

In cluster transfer mode, the specified cluster size is transferred in response to a single transfer request. The cluster size can be from one access size (byte, word, or longword) to 32 by a cluster, a cluster-size transfer is performed in burst transfer mode. With a cluster-size cluster transfer mode (dual address mode), block transfer mode (dual address mode) is to

One access size

Total transfer size

1 to 4 Gbytes, or no

to 32 bytes

specification

Offset addition

area function

Extended repeat

(byte/word/longword)

the transier

source and

the transfer

destination

Read from

the transfer

Written to

the transfer

destination

source

EDSAR

written to

With auto-requests, cycle steal mode is set.

In a transfer operation, the data on the transfer source address is read in the first bus cycle written to the transfer destination address in the next bus cycle.

These consecutive read and write cycles are indivisible: another bus cycle (external access another bus master, refresh cycle, or external bus release cycle) does not occur between the cycles.

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDR. is output for two consecutive bus cycles. When an idle cycle is inserted before the bus cy ETEND signal is also output in the idle cycle. The EDACK signal is not output.

Figure 11.2 shows an example of the timing in dual address mode and figure 11.3 shows address mode operation.




Figure 11.2 Example of Timing in Dual Address Mode

Rev. 2.00 Sep. 24, 2008 Page 482 of 1468 REJ09B0412-0200

RENESAS

In single address mode, the EDACK pin is used instead of EDSAR or EDDAR to transf directly between an external device and external memory. One transfer operation is exec

one bus cycle. In this mode, the data bus width must be the same as the data access size. For details on

bus width, see section 9, Bus Controller (BSC). In this mode, the EXDMAC accesses the transfer source or transfer destination external

outputting the strobe signal ($\overline{\text{EDACK}}$) for the external device with $\overline{\text{DACK}}$, and at the sa accesses the other external device in the transfer by outputting an address. In this way, I transfer can be executed in one bus cycle. In the example of transfer between external m an external device with DACK shown in figure 11.4, data is output to the data bus by th device and written to external memory in the same bus cycle.

external memory (EDSAR) to the external device with DACK when DIRS = 0, and from external device with DACK to the external memory (EDDAR) when DIRS = 1. The set source or destination address register not used in the transfer is ignored.

The transfer direction, that is whether the external device with DACK is the transfer sou transfer destination, can be specified with the DIRS bit in EDACR. Transfer is performed

The EDACK pin output is valid by the setting of EDACKE bit in EDMDR when single mode is selected. The EDACK pin output is active-low.

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDF is output for one bus cycle. When an idle cycle is inserted before the bus cycle, the ETE is also output in the idle cycle.

Figure 11.5 shows an example of the timing in single address mode and figure 11.6 shows single address mode operation.

> Rev. 2.00 Sep. 24, 2008 Page REJ09



Figure 11.4 Data Flow in Single Address Mode




Figure 11.5 Example of Timing in Single Address Mode

Rev. 2.00 Sep. 24, 2008 Page 484 of 1468

REJ09B0412-0200



11.5.2 Transfer Modes

(1) Normal Transfer Mode

In normal transfer mode, transfer of one data access size unit is processed in response to transfer request. The total transfer size of up to 4 Gbytes can be set by EDTCR. EDBSR in normal transfer mode.

The ETEND signal is output only for the last EXDMA transfer. The EDRAK signal is of time a transfer request is accepted and transfer processing is started.

Figure 11.7 shows examples of transfer timing in normal transfer mode and figure 11.8 normal transfer mode operation in dual address mode.




Figure 11.7 Examples of Timing in Normal Transfer Mode

Rev. 2.00 S

Rev. 2.00 Sep. 24, 2008 Page

In repeat transfer mode, transfer of one data access size unit is processed in response to o transfer request. The total transfer size of up to 4 Gbytes can be set by EDTCR. The repe up to 64 kbytes × data access size can be set by EDBSR.

The ARS1 and ARS0 bits in EDACR specify the repeat area on the source address or desaddress side. The address specified for the repeat area is restored to the transfer start addrend of a repeat-size transfer. This operation continues until transfer of total transfer size separates EDTCR ends. EDTCR specified with H'00000000 is assumed as free-running mode and transfer continues until the DTE bit in EDMDR is cleared to 0.

At the end of a repeat-size transfer, the EXDMA transfer is halted temporarily and a repe end interrupt is requested to the CPU or DTC. When the RPTIE bit in EDACR is set to 1 next transfer request is generated at the end of a repeat-size transfer, the ESIF bit in EDM to 1 and the DTE bit in EDMDR is cleared to 0 to terminate the transfer. At this time, an is requested to the CPU or DTC when the ESIE bit in EDMDR is set to 1.

The timing of EXDMA transfer including the $\overline{\text{ETEND}}$ or $\overline{\text{EDRAK}}$ output is the same as f normal transfer mode.

Figure 11.9 shows the repeat transfer mode operation in dual address mode.

The operation without specifying a repeat area on the source or destination address side is same as for the normal transfer mode operation shown in figure 11.8. In this case, a repeat interrupt can also be generated at the end of a repeat-size transfer.

Figure 11.9 Repeat Transfer Mode Operation

Block Transfer Mode

In block transfer mode, transfer of one block size unit is processed in response to one tra request. The total transfer size of up to 4 Gbytes can be set by EDTCR. The block size of kbytes × data access size can be set by EDBSR.

A transfer request from another channel is held pending during one block transfer. When block transfer is completed, the bus mastership is released for another bus master.

A block area can be specified by the ARS1 or ARS0 bit in EDACR on the source or des address side. The address specified for the block area is restored to the transfer start add time one-block transfer completes. When no repeat area is specified on the source and d address sides, the address is not restored to the transfer start address and the operation p the next sequence. A repeat size end interrupt can be generated.

The ETEND signal is output for each block transfer in the EXDMA transfer cycle in wh block ends. The EDRAK signal is output once for one transfer request (for transfer of or

Caution is required when setting the extended repeat area overflow interrupt in block tra mode. For details, see section 11.5.5, Extended Repeat Area Function.



Rev. 2.00 Sep. 24, 2008 Page




Figure 11.10 Example of Block Transfer Mode




Figure 11.11 Block Transfer Mode Operation in Single Address Mode (with Block Area Specified)

Rev. 2.00 Sep. 24, 2008 Page 488 of 1468 REJ09B0412-0200

RENESAS




Figure 11.12 Block Transfer Mode Operation in Dual Address Mode (without Bl Specified)

Rev. 2.00 Sep. 24, 2008 Page

008 Page? REJ09 request activation. The bus mode can be selected from cycle steal mode and burst mode verquest activation.

(2) Activation by External Request

Transfer is started by the transfer request signal (\overline{EDREQ}) from the external device for ac by an external request. When the EXDMA transfer is enabled (DTE = 1), the EXDMA tr starts by \overline{EDREQ} input.

The transfer request signal is accepted by the \overline{EDREQ} pin. The EDREQS bit in EDMDR whether the \overline{EDREQ} is detected by falling edge sensing or low level sensing.

When the EDRAKE bit in EDMDR is set to 1, the signal notifying transfer request accept output from the EDRAK pin. The EDRAK signal is accepted for one external request and output when transfer processing starts.

When specifying an external request as an activation source, set the DDR bit to 0 and the to 1 on the corresponding pin in advance. For details, see section 13, I/O Ports.



transfer request, the EXDMAC takes back the bus mastership, performs another transfer transfer, and then releases the bus mastership again at the end of the transfer. This proce repeated until the transfer end condition is satisfied.

If a transfer request occurs in another channel during EXDMA transfer, the bus masters temporarily released for another bus master, then transfer is performed on the channel for the transfer request was issued. For details on the operation when there are transfer requirements of channels, see section 11.5.8, Channel Priority Order.

Figure 11.13 shows an example of the timing in cycle steal mode. The transfer condition follows:

- Address mode: Single address mode
- Sampling method on the $\overline{\text{EDREQ}}$ pin: Low level sensing
- CPU internal bus master is operating in external space




Figure 11.13 Example of Timing in Cycle Steal Mode

one-cluster transfer is processed in the same way as in burst mode). The EXDMAC alway operates in cycle steal mode.

When the DTE bit is cleared to 0 in EDMDR, EXDMA transfer is halted. However, EXE transfer is executed for all transfer requests generated within the EXDMAC until the DTI cleared to 0. If a transfer size error interrupt, a repeat size end interrupt, or extended reperoverflow interrupt is generated, the DTE bit is cleared to 0 and transfer is terminated.

Figure 11.14 shows an example of the timing in burst mode.




Figure 11.14 Example of Timing in Burst Mode

11.5.5 Extended Repeat Area Function

The EXDMAC has a function for designating an extended repeat area for source addressed destination addresses. When an extended repeat area is designated, the address register varepeat within the range specified as the extended repeat area. Normally, when a ring buffin involved in a transfer, an operation is required to restore the address register value to the start address each time the address register value becomes the last address in the buffer (in ring buffer address overflow occurs). However, if the extended repeat area function is used operation that restores the address register value to the buffer start address is processed automatically within the EXDMAC.

The extended repeat area function can be set independently for the source address registe (EDSAR) and the destination address register (EDDAR).

RENESAS

Figure 11.15 illustrates the operation of the extended repeat area function.




Figure 11.15 Example of Extended Repeat Area Function Operation

Rev. 2.00 Sep. 24, 2008 Page

repeat area function.




Figure 11.16 Example of Extended Repeat Area Function Operation in Block Tr Mode

Rev. 2.00 Sep. 24, 2008 Page 494 of 1468 REJ09B0412-0200

RENESAS




Figure 11.17 Address Update Method

For the fixed method (a), the same address is always indicated without the transfer desti source address being updated.

For the method of increment/decrement by 1, 2 or 4 (b), the value corresponding to the size is incremented or decremented to or from the transfer destination or source address the data is transferred. A byte, word, or longword can be specified for the data access six value used for increment or decrement of an address is 1 for a byte-size, 2 for a word-six for a longword-size transfer. This function allows continuous address transfer of EXDM



Rev. 2.00 Sep. 24, 2008 Page




Figure 11.18 Address Update Function Using Offset

Rev. 2.00 Sep. 24, 2008 Page 496 of 1468 REJ09B0412-0200

RENESAS




Figure 11.19 XY Conversion by Combining Repeat Transfer Mode and Offset A

In figure 11.19, the source address side is set as a repeat area in EDACR and the offset a set in EDACR. The offset value is the address that corresponds to $4 \times$ data access size (of for a longword-size transfer, H'00000010 is specified in EDOFR). The repeat size is $4 \times$ access size (example: for a longword-size transfer, $4 \times 4 = 16$ bytes are specified as a respective to generate a repeat size end interrupt request at the end of a repeat-size transfer.




Figure 11.20 Flow of XY Conversion Combining Repeat Transfer Mode and C Addition

Rev. 2.00 Sep. 24, 2008 Page 498 of 1468

REJ09B0412-0200



A twos complement can be derived by the NEG.L instruction of the CPU.

11.5.7 Registers during EXDMA Transfer Operation

EXDMAC register values are updated as EXDMA transfer processing is performed. The values depend on various settings and the transfer status. The following registers and bit updated: EDSAR, EDDAR, EDTCR, bits BKSZH and BKSZ in EDBSR, and bits DTE, ERRF, ESIF and DTIF in EDMDR.

(1) EXDMA Source Address Register (EDSAR)

When the EDSAR address is accessed as the transfer source, the EDSAR value is outpu EDSAR is updated with the address to be accessed next.

Bits SAT1 and SAT0 in EDACR specify incrementing or decrementing. The address is when SAT1 and SAT0 = B'00, incremented by offset register value when SAT1 and SAT0, incremented when SAT1 and SAT0, and decremented when SAT1 and SAT0. (The increment or decrement value is determined by the data access size.)

The DTSZ1 and DTSZ0 bits in EDMDR set the data access size. When DTSZ1 and DT

B'00, the data is byte-size and the address is incremented or decremented by 1. When D DTSZ0 = B'01, the data is word-size and the address is incremented or decremented by DTSZ1and DTSZ0 = B'10, the data is longword-size and the address is incremented or decremented by 4. When a word-size or longword-size is specified but the source address the word or longword boundary, the data is divided into bytes or words for reading. Whor longword is divided for reading, the address is incremented or decremented by 1 or 2 to an actual byte-or word-size read. After a word-size or longword-size read, the address incremented or decremented to or from the read start address according to the setting of SATO.



EDSAK for a channel on which a transfer operation is in progress.

(2) EXDMA Destination Address Register (EDDAR)

then EDDAR is updated with the address to be accessed next.

When the EDDAR address is accessed as the transfer destination, the EDDAR value is or

Bits DAT1 and DAT0 in EDACR specify incrementing or decrementing. The address is a when DAT1 and DAT0 = B'00, incremented by offset register value when DAT1 and DAT0, incremented when DAT1 and DAT0 = B'10, and decremented when DAT1 and DAT0. (The increment or decrement value is determined by the data access size.)

The DTSZ1 and DTSZ0 bits in EDMDR set the data access size. When DTSZ1 and DTS

B'00, the data is byte-size and the address is incremented or decremented by 1. When DT DTSZ0 = B'01, the data is word-size and the address is incremented or decremented by 2 DTSZ1 and DTSZ0 = B'10, the data is longword-size and the address is incremented or decremented by 4. When a word-size or longword-size is specified but the destination adnot at the word or longword boundary, the data is divided into bytes or words for writing word or a longword is divided for writing, the address is incremented or decremented by according to an actual byte- or word-size written. After a word-size or longword-size writaddress is incremented or decremented to or from the write start address according to the

When a block area (repeat area) is set for the destination address in block transfer mode (transfer mode), the destination address is restored to the transfer start address at the end of size (repeat-size) transfer and is not affected by address updating.

When an extended repeat area is set for the destination address, the operation conforms to setting. The upper addresses set for the extended repeat area is fixed, and is not affected by address updating.



SAT1 and SAT0.

EDICK value does not change.

All of the bits of EDTCR may change, so when EDTCR is read by the CPU during EXI transfer, a longword access must be used. During a transfer operation, EDTCR may be a without regard to accesses from the CPU, and the correct values may not be read if the a lower words are read separately. Do not write to EDTCR for a channel on which a trans operation is in progress.

If there is conflict between an address update associated with EXDMA transfer and a war CPU, the CPU write has priority.

In the event of conflict between an EDTCR update from 1, 2, or 4 to 0 and a write (of a value) by the CPU, the CPU write value has priority as the EDTCR value, but transfer is terminated.

(4) EXDMA Block Size Register (EDBSR)

EDBSR is valid in block transfer or repeat transfer mode. EDBSR31 and EDBSR16 are BKSZH and EDBSR15 and EDBSR0 for BKSZ. The 16 bits of BKSZH holds a block strepeat size and their values do not change. The 16 bits of BKSZ functions as a block size size counter, the value of which is decremented by 1 when one data transfer is performe the BKSZ value is determined as 0 during EXDMA transfer, the EXDMAC does not sto BKSZ and stores the BKSZH value.

The upper 16 bits of EDBSR is never updated, allowing a word-size access.

Do not write to EDBSR for a channel on which a transfer operation is in progress.

- When an extended repeat area overflow interrupt is requested, and transfer ends
 - When an NMI interrupt is generated, and transfer halts
 - When an address error is generated, and transfer halts
 - A reset
 - Hardware standby mode
 - When 0 is written to the DTE bit, and transfer halts

Writes (except to the DTE bit) are prohibited to registers of a channel for which the DTE to 1. When changing register settings after a 0-write to the DTE bit, it is necessary to con

the DTE bit has been cleared to 0.

Figure 11.21 shows the procedure for changing register settings in an operating channel.




Figure 11.21 Procedure for Changing Register Settings in Operating Chang

between termination of the last EXDMA cycle and 0-write in the DTE bit.

(7) ERRF bit in EDMDR

This bit specifies termination of transfer by EXDMAC clearing the DTE bit to 0 for all an address error or NMI interrupt is generated. The EXDMAC also sets 1 to the ERRF by EDMDR_0 regardless of the EXDMAC operation to indicate that an address error or NMI interrupt is generated. However, when an address error or an NMI interrupt has been ge EXDMAC module stop mode, the ERRF bit is not set to 1.

(8) ESIF bit in EDMDR

extended repeat area overflow interrupt is requested. When the ESIF bit is set to 1 and the bit in EDMDR is set to 1, a transfer escape interrupt is requested to the CPU or DTC.

The ESIF bit in EDMDR is set to 1 when a transfer size interrupt, repeat size end interru

The timing that the ESIF bit is set to 1 is when the EXDMA transfer bus cycle (the sour interrupt request) terminates, the ACT bit in EDMDR is set to 0, and transfer is terminated to 1 in EDMDR is set to 1.

When the DTE bit is set to 1 to resume transfer during interrupt processing, the ESIF bit automatically cleared to 0 to cancel the interrupt request.

For details on interrupts, see section 11.9, Interrupt Sources.



Tor uctans on interrupts, see section 11.9, interrupt sources.

11.5.8 Channel Priority Order

The priority order of the EXDMAC channels is: channel 0 > channel 1 > channel 2 > channel 2 > channel 2 > channel 3 > channel 4 > channel 5 > channel 6 > channel 6 > channel 6 > channel 7 > channel 8 > channel

Table 11.6 shows the EXDMAC channel priority order.

Table 11.6 EXDMAC Channel Priority Order

Channel	Channel P
Channel 0	High
Channel 1	
Channel 2	
Channel 3	Low

If transfer requests occur simultaneously for a number of channels, the highest-priority cl according to the priority order is selected for transfer. Transfer starts after the channel in releases the bus. If a bus request is issued from another bus master other than EXDMAC transfer operation, another bus master cycle is initiated.

Channels are not switched during burst transfer, a block-size transfer in block transfer mode.

Figure 11.22 shows an example of the transfer timing when transfer requests occur simulton channels 0, 1, and 2.

Rev. 2.00 Sep. 24, 2008 Page 504 of 1468 REJ09B0412-0200

RENESAS

Figure 11.22 Example of Channel Priority Timing

11.5.9 Basic Bus Cycles

An example of the basic bus cycle timing is shown in figure 11.23. In this example, wor transfer is performed from 16-bit, 2-state access space to 8-bit, 3-state access space. Wh mastership is transferred from the CPU to the EXDMAC, a source address read and des address write are performed. The bus is not released in response to another bus request, between these read and write operations. As like CPU cycles, EXDMAC cycles conform bus controller settings.




Figure 11.23 Example of EXDMA Transfer Bus Timing



Rev. 2.00 Sep. 24, 2008 Page




Figure 11.24 Example of Normal Transfer Mode (Cycle Steal Mode) Transf

longword-size, normal transfer mode (cycle steal mode) is performed from external 16-bit access space to external 16-bit, 2-state access space.

In figure 11.25, the transfer source (SAR) address is not at a longword boundary and the

Figures 11.25 and 11.26 show examples of transfer when ETEND output is enabled, and

destination (DAR) address is at the longword boundary.

In figure 11.26, the transfer source (SAR) address is at the longword boundary and the

In figure 11.26, the transfer source (SAR) address is at the longword boundary and the tradestination (DAR) address is not at the longword boundary.

RENESAS



Figure 11.25 Example of Normal Transfer Mode (Cycle Steal Mode) Trans (Transfer Source EDSAR = Odd Address, Source Address Incremented)




Figure 11.26 Example of Normal Transfer Mode (Cycle Steal Mode) Transfer Destination EDDAR = Odd Address, Destination Address Decreme

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 11.27 Example of Normal Transfer Mode (Burst Mode) Transfer

RENESAS




Figure 11.28 Example of Block Transfer Mode Transfer

Rev. 2.00 Sep. 24, 2008 Page REJ09 acceptance resumes after the end of the write cycle, and $\overline{\text{EDREQ}}$ pin low level sampling performed again. This sequence of operations is repeated until the end of the transfer.




Figure 11.29 Example of Normal Transfer Mode Transfer Activated by EDREQ Pin Falling Edge

Rev. 2.00 Sep. 24, 2008 Page 510 of 1468 REJ09B0412-0200







Figure 11.30 Example of Block Transfer Mode Transfer Activated by $\overline{\text{EDREQ}}$ Pin Falling Edge

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09 until the end of the transfer.



- - [3], [6] EXDMA cycle starts.
- [4], [7] Acceptance is resumed after completion of write cycle.
- (As in [1], EDREQ pin low level is sampled at rise of Bφ, and request is held.)

Figure 11.31 Example of Normal Transfer Mode Transfer Activated by EDREQ Pin Low Level

Rev. 2.00 Sep. 24, 2008 Page 512 of 1468






Figure 11.32 Example of Block Transfer Mode Transfer Activated by EDREQ Pin Low Level

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

EDREQ pin is possible, the request is held within the EXDMAC. Then when activation i within the EXDMAC, the request is cleared. After the end of the write cycle, acceptance when one cycle of the request clearance period specified by NRD = 1 expires and EDREG level sampling is performed again. This sequence of operations is repeated until the end of transfer.




Figure 11.33 Example of Normal Transfer Mode Transfer Activated by $\overline{\text{EDREQ}}$ Pin Low Level with NRD = 1 Specified

Rev. 2.00 Sep. 24, 2008 Page 514 of 1468






Figure 11.34 Example of Single Address Mode (Byte Read) Transfer





Figure 11.35 Example of Single Address Mode (Byte Write) Transfer



acceptance resumes after the end of the single cycle, and EDREQ pin low level samplin performed again. This sequence of operations is repeated until the end of the transfer.



- [2], [5] Request is cleared at end of next bus cycle, and activation is started in EXDMAC.
- [3], [6] EXDMA cycle starts; EDREQ pin high level sampling is started at rise of Bφ.
- [4], [7] When EDREQ pin high level has been sampled, acceptance is resumed after completion of write cycle. (As in [1], EDREQ pin low level is sampled at rise of Bφ, and request is held.)

Figure 11.36 Example of Single Address Mode Transfer Activated by **EDREQ** Pin Falling Edge

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09 until the end of the transfer.




Figure 11.37 Example of Single Address Mode Transfer Activated by EDREQ Pin Low Level

Rev. 2.00 Sep. 24, 2008 Page 518 of 1468

 $\overline{\text{EDREQ}}$ pin is possible, the request is held within the EXDMAC. Then when activation within the EXDMAC, the request is cleared. After the end of the single cycle, acceptance when one cycle of the request clearance period specified by NRD = 1 expires and $\overline{\text{EDRE}}$ level sampling is performed again. This sequence of operations is repeated until the end

transfer.




Figure 11.38 Example of Single Address Mode Transfer Activated by EDREO Pin Low Level with NRD = 1 Specified

Rev. 2.00 Sep. 24, 2008 Page

is resumed on completion of the higher-priority channel transfer.

Figures 11.39 and 11.40 show operation timing examples for various conditions.




Figure 11.39 Auto-Request/Normal Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode)

Rev. 2.00 Sep. 24, 2008 Page 520 of 1468 REJ09B0412-0200

RENESAS

(CPU Cycles/Single Address Mode)

2) Auto-Request/Normal Transfer Mode/Burst Mode

With auto-request (in burst mode), when the DTE bit is set to 1 in EDMDR, an EXDMA cycle is started a minimum of three cycles later. Once transfer is started, it continues (as until the transfer end condition is satisfied. Transfer requests for other channels are held until the end of transfer on the current channel.

Figures 11.41 to 11.43 show operation timing examples for various conditions.




Figure 11.41 Auto-Request/Normal Transfer Mode/Burst Mode (CPU Cycles/Dual Address Mode)

Figure 11.42 Auto-Request/Normal Transfer Mode/Burst Mode (Conflict with Another Channel/Single Address Mode)




Figure 11.43 External Bus Master Cycle Steal Function (Auto-Request/Normal T Mode/Burst Mode with CPU Cycles/Single Address Mode/EBCCS = 1)

(3) External Request/Normal Transfer Mode/Cycle Steal Mode

In external request mode, an EXDMA transfer cycle is started a minimum of three cycles transfer request is accepted. The next transfer request is accepted after the end of a one-trunit EXDMA cycle. For external bus space CPU cycles, at least one bus cycle is generate the next EXDMA cycle.

If a transfer request is generated for another channel, an EXDMA cycle for the other changenerated before the next EXDMA cycle.

The \overline{EDREQ} pin sensing timing is different for low level sensing and falling edge sensing same applies to transfer request acceptance and transfer start timing.




Figure 11.44 External Request/Normal Transfer Mode/Cycle Steal Mod (No Conflict/Dual Address Mode/Low Level Sensing)




Figure 11.45 External Request/Normal Transfer Mode/Cycle Steal Mod (CPU Cycles/Single Address Mode/Low Level Sensing)

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

EDACK

Figure 11.46 External Request/Normal Transfer Mode/Cycle Steal Mode (Normal Conflict/Single Address Mode/Falling Edge Sensing)




Figure 11.47 External Request/Normal Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Sep. 24, 2008 Page 524 of 1468



Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

Figures 11.48 to 11.52 show operation timing examples for various conditions.




Figure 11.48 External Request/Block Transfer Mode/Cycle Steal Mode (No Conflict/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Sep. 24, 2008 Page 526 of 1468






Figure 11.49 External Request/Block Transfer Mode/Cycle Steal Mode (No Conflict/Single Address Mode/Falling Edge Sensing)

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RENESAS




Figure 11.50 External Request/Block Transfer Mode/Cycle Steal Mode (CPU Cycles/Single Address Mode/Low Level Sensing)

Rev. 2.00 Sep. 24, 2008 Page 528 of 1468






Figure 11.51 External Request/Block Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

Rev. 2.

Rev. 2.00 Sep. 24, 2008 Page




Figure 11.52 External Request/Block Transfer Mode/Cycle Steal Mode (CPU Cycles/EBCCS = 1/Single Address Mode/Low Level Sensing)

Rev. 2.00 Sep. 24, 2008 Page 530 of 1468



EXDMAC internal registers. The transfer source address is set in the source address reg (EDSAR), and the transfer destination address is set in the destination address register (

The transfer is processed by performing the consecutive read of a cluster-size from the t source address and then the consecutive write of that data to the transfer destination add data access size to 32 bytes can be specified as a cluster size. When one data access size specified as a cluster size, block transfer mode (dual address mode) is used.

The cycles in a cluster-size transfer are indivisible: another bus cycle (external access by bus master, refresh cycle, or external bus release cycle) does not occur in a cluster-size to

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDF is output for the last write cycle. The EDACK signal is not output.

Figure 11.53 shows the data flow in the cluster transfer mode (dual address mode), figure shows an example of the timing in cluster transfer dual address mode, and figure 11.55 cluster transfer dual address mode operation.




Figure 11.53 Data Flow in Cluster Transfer Dual Address Mode






Figure 11.55 Cluster Transfer Dual Address Mode Operation

When a word or longword is specified as a data access size but the source or destination a not at the word or longword boundary, use the appropriate data access size for efficient d transfer.

In an example shown in figure 11.56, a longword-size transfer is performed with 4-longway specified as a cluster size in the cluster transfer dual address mode from the lower two bit to B'10.

Rev. 2.00 Sep. 24, 2008 Page 532 of 1468






Figure 11.56 Odd Address Transfer

(2) Cluster Transfer Read Address Mode (AMS = 1, DIRS = 0)

In this mode, the transfer source address is specified in the source address register (EDS data is read from the transfer source and transferred to the cluster buffer. In this mode, the bit in the mode control register (EDMDR) must be set to 1.

Two data access size to 32 bytes can be specified as a cluster size for the consecutive reoperation.

The cycles in a cluster-size transfer are indivisible: another bus cycle (external access by bus master, refresh cycle, or external bus release cycle) does not occur in a cluster-size to

ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDE is output for the last read cycle. When an idle cycle is inserted before the last read cycle ETEND signal is also output in the idle cycle.

In this mode, the EDACKE bit in EDMDR must be set to 0 to disable the $\overline{\text{EDACK}}$ pin of

Figure 11.57 shows the data flow in the cluster transfer read address mode (from the ext memory to the cluster buffer), and figure 11.58 shows an example of the timing in cluster read address mode.



Rev. 2.00 Sep. 24, 2008 Page REJ09

Figure 11.57 Data Flow in Cluster Transfer Read Address Mode (from External Memory to Cluster Buffer)




Figure 11.58 Timing in Cluster Transfer Read Address Mode (from External Memory to Cluster Buffer)


Rev. 2.00 Sep. 24, 2008 Page 534 of 1468



ETEND pin output can be enabled or disabled by means of the ETENDE bit in EDMDF is output for the last write cycle. When an idle cycle is inserted before the last write cycle. ETEND signal is also output in the idle cycle.

In this mode, the EDACKE bit in EDMCR must be set to 0 to disable the EDACK pin of

Figure 11.59 shows the data flow in the cluster transfer write address mode (from the cluster to the external memory), and figure 11.60 shows an example of the timing in clustransfer write address mode.



When initializing an area by the specified data, write the specified data from cluster buffer 0 into a registe sequentially. Then, specify the buffer size written in the register as a cluster size and the area to be initial as DAR, and then execute transfer in this mode.

Figure 11.59 Data Flow in Cluster Transfer Write Address Mode (from Cluster Buffer to External Memory)



ETEND

Figure 11.60 Timing in Cluster Transfer Write Address Mode (from Cluster Buffer to External Memory)

11.6.2 Setting of Address Update Mode

The cluster transfer mode transfer is restricted by the address update mode function. Ther following four address update methods: increment, decrement, fixed, and offset addition.

When the address increment method is specified and if the specified address is not at the

boundary for the data access size (odd address for a word-size transfer, address beyond the boundary for a longword-size transfer), the bus cycle is divided for transfer until the address becomes at the address boundary. When the address matches the boundary, transfer is prounits of data access sizes. At the end of transfer, the bus cycle is divided again to transfer remaining data in cluster transfer mode.

With address decrement, fixed, or offset addition method, specify the address, that match address boundary for the data access size, in EDSAR and EDDAR. When specifying the that is not at the address boundary for the data access size, in EDSAR and EDDAR, fix the bit to 0 (lower one bit for a word-size transfer, and lower two bits for a longword-size transfer address register so that the transfer is processed in units of data access sizes. The block mode must be used for transfer of data by dividing the bus cycle according to the address boundary.

When the EDTCR value is smaller than the cluster size, a transfer size error occurs. In the when the TSEIE bit in EDMDR is cleared to 0, the cluster transfer mode is switched to the transfer mode to process the remaining data. With the decrement, fixed, or offset addition transfer is performed without fixing the lower bit to 0.

Rev. 2.00 Sep. 24, 2008 Page 536 of 1468



(1) Cluster transfer mode

In cluster transfer mode, a cluster-size transfer is processed in response to one transfer re

In an example shown in figure 11.61, the ETEND pin output is enabled, and word-size to performed with 4-byte cluster size in cluster transfer mode from the external 16-bit, 2-state space to the external 16-bit, 2-state access space.




Figure 11.61 Example of Cluster Transfer Mode Transfer

Rev. 2.00 Sep. 24, 2008 Page

cycle, acceptance resumes after the end of the write cycle, and EDREQ pin low level sam performed again. This sequence of operations is repeated until the end of the transfer.




Figure 11.62 Example of Cluster Transfer Mode Transfer Activated by **EDREQ** Pin Falling Edge

Rev. 2.00 Sep. 24, 2008 Page 538 of 1468 REJ09B0412-0200



repeated until the end of the transfer.

When NRD bit = 0 in EDMDR, acceptance resumes at the end of the last cluster write c \overline{EDREQ} pin low level sampling is performed again. This sequence of operations is repeated and of the transfer.

When NRD bit = 1 in EDMDR, acceptance resumes after one cycle from the end of the write cycle, and $\overline{\text{EDREQ}}$ pin low level sampling is performed again. This sequence of o is repeated until the end of the transfer.




Figure 11.63 Example of Cluster Transfer Mode Transfer Activated by EDREQ Pin Low Level



Rev. 2.00 Sep. 24, 2008 Page

channel is resumed on completion of the higher-priority channel transfer.

The cluster transfer mode (read address mode and write address mode) can not be used we cluster transfer mode (dual address mode) among more than one channel at the same time using the cluster transfer mode (read address mode and write address mode), do not set the transfer mode for another channel.

Figures 11.64 to 11.66 show operation timing examples for various conditions.






Figure 11.64 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (No Confict/Dual Address Mode)

Rev. 2.00 Sep. 24, 2008 Page

RENESAS




Figure 11.65 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (CPU Cycles/Dual Address Mode)

Rev. 2.00 Sep. 24, 2008 Page 542 of 1468 REJ09B0412-0200

RENESAS




Figure 11.66 Auto-Request/Cluster Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode)

RENESAS

transfer into de for anto titer enamen.

The $\overline{\text{EDREQ}}$ pin sensing timing is different for low level sensing and falling edge sensing same applies to transfer request acceptance and transfer start timing.

Figures 11.67 to 11.69 show operation timing examples for various conditions.

Rev. 2.00 Sep. 24, 2008 Page 544 of 1468 REJ09B0412-0200






Figure 11.67 External Request/Cluster Transfer Mode/Cycle Steal Mode

(No Conflict/Dual Address Mode/Low Level Sensing)



Rev. 2.00 Sep. 24, 2008 Page




Figure 11.68 External Request/Cluster Transfer Mode/Cycle Steal Mode (CPU Cycles/Dual Address Mode/Low Level Sensing)

Rev. 2.00 Sep. 24, 2008 Page 546 of 1468

REJ09B0412-0200

RENESAS




Figure 11.69 External Request/Cluster Transfer Mode/Cycle Steal Mode (Conflict with Another Channel/Dual Address Mode/Low Level Sensing)

Rev. 2.0

generated by the transfer counter. EXDMA transfer does not end if the EDTCR value has since before the start of transfer.

(2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in EDMDR is set to 1, a size error occurs and an EXDMA transfer is terminated. At this time, the DTE bit in EDM cleared to 0 and the ESIF bit in EDMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requested transfer is disabled due to the EDTCR value less than the data access size.
- In block transfer mode, when the next transfer is requested while a transfer is disabled the EDTCR value less than the block size.

In cluster transfer mode, when the next transfer is requested while a transfer is disable

the EDTCR value less than the cluster size.

When the TSEIE bit in EDMDR is cleared to 0, data is transferred until the EDTCR value.

0. A transfer size error is not generated. Operation in each transfer mode is described below.
In normal transfer mode and repeat mode, when the EDTCR value is less than the date.

- In normal transfer mode and repeat mode, when the EDTCR value is less than the dat size, data is transferred in bytes.
- In block transfer mode, when the EDTCR value is less than the block size, the specifi
 data in EDTCR is transferred instead of transferring the block size of data. When the
 value is less than the data access size, data is transferred in bytes.
- In cluster transfer mode, when the EDTCR value is less than the cluster size, the spec
 of data in EDTCR is transferred instead of transferring the cluster size of data. When
 EDTCR value is less than the data access size, data is transferred in bytes.

(4) Thomason English Entonded Donast Area Organizary Internation

(4) Transfer End by Extended Repeat Area Overflow Interrupt

If an address overflows the extended repeat area when an extended repeat area specifical been made and the SARIE or DARIE bit in EDACR is set to 1, an extended repeat area interrupt is requested. The interrupt request terminates EXDMA transfer, the DTE bit in is cleared to 0, and the ESIF bit in EDMDR is set to 1 at the same time.

is generated at the end of a cluster-size transfer, a repeat size end interrupt request is gen

In dual address mode, if an extended repeat area overflow interrupt is requested during a cycle, the following write cycle processing is still executed.

In block transfer mode, if an extended repeat area overflow interrupt is requested during of a block, transfer continues to the end of the block. Transfer end by means of an extendarea overflow interrupt occurs between block-size transfers.

In cluster transfer mode, if an extended repeat area overflow interrupt is requested durin of a cluster, transfer continues to the end of the cluster. Transfer end by means of an extrepeat area overflow interrupt occurs between cluster-size transfers.

(5) Transfer End by 0-Write to DTE Bit in EDMDR

When 0 is written to the DTE bit in EDMDR by the CPU, etc., transfer ends after complete EXDMA cycle in which transfer is in progress or a transfer request was accepted.

In block transfer mode, EXDMA transfer ends after completion of one-block-size transfer progress.

In cluster transfer mode, EXDMA transfer ends after completion of one-cluster-size transfer progress.



units of transfers.

In single address mode, EXDMA transfer ends at the end of the EXDMA transfer bus cycles units of transfers.

Block transfer mode (b)

A block size EXDMA transfer is aborted. A block size transfer is not correctly executed, matching between the actual transfer and the transfer request is not guaranteed.

In dual address mode, a write cycle corresponding to a read cycle is executed as well as i normal transfer mode.

Cluster transfer mode

A cluster size EXDMA transfer is aborted. If transfer is aborted in a read cycle, the read of guaranteed. If transfer is aborted in a write cycle, the data not transferred is not guarantee Matching between the transfer counter and the address register is not guaranteed since the processing cannot be controlled.

(7) Transfer End by Address Error

If an address error occurs, the EXDMAC clears the DTE bit to 0 in all channels, and set t bit in EDMDR_0 to 1. An address error during EXDMA transfer forcibly terminates the To perform EXDMA transfer after an address error occurs, clear the ERRF bit to 0 and the the DTE bit to 1 in each channel.

The transfer end timing after address error detection is the same as for the one when an N interrupt occurs.

Rev. 2.00 Sep. 24, 2008 Page 550 of 1468

RENESAS

REJ09B0412-0200

DMAC and EXDMAC.

The EXDMAC priority level can be set independently for each channel by the EDMAP. EDMAP0 bits in EDMDR.

The CPU priority level, which corresponds to the priority level of exception handling, c by updating the values of the CPUP2 to CPUP0 bits in CPUPCR with the interrupt mast values.

When the CPUPCE bit in CPUPCR is set to 1 to enable the CPU priority level control a EXDMAC priority level is lower than the CPU priority level, the transfer request of the corresponding channel is masked and the channel activation is disabled. When the prior another channel is the same or higher than the CPU priority level, the transfer request for channel is accepted and transfer is enabled regardless of the priority levels of channels.

The CPU priority level control function holds pending the transfer source, which maske

transfer request. When the CPU priority level becomes lower than the channel priority level becomes lower than the channel priority level updating one of them, the transfer request is accepted and transfer starts. The transfer repending is cleared by writing 0 to the DTE bit.

When the CPUPCE bit is cleared to 0, the lowest CPU priority level is assumed.

These consecutive EXDMA read and write cycles are indivisible: refresh cycle, external release cycle, or external space access cycle by internal bus master (CPU, DTC, DMAC) occur between a read cycle and a write cycle.

In cluster transfer mode, the transfer cycle in one cluster is indivisible.

In block transfer mode and auto-request burst mode, the EXDMA transfer bus cycles con this period, the bus priority level of the internal bus master is lower than the EXDMAC s external space access is held pending (when EBCCS = 0 in the bus control register 2 (BC

cycles and internal bus master cycles are alternatively executed. When the internal bus m not issuing an external space access cycle, the EXDMA transfer bus cycles are continuou executed in the allowable range.

When switching to another channel, or in the auto-request cycle steal mode, the EXDMA

When the EBCCS bit in BCR2 is set to 1 to enable the arbitration function between the E and the internal bus master, the bus mastership is released, except for indivisible bus cycl transferred between the EXDMAC and the internal bus master alternatively. For details,

Rev. 2.00 Sep. 24, 2008 Page 552 of 1468

section 9, Bus Controller (BSC).

	•
EXDMTEND2	Transfer end indicated by channel 2 transfer counter
EXDMTEND3	Transfer end indicated by channel 3 transfer counter
EXDMEEND0	Channel 0 transfer size error
	Channel 0 repeat size end
	Channel 0 source address extended repeat area overflow
	Channel 0 destination address extended repeat area overflow
EXDMEEND1	Channel 1 transfer size error
	Channel 1 repeat size end
	Channel 1 source address extended repeat area overflow
	Channel 1 destination address extended repeat area overflow
EXDMEEND2	Channel 2 transfer size error
	Channel 2 repeat size end
	Channel 2 source address extended repeat area overflow
	Channel 2 destination address extended repeat area overflow

Transfer end indicated by channel 1 transfer counter

Interrupt source can be enabled or disabled by setting the DTIE and ESIE bits in EDMD relevant channels. The DTIE bit can be combined with the DTIF bit in EDMDR to gene EXDMTEND interrupt. The ESIE bit can be combined with the ESIF bit in EDMDR to an EXDMEEND interrupt. Interrupt sources in EXDMEEND are not identified as comm

Channel 3 transfer size error Channel 3 repeat size end

EXDMTEND1

EXDMEEND3

interrupts. The interrupt priority order among channels is determined by the interrupt co shown in table 11.7. For detains see section 7, Interrupt Controller.

Channel 3 source address extended repeat area overflow Channel 3 destination address extended repeat area overflow



corresponding interrupt enable bit is set to 1, the condition for that interrupt is satisfied, a the ESIF bit in EDMDR is set to 1.

The transfer size error interrupt occurs when the EDTCR value is smaller than the data as and a data-access-size transfer for one request cannot be performed for a transfer request. transfer mode, the block size is compared to the EDTCR value to determine a transfer siz In cluster transfer mode, the cluster size is compared to the EDTCR value to determine a size error.

The repeat size end interrupt occurs when the next transfer request is generated after the repeat size transfer in repeat transfer mode. When the repeat area is not set in the address transfer can be aborted periodically based on the set repeat size value. If the transfer end by the transfer counter occurs at the same time, the ESIF bit is set to 1.

The source/destination address extended repeat area overflow interrupt occurs when the a overflow the specified extended repeat area. If the transfer end interrupt by the transfer co occurs at the same time, the ESIF bit is set to 1.

Figure 11.70 shows the block diagram of various interrupts and their interrupt flags. The end interrupt can be cleared either by clearing the DTIF or ESIF bit to 0 in EDMDR with interrupt handling routine, or by re-setting the address registers and then setting the DTE in EDMDR to perform transfer continuation processing. An example of the procedure for the transfer end interrupt and restarting transfer is shown in figure 11.71.

repeat area overflow occurred

Figure 11.70 Interrupts and Interrupt Sources




Figure 11.71 Procedure for Clearing Transfer End Interrupt and Restarting T



EXDMAC enters the module stop state. However, 1 cannot be written to the MSTPA when any of the EXDMAC's channels is enabled for transfer, or when an interrupt is requested. Before setting the MSTPA14 bit, first clear the DTE bit in EDMDR to 0, the the DTIF or DTIE bit in EDMDR to 0.

When the EXDMAC clock stops, EXDMAC registers can no longer be accessed. The following EXDMAC register settings remain valid in the module stop state, and so sh disabled, if necessary, before making the module stop transition.

- ETENDE = 1 in EDMDR (ETEND pin enable)
- EDRAKE = 1 in EDMDR ($\overline{\text{EDRAK}}$ pin enable)
 - EDACKE = 1 in EDMDR (\overline{EDACK} pin enable)
- 3. EDREO Pin Falling Edge Activation

internal operations, as indicated below. 1. Activation request standby state: Waits for low level sensing on EDREQ pin, then

Falling edge sensing on the EDREQ pin is performed in synchronization with EXDM

- 2. Transfer standby state: Waits for EXDMAC data transfer to become possible, the
- [3]. 3. Activation request disabled state: Waits for high level sensing on EDREQ pin, the
- [1].

After EXDMAC transfer is enabled, the EXDMAC goes to state [1], so low level sen used for the initial activation after transfer is enabled.

Rev. 2.00 Sep. 24, 2008 Page 556 of 1468

another cluster transfer, the transferred data in the cluster buffer may be overwritten channel cluster transfer. Therefore, in the cluster transfer mode (single address mode set the cluster transfer mode for any other channels.

6. Cluster Transfer Mode and Endian

In cluster transfer mode, only a transfer to the areas in the big endian format is support When cluster transfer mode is specified, do not specify the areas in the little endian EDSAR and EDDAR. For details on the endian, see section 9, Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 558 of 1468

REJ09B0412-0200



- Three transfer modes
 - Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- Short address mode or full address mode selectable
 - Short address mode

Transfer information is located on a 3-longword boundary

The transfer source and destination addresses can be specified by 24 bits to se

The transfer source and destination addresses can be specified by 24 bits to select Mbyte address space directly

— Full address mode

Transfer information is located on a 4-longword boundary

The transfer source and destination addresses can be specified by 32 bits to select Gbyte address space directly

- Size of data for data transfer can be specified as byte, word, or longword
 The bus cycle is divided if an odd address is specified for a word or longword transf
 The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC
 A CPU interrupt can be requested after one data transfer completion
 - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop state specifiable




Figure 12.1 Block Diagram of DTC

Rev. 2.00 Sep. 24, 2008 Page 560 of 1468 REJ09B0412-0200

RENESAS

These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data are

- DTC enable registers A to F (DTCERA to DTCERF)
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)

Rev. 2.00 Sep. 24, 2008 Page

6	MD0	Undefined —	Specify DTC transfer mode. 00: Normal mode 01: Repeat mode 10: Block transfer mode 11: Setting prohibited
5	Sz1	Undefined —	DTC Data Transfer Size 1 and 0
4	Sz0	Undefined —	Specify the size of data to be transferred.
		-	00: Byte-size transfer
			01: Word-size transfer
			10: Longword-size transfer
			11: Setting prohibited
3	SM1	Undefined —	Source Address Mode 1 and 0
2	SM0	Undefined —	Specify an SAR operation after a data transfer
			0x: SAR is fixed
			(SAR writeback is skipped)
			10: SAR is incremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
			11: SAR is decremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
1, 0	_	Undefined —	Reserved
			The write value should always be 0.
Leger x: Don	nd] 't care		
	00 Sep. 24, 2 30412-0200	008 Page 562 of 1468	RENESAS

Bit Name value R/W Description

Undefined — DTC Mode 1 and 0

BIT

MD1

6 CHNS Undefined —	1: Enables the chain transfer
6 CHNS Undefined —	
	DTC Chain Transfer Select
	Specifies the chain transfer condition. If the fortransfer is a chain transfer, the completion chapecified transfer count is not performed and source flag or DTCER is not cleared.
	0: Chain transfer every time
	1: Chain transfer only when transfer counter :
5 DISEL Undefined —	DTC Interrupt Select
	When this bit is set to 1, a CPU interrupt requested every time after a data transfer enthis bit is set to 0, a CPU interrupt request is generated when the specified number of data ends.
4 DTS Undefined —	DTC Transfer Mode Select
	Specifies either the source or destination as block area during repeat or block transfer mo
	0: Specifies the destination as repeat or block
	1: Specifies the source as repeat or block are

BIT

7

Bit Name

CHNE

value

Undefined —

K/W

Description

DTC Chain Transfer Enable

selected by the CHNS bit.

0: Disables the chain transfer

Specifies the chain transfer. For details, see s 12.5.7, Chain Transfer. The chain transfer co (by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10

The write value should always be 0.

1, 0 — Undefined — Reserved

[Legend]

x: Don't care

12.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits o valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the value bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if longword access is performed while address 4n + 2 is specified in SAR, the bus cycle is a into multiple cycles to transfer data. For details, see section 12.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.



into multiple cycles to transfer data. For details, see section 12.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

12.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspond activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, an contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CR H'00.

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit blockcounter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a (word or longword) data is transferred, and the contents of CRAH are sent to CRAL wh count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.



12.2.7 DTC enable registers A to F (DTCERA to DTCERF)

DTCER, which is comprised of eight registers, DTCERA to DTCERF, is a register that s DTC activation interrupt sources. The correspondence between interrupt sources and DTC shown in table 12.1. Use bit manipulation instructions such as BSET and BCLR to read of DTCE bit. If all interrupts are masked, multiple activation sources can be set at one time the initial setting) by writing data after executing a dummy read on the relevant register.

Bit	15	14	13	12	11	10	9	
Bit Name	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	С
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 566 of 1468 REJ09B0412-0200



7	DTCE7	0	R/W	the specified number of transfers have not ende
6	DTCE6	0	R/W	
5	DTCE5	0	R/W	
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	

R/W

R/W

12.2.8 **DTC Control Register (DTCCR)**

0

DTCE1

DTCE0

1

DTCCR specifies transfer information read skip.

Bit	7	6	5	4	3	2	1
Bit Name	_	_	_	RRS	RCHNE	_	_
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R	R

Note: * Only 0 can be written to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				These bits are always read as 0. The write v always be 0.

				0: Transfer read skip is not performed.
				 Transfer read skip is performed when the venumbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Tran
				Enables/disables the chain transfer while trans counter (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is wr CRAL when CRAL is 0. Accordingly, chain tran not occur when CRAL is 0. If this bit is set to 1, chain transfer is enabled when CRAH is writter CRAL.
				0: Disables the chain transfer after repeat trans
				1: Enables the chain transfer after repeat trans
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
0	ERR	0	R/(W)*	Transfer Stop Flag
				Indicates that an address error or an NMI inter occurs. If an address error or an NMI interrupt the DTC stops.
				0: No interrupt occurs
				1: An interrupt occurs
				[Clearing condition]
				When writing 0 after reading 1
Note:	* Only 0 ca	an be written	to clear t	this flag.



Rev. 2.00 Sep. 24, 2008 Page 568 of 1468

Bit Name															
Initial Value	9 0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	

12.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCEI activation source can be selected by setting the corresponding bit in DTCER; the CPU is source can be selected by clearing the corresponding bit in DTCER. At the end of a data (or the last consecutive transfer in the case of chain transfer), the activation source intercorresponding DTCER bit is cleared.

12.4 Location of Transfer Information and DTC Vector Table

located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ig during access ([1:0] = B'00.) Transfer information can be located in either short address (three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR speither short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For detail section 3.2.2, System Control Register (SYSCR). Transfer information located in the dashown in figure 12.2

Locate the transfer information in the data area. The start address of transfer information

The DTC reads the start address of transfer information from the vector table according activation source, and then reads the transfer information from the start address. Figure correspondences between the DTC vector address and transfer information.






Figure 12.2 Transfer Information on Data Area




Figure 12.3 Correspondence between DTC Vector Address and Transfer Inform

	conversion end)			
TPU_0	TGI0A	88	H'560	DTCEB13
	TGI0B	89	H'564	DTCEB12
	TGI0C	90	H'568	DTCEB11
	TGI0D	91	H'56C	DTCEB10
TPU_1	TGI1A	93	H'574	DTCEB9
	TGI1B	94	H'578	DTCEB8
TPU_2	TGI2A	97	H'584	DTCEB7
	TGI2B	98	H'588	DTCEB6

69

70

71

72

73

74

75

86

H'514

H'518

H'51C

H'520

H'524

H'528

H'52C

H'558

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

ADI0 (A/D_0

A/D_0

REJ09

Rev. 2.00 Sep. 24, 2008 Page

DTCEA10

DTCEA9

DTCEA8

DTCEA7

DTCEA6

DTCEA5 DTCEA4

DTCEB15

	CMI2B	123	LIFEC
		120	H'5EC
TMR_3	СМІЗА	125	H'5F4
	СМІЗВ	126	H'5F8
DMAC	DMTEND0	128	H'600
	DMTEND1	129	H'604
	DMTEND2	130	H'608
	DMTEND3	131	H'60C
EXDMAC	EXDMTEND0	132	H'610
	EXDMTEND1	133	H'614
	EXDMTEND2	134	H'618
	EXDMTEND3	135	H'61C
DMAC	DMEEND0	136	H'620
	DMEEND1	137	H'624
	DMEEND2	138	H'628
	DMEEND3	139	H'62C
EXDMAC	EXDMEEND0	140	H'630
	EXDMEEND1	141	H'634
	EXDMEEND2	142	H'638
	EXDMEEND3	143	H'63C
Rev. 2.00 Sep. 24, REJ09B0412-0200	2008 Page 572 of 14		NESAS

I GIOD

CMI0A

CMI0B

CMI1A

CMI1B

CMI2A

TMR_0

TMR_1

TMR_2

. . .

116

117

119

120

122

11000

H'5D0

H'5D4

H'5DC

H'5E0

H'5E8

DIOLOIT

DTCEC13

DTCEC12

DTCEC11

DTCEC10

DTCEC9

DTCEC8

DTCEC7

DTCEC6

DTCEC5

DTCEC4 DTCEC3

DTCEC2

DTCEC1 DTCEC0

DTCEC15

DTCEC14

DTCED13

DTCED12

DTCED11

DTCED10

DTCECD9

DTCECD8

DTCED7

DTCED6

L

	TGI7B	170	H'6A8	DTCEE6			
TPU_8	TGI8A	173	H'6B4	DTCEE5			
	TGI8B	174	H'6B8	DTCEE4			
TPU_9	TGI9A	177	H'6C4	DTCEE3			
	TGI9B	178	H'6C8	DTCEE2			
	TGI9C	179	H'6CC	DTCEE1			
	TGI9D	180	H'6D0	DTCEE0			
TPU_10	TGI10A	182	H'6D8	DTCEF15			
	TGI10B	183	H'6DC	DTCEF14			
	TGI10V	186	H'6E8	DTCEF11			
TPU_11	TGI11A	188	H'6F0	DTCEF10			
	TGI11B	189	H'6F4	DTCEF9			
Note: * The DTCE bits with no corresponding interrupt are reserved, and the write variety always be 0. To leave software standby mode or all-module-clock-stop mode interrupt, write 0 to the corresponding DTCE bit.							

164

165

166

167

169

H'690

H'694

H'698

H'69C

H'6A4

TPU_6

TPU_7

TGI6A

TGI6B

TGI6C

TGI6D

TGI7A

DIOLLIZ

DTCEE11

DTCEE10

DTCEE9

DTCEE8

DTCEE7

Table 12.2 shows the DTC transfer modes.

Table 12.2 DTC Transfer Modes

operation.

Size of Data Transferred at

Transfer

Mode	One Transfer Request	Decrement Of Decrement	C
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, or fixed	1
Notes: 1.	Either source or destination is spe-	cified to repeat area.	

Memory Address Increment or

Ti

- 2. Either source or destination is specified to block area.
- 3. After transfer of the specified transfer count, initial state is recovered to continu

single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers wi

Figure 12.4 shows a flowchart of DTC operation, and table 12.3 summarizes the chain tra conditions (combinations for performing the second and third transfers are omitted).

Rev. 2.00 Sep. 24, 2008 Page 574 of 1468




Figure 12.4 Flowchart of DTC Operation

Rev. 2.00 Sep. 24, 2008 Page

				0		0	0*2	Ends at 2nd tra
				0		1		Interrupt reques
1	1	1	Not 0		_	_	_	Ends at 1st trar
								Interrupt reques
Notes	: 1. C	RA in no	ormal mode tr	ransfer, C	CRAL in I	repeat t	ransfer mo	ode, or CRB in block

0

mode 2. When the contents of the CRAH is written to the CRAL in repeat transfer mode

0

Not 0

Ends at 1st trar

Ends at 2nd tra

12.5.1 **Bus Cycle Division**

1

1

1

1

0

Not 0

0*2

When the transfer data size is word and the SAR and DAR values are not a multiple of 2, cycle is divided and the transfer data is read from or written to in bytes.

access data size. Figure 12.5 shows the bus cycle division example.

Table 12.4 Number of Bus Cycle Divisions and Access Size

Specified Data Size

	SAR and DAR Values	Byte (B)	Word (W)	Longword (L	
	Address 4n	1 (B)	1 (W)	1 (LW)	
	Address 2n + 1	1 (B)	2 (B-B)	3 (B-W-B)	
	Address 4n + 2	1 (B)	1 (W)	2 (W-W)	

Table 12.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle division

Rev. 2.00 Sep. 24, 2008 Page 576 of 1468




Figure 12.5 Bus Cycle Division Example

cleared to 0, the stored vector number is deleted, and the updated vector table and transfe information are read at the next activation.




Figure 12.6 Transfer Information Read Skip Timing

Rev. 2.00 Sep. 24, 2008 Page 578 of 1468

REJ09B0412-0200



SM1	DM1	SAR	DAR
0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

12.5.4 Normal Transfer Mode

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination address specified as incremented, decremented, or fixed. When the specified number of transfer interrupt can be requested to the CPU.

Table 12.6 lists the register function in normal transfer mode. Figure 12.7 shows the me in normal transfer mode.

Table 12.6 Register Function in Normal Transfer Mode

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixe
DAR	Destination address	Incremented/decremented/fixe
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: * Transfer information writeback is skipped.



Rev. 2.00 Sep. 24, 2008 Page

Figure 12.7 Memory Map in Normal Transfer Mode

12.5.5 Repeat Transfer Mode

In repeat transfer mode, one operation transfers one byte, one word, or one longword of the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In repeated to the transfer counter (CRAL) is updated to the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

Table 12.7 lists the register function in repeat transfer mode. Figure 12.8 shows the memorial repeat transfer mode.

Rev. 2.00 Sep. 24, 2008 Page 580 of 1468 REJ09B0412-0200

RENESAS

CRAH	ranster count storage	CRAH	CHAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated
Note: *	Transfer information	n writeback is skipped.	




Figure 12.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

Table 12.8 lists the register function in block transfer mode. Figure 12.9 shows the memoin block transfer mode.

Table 12.8 Register Function in Block Transfer Mode

Register	Function	Written Back Value
SAR	Source address	DTS =0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS =1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1

Note: * Transfer information writeback is skipped.




Figure 12.9 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

Rev. 2.00 Sep. 24, 2008 Page 582 of 1468 REJ09B0412-0200

RENESAS

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit

to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.




Figure 12.10 Operation of Chain Transfer

Rev. 2.00 Sep. 24, 2008 Page




Figure 12.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 12.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size of

Rev. 2.00 Sep. 24, 2008 Page 584 of 1468

REJ09B0412-0200



Figure~12.13~~DTC~Operation~Timing~(Example~of~Short~Address~Mode~in~Chain




Figure 12.14 DTC Operation Timing
(Example of Full Address Mode in Normal Transfer Mode or Repeat Transfer

Rev. 2.00 Sep. 24, 2008 Page

[Legen	d]						
P: Block size (CRAH and CRAL value)							
Note:	1.	When transfer information read is skipped					
	2.	In full address mode operation					
	3.	In short address mode operation					

0*1

0*1

3^{*2.3}

3*^{2.3} 2*⁴ 1*⁵

7. When a word is transferred while an odd address is specified in the address re

when a longword is transferred while address 4n + 2 is specified

3*6

3•P*6

2•P*⁷ 1•P 3•P*⁶ 2•P*⁷ 1•P

inomiai i

Repeat 1

Block

transfer

0*1

0*1

4*²

4*²

3*3

3*3

- 4. When the SAR or DAR is in fixed mode 5. When the SAR and DAR are in fixed mode
- 6. When a longword is transferred while an odd address is specified in the addre
- register

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 586 of 1468

Word data read S _∟	1	1	4	2	2	4	4 + 2m	2
Longword data read S _⊾	1	1	8	4	2	8	12 + 4m	4
Byte data write S _м	1	1	2	2	2	2	3 + m	2
Word data write S _м	1	1	4	2	2	4	4 + 2m	2
Longword data write S _м	1	1	8	4	2	8	12 + 4m	4
Internal operation S _N						1		
nd]								

[Legen

m: Number of wait cycles 0 to 7 (For details, see section 9, Bus Controller (BSC).)

of all transfers activated by one activation event (the number in which the CHNE bit is splus 1).

The number of execution cycles is calculated from the formula below. Note that Σ mean

Number of execution cycles = $I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_L + M \cdot S_M) + N$

12.5.10 DTC Bus Release Timing

The DTC requests the bus mastership to the bus arbiter when an activation request occu DTC releases the bus after a vector read, transfer information read, a single data transfer transfer information writeback. The DTC does not release the bus during transfer information writeback, single data transfer, or transfer information writeback.

12.5.11 DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specific DTCP2 to DTCP0. For details, see section 7, Interrupt Controller.






Figure 12.15 DTC with Interrupt Activation



- 2. Set the start address of the transfer information for an RXI interrupt at the DTC vect
 - 3. Set the corresponding bit in DTCER to 1.
 - 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the end (RXI) interrupt. Since the generation of a receive error during the SCI reception will disable subsequent reception, the CPU should be enabled to accept receive error
 - 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is se RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.
 - When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is hel
 DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination
 processing should be performed in the interrupt handling routine.

12.7.2 Chain Transfer

interrupts.

An example of DTC chain transfer is shown in which pulse output is performed using the Chain transfer can be used to perform pulse output data transfer and PPG output trigger updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the character, and normal mode transfer to the TPU's TGR in the second half. This is because of the activation source and interrupt generation at the end of the specified number of transfer.

restricted to the second half of the chain transfer (transfer when CHNE = 0).

- 4. Set the start address of the NDR transfer information to the DTC vector address. 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.

 - 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable the
 - interrupt with TIER. 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in DI NDER for which output is to be performed to 1. Using PCR, select the TPU compare

TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is

- 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
- 9. Each time a TGRA compare match occurs, the next output value is transferred to ND
- set value of the next output trigger period is transferred to TGRA. The activation sour
- flag is cleared. 10. When the specified number of transfers are completed (the TPU transfer CRA value i
- CPU. Termination processing should be performed in the interrupt handling routine.

be used as the output trigger.

12.7.3 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer on the counter value is 0, it is possible to perform 256 or more repeat transfers.

Rev. 2.00 Sep. 24, 2008 Page 590 of 1468

An example is shown in which a 128-kbyte input buffer is configured. The input buffer is to have been set to start at lower address H'0000. Figure 12.16 shows the chain transfer w counter value is 0.

for the first data transfer reaches 0, the second data transfer is started. Set the upper of the transfer source address for the first data transfer to H'21. The lower 16 bits of transfer destination address of the first data transfer and the transfer counter are H'00

- 5. Next, execute the first data transfer the 65536 times specified for the first data transf means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the transfer to H'20. The lower 16 bits of the transfer destination address of the first data and the transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.




Figure 12.16 Chain Transfer when Counter = 0

Operation of the DTC can be disabled or enabled using the module stop control register. Initial setting is for operation of the DTC to be enabled. Register access is disabled by set module stop state. The module stop state cannot be set while the DTC is activated. For detere to section 28, Power-Down Modes.

12.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYSO not be cleared to 0.

12.9.3 DMAC Transfer End Interrupt

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is a controlled by the DTC but its value is modified with the write data regardless of the transcounter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

When the DTC is activated by a DMAC transfer end interrupt, even if DISEL=0, an auto clearing of the relevant activation source flag is not automatically cleared by the DTC. The write 1 to the DTE bit by the DTC transfer and clear the activation source flag to 0.

12.9.4 DTCE Bit Setting

REJ09B0412-0200

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all in are disabled, multiple activation sources can be set at one time (only at the initial setting) writing data after executing a dummy read on the relevant register.

Rev. 2.00 Sep. 24, 2008 Page 592 of 1468



12.5.0 Transfer finormation start Address, Source Address, and Destination Ad

The transfer information start address to be specified in the vector table should be addres address other than address 4n is specified, the lower 2 bits of the address are regarded as

The source and destination addresses specified in SAR and DAR, respectively, will be t in the divided bus cycles depending on the address and data size.

12.9.7 Transfer Information Modification

When IBCCS = 1 and the DMAC is used, clear the IBCCS bit to 0 and then set to 1 aga modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

12.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must b same.




Figure 12.17 Example of Procedures for Overwriting the DTCER

REJ09B0412-0200



Ports 2 and F include an open-drain control register (ODR) that controls on/off of the oubuffer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF. All of ports can drive Darlington transistors when functioning as output ports.


Port 2, 3, J and K are Schmitt-trigger input. Schmitt-trigger inputs for other ports are enwhen used as the \overline{IRQ} , TPU, TMR, or IIC2 input.

Table 13.1 Port Functions

				Function		Input	
Port	Description	Bit	I/O	Input	Output	Schmitt- Trigger Input* ¹	Pull-up MOS Function
Port 1	General I/O port also functioning as interrupt inputs,	7	P17/SCL0	IRQ7-A/ TCLKD-B/ ADTRG1	EDRAK1	ĪRQ7-A, TCLKD-B, SCL0	
	SCI I/Os, DMAC I/Os, EXDMAC I/Os, A/D	6	P16/SDA0	IRQ6-A/ TCLKC-B	DACK1-A/ EDACK1-A	ĪRQ6-A, TCLKC-B, SDA0	
	converter inputs, TPU inputs, and IIC2 I/Os	5	P15/SCL1	IRQ5-A/ TCLKB-B/ RxD5/ IrRXD	TEND1-A/ ETEND1-A	ĪRQ5-A, TCLKB-B, SCL1	
		4	P14/SDA1	DREQ1-A/ IRQ4-A/ TCLKA-B/ EDREQ1-A	TxD5/ IrTxD	IRQ4-A, TCLKA-B, SDA1	
		3	P13	ADTRG0-A/	EDRAK0	ĪRQ3-A	•

ĪRQ3-A

ort 2	ort 2 General I/O port also functioning as interrupt inputs, PPG outputs, TPU I/Os, TMR I/Os, and SCI I/Os	7	P27/ TIOCB5	TIOCA5	PO7	P27, – TIOCB5, TIOCA5
		6	P26/ TIOCA5	_	PO6/TMO1/ TxD1	All input functions
	5	P25/ TIOCA4	TMCI1/ RxD1	PO5	P25, TIOCA4, TMCI1	
		4	P24/ TIOCB4/ SCK1	TIOCA4/ TMRI1	PO4	P24, TIOCB4, TIOCA4, TMRI1
		3	P23/ TIOCD3	IRQ11-A/ TIOCC3	PO3	P23, TIOCD3, IRQ11-A
		2	P22/ TIOCC3	IRQ10-A	PO2/TMO0/ TxD0	All input functions
		1	P21/ TIOCA3	TMCI0/ RxD0/ IRQ9-A	PO1	P21, IRQ9-A, TIOCA3, TMCI0
		0	P20/ TIOCB3/ SCK0	TIOCA3/ TMRIO/ IRQ8-A	PO0	P20, IRQ8-A, TIOCB3,



TIOCA3, TMRI0

		7	TIOCA1		TEND1-B/ ETEND3	functions
		3	P33/ TIOCD0	TIOCCO/ TCLKB-A/ DREQ1-B/ EDREQ3	PO11	P33, TIOCD0, TIOCC0, TCLKB-A
		2	P32/ TIOCC0	TCLKA-A	PO10/ DACK0-B/ EDACK2	All input functions
		1	P31/ TIOCB0	TIOCA0	PO9/ TEND0-B/ ETEND2	All input functions
		0	P30/ TIOCA0	DREQ0-B/ EDREQ2	PO8	P30, TIOCA0
Port 5	General input port also functioning		_	P57/AN7/ IRQ7-B	DA1	ĪRQ7-B —
	as interrupt inputs, A/D converter inputs, and D/A	6	_	P56/AN6/ IRQ6-B	DA0	ĪRQ6-B
	converter outputs	5	_	P55/AN5/ IRQ5-B	_	ĪRQ5-B
		4	_	P54/AN4/ IRQ4-B	_	ĪRQ4-B
		3	_	P53/AN3/ IRQ3-B	_	ĪRQ3-B
		2	_	P52/AN2/ IRQ2-B	_	ĪRQ2-B
		1	_	P51/AN1/ IRQ1-B	_	ĪRQ1-B
		0	_	P50/AN0/	_	ĪRQ0-B

REJ09

ĪRQ0-B

				DREQ3/ IRQ11-B/ TMS/ EDREQ1-B		IRQ11-B, TMS	
		2	P62/SCK4	TRST	TMO2/ DACK2/ EDACK0-B	TRST	
		1	P61	TMCI2/ RxD4/ IRQ9-B	TEND2/ ETEND0-B	TMCI2, IRQ9-B	
		0	P60	TMRI2/ DREQ2/ IRQ8-B/ EDREQ0-B	TxD4	TMRI2, IRQ8-B	
Port A	General I/O port	7	_	PA7	Вф	_	_
Port A	also functioning as system clock	7	PA6	PA7 —	B\$\(\begin{align*} \overline{AS}\/AH/\\ \overline{BS}\-B\\ \end{align*}	_	_
Port A	also functioning		PA6	PA7 — — —	AS/AH/	-	_
Port A	also functioning as system clock output and bus	6		PA7 — — — — — —	AS/AH/ BS-B	- - -	_
Port A	also functioning as system clock output and bus	6 5	PA5	PA7	AS/AH/ BS-B	- - - -	_
Port A	also functioning as system clock output and bus	6 5 4	PA5 PA4	PA7 BREQ/ WAIT	AS/AH/ BS-B RD LHWR/LUB	- - - -	_
Port A	also functioning as system clock output and bus	6 5 4 3	PA5 PA4 PA3		AS/AH/ BS-B RD LHWR/LUB	-	_



 $\overline{\mathsf{BS}}\text{-}\mathsf{A}$

					CS7-A/ CAS		
		2	PB2	_	CS2-A/ CS6-A/ RAS		
		1	PB1	_	CS1/ CS2-B/ CS5-A/ CS6-B/ CS7-B		
		0	PB0	_	CS0/ CS4-A/ CS5-B		
Port C	General I/O port	7		_	_		_
Port C	also functioning	7	_ _	_ _			_
Port C	also functioning as bus control I/Os and A/D				_ _ _		_
Port C	also functioning as bus control	6	_ _ _ _		_ _ _ _		_
Port C	also functioning as bus control I/Os and A/D	6 5			 LLCAS/ DQMLL	- - - -	_
Port C	also functioning as bus control I/Os and A/D	6 5 4			— — — — — —	- - - -	_
Port C	also functioning as bus control I/Os and A/D	6 5 4 3			— — — — — — — — — — — — DQMLL — LUCAS/	- - - -	_

		1	PD1	_	A1		
		0	PD0	_	A0		
Port	General I/O port	7	PE7	_	A15	_	0
E*3	also functioning as address	6	PE6	_	A14		
	outputs	5	PE5	_	A13		
		4	PE4	_	A12		
		3	PE3	_	A11		
		2	PE2	_	A10		
		1	PE1	_	A9		
		0	PE0	_	A8		
Port F		7	PF7	_	A23	_	0
	also functioning as address	6	PF6	_	A22		
	outputs	5	PF5	_	A21	- - -	
	-	4	PF4	_	A20		
		3	PF3	_	A19		
		2	PF2	_	A18		
		1	PF1	_	A17	•	
		0	PF0	_	A16	•	

		1	PH1/D1* ²	_	_		
		0	PH0/D0*2	_	_	-	
Port I	General I/O port	7	PI7/D15*2	_	_	_	0
	also functioning as bi-directional	6	PI6/D14*2	_	_	-"	
	data bus	5	PI5/D13*2	_	_	-	
		4	PI4/D12*2	_	_	_	
		3	PI3/D11*2	_	_	-"	
		2	PI2/D10*2	_	_	=	
		1	PI1/D9* ²	_	_	-	
		0	PI0/D8*2	_	_	-"	
Port J*4	General I/O port also functioning						
Port J*⁴	also functioning	7	PJ7/TIOCB8	TIOCA8/ TCLKH	PO23	All input function	0
Port J* ⁴	also functioning as PPG and	6	PJ6/TIOCA8		PO23 PO22		0
Port J* ⁴	also functioning						0
Port J* ⁴	also functioning as PPG and	6	PJ6/TIOCA8	TCLKH — TIOCA7/	PO22		0
Port J* ⁴	also functioning as PPG and	6 5	PJ6/TIOCA8 PJ5/TIOCB7	TCLKH — TIOCA7/	PO22 PO21		0
Port J* ⁴	also functioning as PPG and	6 5 4	PJ6/TIOCA8 PJ5/TIOCB7 PJ4/TIOCA7	TCLKH TIOCA7/ TCLKG TIOCC6/	PO22 PO21 PO20		0
Port J* ⁴	also functioning as PPG and	6 5 4 3	PJ6/TIOCA8 PJ5/TIOCB7 PJ4/TIOCA7 PJ3/TIOCD6	TCLKH TIOCA7/ TCLKG TIOCC6/ TCLKF	PO22 PO21 PO20 PO19		0

		1	PK1/TIOCB9	TIOCA9	PO25			
		0	PK0/TIOCA9	_	PO24	_		
Port M	General I/O	7	_	_	_	_	_	
	port also functioning as	6	_	_	_			
	SCI I/Os	5	_	_	_			
		4	PM4	_	_			
		3	РМЗ	_	_			
		2	PM2	_	_	_		
		1	PM1	RxD6	_			
		0	PM0	_	TxD6	_		

Notes: 1. Pins without Schmitt-trigger input have CMOS input functions.

- 2. Addresses are also output when accessing to the address/data multiplexed I/C
- 3. Pins are disabled when PCJKE = 1.
- 4. Pins are disabled when PCJKE = 0.

Rev. 2.00 Sep. 24, 2008 Page 602 of 1468

Port E*2	8	0	0	0	0	0	-
Port F	8	0	0	0	0	0	
Port H	8	0	0	0	0	0	
Port I	8	0	0	0	0	0	-
Port J*3	8	0	0	0	0	0	
Port K*3	8	0	0	0	0	0	-
Port M	5	0	0	0	0	_	,
[Legend]							
O: Re	egister exists						
—: No	register exis	ts					
Notes: 1.	The write va	lue should a	always be th	e initial valu	e.		
2.	Do not acce	ss when PC	JKE = 1.				
3.	Do not acce	ss when PC	JKE = 0.				

O

О

0

0

0

0

U

0

0

О

0

0

U

0

0

0

0

0

0

U

0

0

0

О

0

0

0

Port 3

Port 5

Port 6

Port A

Port B

Port C*1

Port D*2

8

6

8

8

2

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7DDR	Pn6DDR	Pn5DDR	Pn4DDR	Pn3DDR	Pn2DDR	Pn1DDR	Р
Initial Valu	ie 0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Notes: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Registers of ports J and K cannot be accessed when PCJKE = 0.

Registers of ports D and E cannot be accessed when PCJKE = 1.

Table 13.3 Startup Mode and Initial Value

	Startup Mode				
Port	External Extended Mode	Single-Chip Mode			
Port A	H'80	H'00			
Other ports	H'00	H'00			



Notes: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower five bits are valid and the upper three bits are reserved for port M registers. Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Registers of ports J and K cannot be accessed when PCJKE = 0. Registers of ports D and E cannot be accessed when PCJKE =1.

13.1.3 Port Register (PORTn) (n = 1, 2, 3, 5, 6, A to F, H to K, and M)

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is in When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardles ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	
Initial Value	Undefined	ι						
R/W	R	R	R	R	R	R	R	

Notes: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Registers of ports J and K cannot be accessed when PCJKE = 0.

Registers of ports D and E cannot be accessed when PCJKE = 1.

When PORT is read, the pin state is always read regardless of the ICR value. When the IC is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip per module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, I should be modified when the corresponding input pins are not used. For example, an \overline{IRQ} modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of t interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs af ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ICR	Pn6ICR	Pn5ICR	Pn4ICR	Pn3ICR	Pn2ICR	Pn1ICR	F
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Notes: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower five bits are valid and the upper three bits are reserved for port M registers.

Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Registers of ports J and K cannot be accessed when PCJKE = 0.

Registers of ports D and E cannot be accessed when PCJKE = 1.



Reset

OFF

OFF

OFF

OFF

OFF

OFF

OFF

Hardware

OFF

OFF

OFF

OFF

OFF

OFF

OFF

OFF

Standby Mode

Table 13.4 Input Pull-Up MOS State

Address output

Address output

Address output

Pin State

Port output

Port input

Port output

Port input

Port input

Port

Port D

Port E

Port F

		Port output	OFF	OFF	OFF	Ol
		Port input	OFF	OFF	ON/OFF	10
Р	ort H	Data input/output	OFF	OFF	OFF	Ol
		Port output	OFF	OFF	OFF	Ol
		Port input	OFF	OFF	ON/OFF	10
Р	ort I	Data input/output	OFF	OFF	OFF	Ol
		Port output	OFF	OFF	OFF	Ol
		Port input	OFF	OFF	ON/OFF	10
Р	ort J	Peripheral module output	OFF	OFF	OFF	Ol
		Port output	OFF	OFF	OFF	OI

OFF



ON/OFF

Software

OFF

OFF

OFF

OFF

OFF

ON/OFF

ON/OFF

Standby Mode

Ot

Op

OF

OF

10

OF

OF

10

OF

10

13.1.6 Open-Drain Control Register (PnODR) (n = 2 and F)

ODR is an 8-bit readable/writable register that selects the open-drain output function.

If a bit in ODR is set to 1, the pin corresponding to that bit in ODR functions as an NMO drain output. If a bit in ODR is cleared to 0, the pin corresponding to that bit in ODR function a CMOS output.

The initial value of ODR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ODR	Pn6ODR	Pn5ODR	Pn4ODR	Pn3ODR	Pn2ODR	Pn1ODR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 608 of 1468 REJ09B0412-0200



For a pin whose initial value changes according to the activation mode, "initial value E" the initial value when the LSI is started up in external extended mode and "initial value indicates the initial value when the LSI is started in single-chip mode.

13.2.1 Port 1

(1) P17/IRQ7-A/TCLKD-B/SCL0/EDRAK1/ADTRG1

The pin function is switched as shown below according to the combination of the EXDN IIC2 register settings and P17DDR bit setting.

Setting **EXDMAC** IIC2 I/O Port EDRAK1 OE SCL0_OE P17DDR **Module Name Pin Function** EXDMAC EDRAK1 output 1 IIC2 SCL0 input/output 0 1 I/O port P17 output 0 1 0 P17 input 0 0 0 (initial value)

I/O port	P16 output	0	0	0	1
	P16 input (initial value)	0	0	0	0

(3) P15/RxD5/IrRXD/TEND1-A/ETEND1-A/IRQ5-A/TCLKB-B/SCL1

The pin function is switched as shown below according to the combination of the EXDM DMAC and IIC2 register settings and P15DDR bit setting.

			Settir	ng	
		EXDMAC	DMAC	IIC2	1/0
Module Name	Pin Function	ETEND1A_C	DE TENDIA_OE	SCL1_OE	P
EXDMAC	ETEND1-A output	1	_	_	_
DMAC	TEND1-A output	0	1	_	_
IIC2	SCL1 input/output	0	0	1	_
I/O port	P15 output	0	0	0	1
	P15 input (initial value)	0	0	0	0

I/O port	P14 output	0	0	0	1
	P14 input (initial value)	0	0	0	0

(5) P13/ADTRG0 -A/IRQ3-A/EDRAK0

The pin function is switched as shown below according to the register setting of EXDM the P13DDR bit setting.

		Setting		
		EXDMAC	I/O Port	
Module Name	Pin Function	EDRAK0_OE	P13DDR	
EXDMAC	EDRAK0 output	1		
I/O port	P13 output	0	1	
	P13 input (initial value)	0	0	

SCI	SCK2 output	0	0	1	
I/O port	P12 output	0	0	0	1
	P12 input (initial value)	0	0	0	0

$(7) \quad P11/RxD2/\overline{TEND0}\text{-}A/\overline{IRQ1}\text{-}A/\overline{ETEND0}\text{-}A$

The pin function is switched as shown below according to the combination of the EXDM DMAC register settings and P11DDR bit setting.

		Setting				
		EXDMAC	DMAC	I/O Poi		
Module Name	Pin Function	ETEND0A_OE	TEND0A_OE	P11DD		
EXDMAC	ETEND0-A output	1	_	_		
DMAC	TEND0-A output	0	1	_		
I/O port	P11 output	0	0	1		
	P11 input (initial value)	0	0	0		

Rev. 2.00 Sep. 24, 2008 Page 612 of 1468



Rev. 2.00 Sep. 24, 2008 Page

170	HOCB5 output	1	-	_
PPG	PO7 output	0	1	_
I/O port	P27 output	0	0	1
	P27 input (initial value)	0	0	0

(2) **P26/PO6/TIOCA5/TMO1/TxD1**

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P26DDR bit setting.

		Setting				
		TPU	TMR	SCI	PPG	
Module Name	Pin Function	TIOCA5_OE	TMO1_OE	TxD1_OE	PO6_OE	
TPU	TIOCA5 output	1	_	_	_	-
TMR	TMO1 output	0	1	_	_	-
SCI	TxD1 output	0	0	1	_	-
PPG	PO6 output	0	0	0	1	-
I/O port	P26 output	0	0	0	0	
	P26 input (initial value)	0	0	0	0	

Rev. 2.00 Sep. 24, 2008 Page 614 of 1468

I/O port	P25 output	U	U	l
	P25 input (initial value)	0	0	0
·			_	

(4) P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1

The pin function is switched as shown below according to the combination of the TPU, PPG register settings and P24DDR bit setting.

		Setting			
		TPU	SCI	PPG	I/O
Module Name	Pin Function	TIOCB4_OE	SCK1_OE	PO4_OE	P24
TPU	TIOCB4 output	1	_	_	_
SCI	SCK1 output	0	1	_	
PPG	PO4 output	0	0	1	
I/O port	P24 output	0	0	0	1
	P24 input (initial value)	0	0	0	0

I/O port	P23 output	0	U	I
	P23 input (initial value)	0	0	0
	_	_	•	

(6) P22 /PO2/TIOCC3/TMO0/TxD0/IRQ10-A

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P22DDR bit setting.

				Setting		
		TPU	TMR	SCI	PPG	I
Module Name	Pin Function	TIOCC3_OE	TMO0_OE	TxD0_OE	PO2_OE	F
TPU	TIOCC3 output	1	_	_	_	-
TMR	TMO0 output	0	1	_	_	-
SCI	TxD0 output	0	0	1	_	-
PPG	PO2 output	0	0	0	1	-
I/O port	P22 output	0	0	0	0	1
	P22 input (initial value)	0	0	0	0	(

Rev. 2.00 Sep. 24, 2008 Page 616 of 1468

I/O port	P21 output	U	U	l
	P21 input (initial value)	0	0	0

(8) P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A

The pin function is switched as shown below according to the combination of the TPU, SCI register settings and P20DDR bit setting.

		Setting			
		TPU	SCI	PPG	I/O
Module Name	Pin Function	TIOCB3_OE	SCK0_OE	PO0_OE	P2
TPU	TIOCB3 output	1	_	_	
SCI	SCK0 output	0	1	_	_
PPG	PO0 output	0	0	1	_
I/O port	P20 output	0	0	0	1
	P20 input (initial value)	0	0	0	0

PPG	PO15 output	0	0	1	
I/O port	P37 output	0	0	0	
	P37 input (initial value)	0	0	0	
(2) P36/PC	014/TIOCA2/EDRAK	<u> </u>			

0

1

EDRAKS output

TIOCB2 output

EXDIMAC

TPU

The pin function is switched as shown below according to the combination of the EXDM and PPG register settings and P36DDR bit setting.

		Setting				
		EXDMAC	TPU	PPG	I/O	
Module Name	Pin Function	EDRAK2_OE	TIOCA2_OE	PO14_OE	P36	
EXDMAC	EDRAK2 output	1	_	_	_	
TPU	TIOCA2 output	0	1	_	_	
PPG	PO14 output	0	0	1	_	
I/O port	P36 output	0	0	0	1	
	P36 input (initial value)	0	0	0	0	

Rev. 2.00 Sep. 24, 2008 Page 618 of 1468

TPU	TIOCB1 output	0	0	1	_
PPG	PO13 output	0	0	0	1
I/O port	P35 output	0	0	0	0
	P35 input (initial value)	0	0	0	0

(4) P34/PO12/TIOCA1/TEND1-B/ETEND3

The pin function is switched as shown below according to the combination of the EXDN DMAC, TPU, and PPG register settings and P34DDR bit setting.

		Setting			
Module		EXDMAC	DMAC	TPU	PPG
Name	Pin Function	ETEND3_OE	TEND1B_OE	TIOCA1_OE	PO12_OE
EXDMAC	ETEND3 output	1	_	_	_
DMAC	TEND1-B output	0	1	_	_
TPU	TIOCA1 output	0	0	1	_
PPG	PO12 output	0	0	0	1
I/O port	P34 output	0	0	0	0
	P34 input (initial value)	0	0	0	0

I/O port	P33 output	0	U	
	P33 input (initial value)	0	0	0

P32/PO10/TIOCC0/TCLKA-A/DACK0-B/EDACK2

The pin function is switched as shown below according to the combination of the EXDM DMAC, TPU, and PPG register settings and P32DDR bit setting.

				Setting	
Module		EXDMAC	DMAC	TPU	PPG
Name	Pin Function	EDACK2_OE	DACK0B_OE	TIOCC0_OE	PO10_OE
EXDMAC	EDACK2 output	1	_	_	_
DMAC	DACK0-B output	0	1	_	_
TPU	TIOCC0 output	0	0	1	
PPG	PO10 output	0	0	0	1
I/O port	P32 output	0	0	0	0
	P32 input (initial value)	0	0	0	0

TPU	HOCB0 output	0	0	1	_	
PPG	PO9 output	0	0	0	1	
I/O port	P31 output	0	0	0	0	
	P31 input (initial value)	0	0	0	0	

$(8) \quad P30/PO8/TIOCA0/\overline{DREQ0} - B/\overline{EDREQ2}$

The pin function is switched as shown below according to the combination of the TPU a register settings and P33DDR bit setting.

		Sotting				
		Setting				
		TPU	PPG	I/O Po		
Module Name	Pin Function	TIOCA0_OE	PO8_OE	P30DE		
TPU	TIOCA0 output	1	_	_		
PPG	PO8 output	0	1	_		
I/O port	P30 output	0	0	1		
	P30 input (initial value)	0	0	0		

D/A converter DAG outpu

13.2.5 Port 6

(1) $P65/TMO3/\overline{DACK3}/\overline{EDACK1}-B/TCK$

The pin function is switched as shown below according to the combination of the EXDM DMAC and TMR register settings and P65DDR bit setting.

			Setting			
		MCU	EXDMAC	DMAC	TMR	I/O
Module Name	Pin Function	Operation Mode	EDACK1B_OE	DACK3_OE	TMO3_OE	P6
EXDMAC	EDACK1-B output	Except for	1	_	_	_
DMAC	DACK3 output	boundary	0	1	_	_
TMR	TMO3 output	scan enabled	0	0	1	_
I/O port	P65 output	mode*	0	0	0	1
	P65 input (initial value)	-	0	0	0	0

Note: * These pins are boundary scan dedicated input pins during boundary scan ena mode.

Rev. 2.00 Sep. 24, 2008 Page 622 of 1468 REJ09B0412-0200



	P64 input (initial value)	0	0	(
Note: *	These pins are mode.	boundary scan dedicate	d input pins during	boundary scan er

(3) P63/TMRI3/DREQ3/EDREQ1-B/IRQ11-B/TMS

P64 output

I/O port

The pin function is switched as shown below according to the P63DDR bit setting.

		Setting		
			I/O Port	
Module Name	Pin Function	MCU Operation Mode	P63DDR	
I/O port	P63 output	Except for boundary scan	1	
	P63 input (initial value)	enabled mode*	0	

Note: * These pins are boundary scan dedicated input pins during boundary scan en mode.

D.V., 10	BrionE output	al a *	•	•			
TMR	TMO2 output	- mode*	0	0	1	_	
SCI	SCK4 output	_	0	0	0	1	
I/O port	P62 output	_	0	0	0	0	
	P62 input (initial value)	_	0	0	0	0	
Note: *	These pins a mode.	ire boundary	scan dedi	cated input pins	s during bo	undary scar	n ena

(5) P61/TMCI2/RxD4/TEND2/ETEND0-B/IRQ9-B

The pin function is switched as shown below according to the combination of the EXDM DMAC register settings and P61DDR bit setting.

			Setting	
Module		EXDMAC	DMAC	I/O Port
Name	Pin Function	ETEND0B_OE	TEND2_OE	P61DDR
EXDMAC	ETENDO-B output	1	_	_
DMAC	TEND2 output	0	1	_
I/O port	P61 output	0	0	1
	P61 input (initial value)	0	0	0



Rev. 2.00 Sep. 24, 2008 Page 624 of 1468

13.2.6 Port A

(1) PA7/B\$

The pin function is switched as shown below according to the PA7DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	PA7DDR
I/O port	Boutput (initial value E)	1
	PA7 input (initial value S)	0

[Legend]

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

REJ09

I/O port	PA6 output	0	0	
	PA6 input (initial value S)	0	0	
[Legend]				
Initial value E:	Initial value in exte	rnal extend	ed mode	
Initial value S:	Initial value in single-chip mode			

Note: * Valid in external extended mode (EXPE = 1)

DO-D Output AS output* (initial value E)

(3) PA5/ \overline{RD}

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PA5DDR bit settings.

0

0

1

0

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PA5DDR	
Bus controller	RD output* (Initial value E)	1	_	
I/O port	PA5 output	0	1	
	PA5 input (initial value S)	0	0	
[Legend]				

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Sep. 24, 2008 Page 626 of 1468

REJ09B0412-0200

RENESAS

	(initial value E)			
/O port	PA4 output	0	0	1
	PA4 input (initial value S)	0	0	0
agandl				

[Legend]

Initial value E: Initial value in external extended mode

Initial value in single-chip mode Initial value S:

LHWR output.

Notes: 1. Valid in external extended mode (EXPE = 1)

2. When the byte control SRAM space is accessed while the byte control SRAM specified or while LHWROE = 1, this pin functions as the LUB output; otherw

I/O port	PA3 output	0	0	1
	PA3 input (initial value S)	0	0	0
[Legend]				

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

 If the byte control SRAM space is accessed, this pin functions as the LLB outp otherwise, the LLWR.

(6) PA2/BREQ/WAIT

The pin function is switched as shown below according to the combination of the bus corregister setting and the PA2DDR bit setting.

		Setting			
		Bus	Controller	I/O Port	
Module Name	Pin Function	BCR_BRLE	BCR_WAITE	PA2DDR	
Bus controller	BREQ input	1	_	_	
	WAIT input	0	1	_	
I/O port	PA2 output	0	0	1	
	PA2 input (initial value)	0	0	0	

Bus controller	BACK output *	1	_	_	_
	RD/WR-A output *	0	1	_	_
		0	0	1	_
I/O port	PA1 output	0	0	0	1
	PA1 input (initial value)	0	0	0	0
Note: * Valid in external extended mode (EXPE = 1)					

(8) PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating the EXPE bit, the bus controller register, the port function control register (PFCR), and PA0DDR bit settings.

		Setting			
		I/O Port	Bus Controller	I/O Port	
Module Name	Pin Function	BS-A_OE	BREQO_OE	PA0DDI	
Bus controller	BS-A output*	1	_	_	
	BREQO output*	0	1	_	
I/O port	PA0 output	0	0	1	
	PA0 input (initial value)	0	0	0	

Note: * Valid in external extended mode (EXPE = 1)



Rev. 2.00 Sep. 24, 2008 Page REJ09

generator			
I/O port	PB7 output	0	1
	PB7 input (initial value)	0	0
Note: * Valid	in SDRAM mode		

Clock pulse

$PB6/\overline{CS6}$ -D/(RD/ \overline{WR} -B)/ $\overline{ADTRG0}$ -B

SDø output*

The pin function is switched as shown below according to the combination of operating r the EXPE bit, the bus controller register, the port function control register (PFCR), and the PB6DDR bit settings.

		Setting			
			I/O	Port	
Module Name	Pin Function	Byte control SRAM Selection	(RD/ WR -B)_OE	CS6D_OE	PB6
Bus controller	RD/WR-B output*	1			_
		0	1	_	_
	CS6-D output*	0	0	1	_
I/O port	PB6 output	0	0	0	1
	PB6 input (initial value)	0	0	0	0

* Valid in external extended mode (EXPE = 1) Note:

Rev. 2.00 Sep. 24, 2008 Page 630 of 1468

RENESAS

I/O port	PB5 output	0	
	PB5 input (initial value)	0	
Note: *	Valid in external extende	ed mode (EXI	PE = 1)

OL output CS5-D output*

(4) PB4/ $\overline{CS4}$ -B/ \overline{WE}

PB4DDR bit settings.

The pin function is switched as shown below according to the combination of operating the EXPE bit, the bus controller register, the port function control register (PFCR), and

0

0

0

0

1

0

0

1

		Setting			
		Bus Controller		I/O Port	
Module Name	Pin Function	WE_OE	CS4B_OE	PB4DD	
Bus controller	WE output*	1	_	_	
	CS4-B output*	0	1	_	
I/O port	PB4 output	0	0	1	
	PB4 input	0	0	0	

		PB3 input (initial value)	0	
Note:	*	Valid in external extend	ed mode (E	XPE = 1)

CS7-A output*

PB3 output

,

(6) $PB2/\overline{CS2}-A/\overline{CS6}-A/\overline{RAS}$

I/O port

The pin function is switched as shown below according to the combination of operating of the EXPE bit, the bus controller register, the port function control register (PFCR), and the PB2DDR bit settings.

0

0

1

0

0

0

0

1

0

		Setting			
		Bus Controller		I/O Port	
Module Name	Pin Function	RAS_OE	CS2A_OE	CS6A_OE	PE
Bus controller	RAS output*	1	_	_	_
	CS2-A output*	0	1	_	_
	CS6-A output*	0	_	1	_
I/O port	PB2 output	0	0	0	1
	PB2 input (initial value)	0	0	0	0

Note: * Valid in external extended mode (EXPE = 1)

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 632 of 1468

	CS6-B output*	_	_	_	1	_
	CS7-B output*	_	_	_	_	1
I/O port	PB1 output	0	0	0	0	0
	PB1 input (initial value)	0	0	0	0	0
Note: * Valid in external extended mode (EXPE = 1)						

CS5-A output*

PB0/CS0/CS4/CS5-B **(8)**

The pin function is switched as shown below according to the combination of operating

EXPE bit, the port function control register (PFCR), and the PB0DDR bit settings.					
		Setting			
			I/O	Port	
Module Name	Pin Function	CS0_OE	CS4_OE	CS5B_OE	PE
Bus controller	CS0 output (initial value E)	1	_	_	
	CS4 output	_	1	_	_
	CS5-B output	_	_	1	_
I/O port	PB0 output	0	0	0	1
	PB0 input (initial value S)	0	0	0	0

[Legend]

Initial value E: Initial value in on-chip ROM disabled external extended mode

Initial value S: Initial value in other modes



Rev. 2.00 Sep. 24, 2008 Page REJ09

Buo controllor	LLO/ 10 output	•		
	DQMLL output*	_	1	_
I/O port	PC3 output	0	0	1
	PC3 input (initial value)	0	0	0
Note: * Valid	in external extende	d mode (EXPE =	1)	

rtoto: Valid III oktorilai oktorilada IIIodo (Ext. E =

(2) PC2/LUCAS/DQMLU

The pin function is switched as shown below according to the combination of operating r EXPE bit, the bus controller register, and the PC2DDR bit settings.

			Setting		
		Bus	Controller	I/O Port	
Module Name	Pin Function	LUCAS_OE	DQMLU_OE	PC2DDR	
Bus controller	LUCAS output*	1	_	_	
	DQMLU output*	_	1	_	
I/O port	PC2 output	0	0	1	
	PC2 input (initial value)	0	0	0	

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Sep. 24, 2008 Page 634 of 1468

		Setting		
			I/O Por	
Module Name	Pin Function	MCU Operating Mode	PDnDD	
Bus controller	Address output	On-chip ROM disabled extended mode	_	
		On-chip ROM enabled extended mode	1	
I/O port	PDn output	Single-chip mode*	1	
	PDn input (initial value)	Modes other than on-chip ROM disabled extended mode	0	

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode (EXPE = 1)

REJ09

EXPE bit, and the PEnDDR bit settings.

		Setting		
			I/O Port	
Module Name	Pin Function	MCU Operating Mode	PEnDDR	
Bus controller	Address output	On-chip ROM disabled extended mode	_	
		On-chip ROM enabled extended mode	1	
I/O port	PEn output	Single-chip mode*	1	
	PEn input (initial value)	Modes other than on-chip ROM disabled extended mode	0	

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode

(EXPE = 1)

REJ09B0412-0200



I/O port	Р	F7 output	0	1
		F7 input nitial value)	0	0
Note: *	Valid in exte	rnal extended	mode (EXPE = 1)	

(2) PF6/A22

The pin function is switched as shown below according to the combination of operating EXPE bit, the port function control register (PFCR), and the PF6DDR bit settings.

		Setting		
			I/O Port	
Module Name	Pin Function	A22_OE	PF6DDR	
Bus controller	A22 output*	1	_	
I/O port	PF6 output	0	1	
	PF6 input (initial value)	0	0	

Note: * Valid in external extended mode (EXPE = 1)

(4) PF4/A20

The pin function is switched as shown below according to the combination of operating r EXPE bit, the port function control register (PFCR), and the PF4DDR bit settings.

				Setting
MCU				I/O Port
Operating Mode	Module Name	Pin Function	A20_OE	PF4DDR
On-chip ROM disabled extended mode	Bus controller	A20 output	_	_
Modes other than	Bus controller	A20 output*	1	_
on-chip ROM disabled extended mode	I/O port	PF4 output	0	1
		PF4 input (initial value)	0	0

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Sep. 24, 2008 Page 638 of 1468 REJ09B0412-0200



Modes other than on-chip ROM disabled extended mode	Bus controller	A19 output*	1	_
	I/O port	PF3 output	0	1
		PF3 input (initial value)	0	0
Note: * Valid in e	external extended	mode (EXPE = 1)		

(6) PF2/A18

The pin function is switched as shown below according to the combination of operating EXPE bit, the port function control register (PFCR), and the PF2DDR bit settings.

				Setting
MCU			•	I/O Port
Operating Mode	Module Name	Pin Function	A18_OE	PF2DDR
On-chip ROM disabled extended mode	Bus controller	A18 output	_	_
Modes other than on-chip ROM disabled extended mode	Bus controller	A18 output*	1	_
	I/O port	PF2 output	0	1
		PF2 input (initial value)	0	0

Modes other than on-chip ROM disabled extended mode	Bus controller	A17 output*	1	_
	I/O port	PF1 output	0	1
		PF1 input (initial value)	0	0
Note: * Valid in 6	external extended	mode (EXPE = 1))	

(8) PF0/A16

The pin function is switched as shown below according to the combination of operating r EXPE bit, the port function control register (PFCR), and the PF0DDR bit settings.

				Setting
MCU				I/O Port
Operating Mode	Module Name	Pin Function	A16_OE	PF0DDR
On-chip ROM disabled extended mode	Bus controller	A16 output		_
Modes other than on-chip ROM disabled extended mode	Bus controller	A16 output*	1	_
	I/O port	PF0 output	0	1
		PF0 input (initial value)	0	0

bus controller	(initial value E)	ı	_	
I/O port	PHn output	0	1	
	PHn input (initial value S)	0	0	
[Legend] Initial value E:	E: Initial value in external extended mode			

Initial value S: Initial value in single-chip mode

0 to 7 n:

	(initial value E)		
I/O port	PIn output	0	1
	PIn input (initial value S)	0	0

[Legend]

Initial value E: Initial value in external extended mode

Initial value S: Initial value in single-chip mode

n: 0 to 7

Note: * Valid in external extended mode (EXPE = 1)

REJ09B0412-0200



PPG and TPU, setting of the port function control register (PFCR), and the PJ7DDR bit

			Setting	
		PPG	TPU	I/O Por
Module Name	Pin Function	PO23_OE	TIOCB8_OE	PJ7DD
PPG	PO23 output*	1	_	_
TPU	TIOCB8 output*	0	1	_
I/O port	PJ7 output*	0	0	1
	PJ7 input*	0	0	0

Valid when PCJKE = 1. Note:

PJ6/TIOCA8/PO22 **(2)**

The pin function is switched as shown below according to the combination of register se PPG and TPU, setting of the port function control register (PFCR), and the PJ6DDR bit

		Setting		
		PPG	TPU	I/O Por
Module Name	Pin Function	PO22_OE	TIOCA8_OE	PJ6DD
PPG	PO22 output*	1	_	_
TPU	TIOCA8 output*	0	1	_
I/O port	PJ6 output*	0	0	1
	P.I6 input*	0	0	0

Note:

Valid when PCJKE = 1.

I/O port	PJ5 output*	U	U	I
	PJ5 input*	0	0	0
Note:	* Valid when PCJKF – 1			

(4) **PJ4/TIOCA7/PO20**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ4DDR bit s

			Setting	
		PPG	TPU	I/O Port
Module Name	Pin Function	PO20_OE	TIOCA7_OE	PJ4DDR
PPG	PO20 output*	1	_	_
TPU	TIOCA7 output*	0	1	_
I/O port	PJ4 output*	0	0	1
	PJ4 input*	0	0	0

Valid when PCJKE = 1. Note:

"O port		. oo oatpat	Ū	ŭ	•
		PJ3 input*	0	0	0
Noto: *	hilo\/	when BC IKE -	4		

e: * Valid when PCJKE = 1.

(6) PJ2/PO18/TIOCC6/TCLKE

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ2DDR bit

		Setting			
		PPG	TPU	I/O Por	
Module Name	Pin Function	PO18_OE	TIOCC6_OE	PJ2DD	
PPG	PO18 output*	1	_	_	
TPU	TIOCC6 output*	0	1	_	
I/O port	PJ2 output*	0	0	1	
	PJ2 input*	0	0	0	

Note: * Valid when PCJKE = 1.

i/O port	P31 output*	U	Ü	I
	PJ1 input*	0	0	0
Note: *	Valid when BC IKE - 1			

Valid when PCJKE = 1.

PJ0/PO16/TIOCA6 **(8)**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PJ0DDR bit s

			Setting	
		PPG	TPU	I/O Port
Module Name	Pin Function	PO16_OE	TIOCA6_OE	PJ0DDR
PPG	PO16 output*	1	_	_
TPU	TIOCA6 output*	0	1	_
I/O port	PJ0 output*	0	0	1
	PJ0 input*	0	0	0

Valid when PCJKE = 1. Note:

PPG and TPU, setting of the port function control register (PFCR), and the PK7DDR bi

			Setting	
		PPG	TPU	I/O Por
Module Name	Pin Function	PO31_OE	TIOCB11_OE	PK7DD
PPG	PO31 output*	1	_	_
TPU	TIOCB11 output*	0	1	_
I/O port	PK7 output*	0	0	1
	PK7 input*	0	0	0

Valid when PCJKE = 1. Note:

PK6/PO30/TIOCA11 **(2)**

The pin function is switched as shown below according to the combination of register se PPG and TPU, setting of the port function control register (PFCR), and the PK6DDR bi

		Setting		
		PPG	TPU	I/O Por
Module Name	Pin Function	PO30_OE	TIOCA11_OE	PK6DD
PPG	PO30 output*	1	_	_
TPU	TIOCA11 output*	0	1	_
I/O port	PK6 output*	0	0	1
	PK6 input*	0	0	0

Note:

Valid when PCJKE = 1.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09

i/O port	rks output	U	U	I .
	PK5 input*	0	0	0
Note: *	Valid when PC IKE - 1			

PK4/PO28/TIOCA10 **(4)**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PK4DDR bit

			Setting	
		PPG	TPU	I/O Port
Module Name	Pin Function	PO28_OE	TIOCA10_OE	PK4DDF
PPG	PO28 output*	1	_	_
TPU	TIOCA10 output*	0	1	_
I/O port	PK4 output*	0	0	1
	PK4 input*	0	0	0

Valid when PCJKE = 1. Note:

I/O port	PK3 output*	U	0	I
	PK3 input*	0	0	0
Note: *	Valid when PCJKE = 1.			

Valid when PCJKE = 1.

PK2/PO26/TIOCC9

The pin function is switched as shown below according to the combination of register se PPG and TPU, setting of the port function control register (PFCR), and the PK2DDR bi

		Setting		
		PPG	TPU	I/O Por
Module Name	Pin Function	PO26_OE	TIOCC9_OE	PK2DD
PPG	PO26 output*	1	_	_
TPU	TIOCC9 output*	0	1	_
I/O port	PK2 output*	0	0	1
	PK2 input*	0	0	0

Note: Valid when PCJKE = 1.

I/O port	FKT Output*	U	U	I
	PK1 input*	0	0	0
Note: *	Valid when PC IKE - 1			

PK0/PO24/TIOCA9 **(8)**

The pin function is switched as shown below according to the combination of register set PPG and TPU, setting of the port function control register (PFCR), and the PK0DDR bit

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO24_OE	TIOCA9_OE	PK0DDF
PPG	PO24 output*	1	_	_
TPU	TIOCA9 output*	0	1	_
I/O port	PK0 output*	0	0	1
	PK0 input*	0	0	0

Valid when PCJKE = 1. Note:

I/O port	PM4 output	0	1
	PM4 input (initial value)	0	0

(2) PM3

The pin function is switched as shown below according to the combination of the PM3D

		Setting
		I/O Port
Module Name	Pin Function	PM3DDR
I/O port	PM3 output	1
	PM3 input (initial value)	0

(3) PM2

setting.

The pin function is switched as shown below according to the combination of the PM2D

	Setting
	I/O Port
Pin Function	PM2DDR
PM2 output	1
PM2 input (initial value)	0
	PM2 output PM2 input

(5) PM0/TxD6

The pin function is switched as shown below according to the combination of the SCI reg setting and PM0DDR bit setting.

			Setting	
		SCI	I/O Port	
Module Name	Pin Function	TxD6_OE	PM0DDR	
SCI	TxD6 output	1	_	
I/O port	PM0 output	0	1	
	PM0 input (initial value)	0	0	

Rev. 2.00 Sep. 24, 2008 Page 652 of 1468

REJ09B0412-0200



IrTxD_OE	3	SCL1_OE TxD5_OE IrTxD_OE SDA1_OE	SCL1 TxD5 IrTxD SDA1	PFCR7.DMAS1[A,B] = 00	ICCRA.ICE = 1 SCR.TE = 1, IrCR.IrE = 0 SCR.TE = 1, IrCR.IrE = 1
TxD5_OE	3	TxD5_OE IrTxD_OE SDA1_OE	TxD5 IrTxD SDA1		SCR.TE = 1, IrCR.IrE = 0 SCR.TE = 1, IrCR.IrE = 1
IrTxD_OE	3	IrTxD_OE SDA1_OE	IrTxD SDA1		SCR.TE = 1, IrCR.IrE = 1
SDA1_OE SDA1 ICCRA.ICE = 1		SDA1_OE	SDA1		·
EDRAKO_OE EDRAKO					ICCRA.ICE = 1
DACKOA_OE EDACKO		EDRAKO_OE	EDRAK0		
DACKOA_OE DACKO PFCR7.DMAS0[A,B] = 00 DMAC.DACR_0.AMS = 1, DMDR_0.DACKE = 1	2			• • •	·
DMDR_0.DACKE = 1 SCK2_OE		EDACK0A_OE	EDACK0	• . •	SYSCR.EXPE = 1, EDACR_0 EDMDR_0.EDACKE = 1
SCR.TE = 1 or SCR.RE = 1 SMR.GM = 0, SCR.CKE [1, while SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 SMR.C/A = 0, SCR.CKE [1, while SMR.C/A = 0, SCR.CKE [1, while SMR.C/A = 1, SCR.CI ETENDOA_OE ETENDO PFCR8.EDMAS0[A,B] = SYSCR.EXPE = 1, EDMDR_0.ETENDE = 1 TENDOA_OE TENDO PFCR7.DMAS0[A,B] = 00 DMDR_0.TENDE = 1		DACK0A_OE	DACK0	PFCR7.DMAS0[A,B] = 00	= :
00 EDMDR_0.ETENDE = 1 TENDOA_OE TENDO PFCR7.DMAS0[A,B] = 00 DMDR_0.TENDE = 1		SCK2_OE	SCK2		SCR.TE = 1 or SCR.RE = 1 w SMR.GM = 0, SCR.CKE [1, 0 while SMR.GM = 1
	1	ETENDOA_OE	ETEND0		
O TxD2 OE TxD2 SCR.TE = 1		TEND0A_OE	TEND0	PFCR7.DMAS0[A,B] = 00	DMDR_0.TENDE = 1
	0	TxD2_OE	TxD2		SCR.TE = 1

SDA0_OE

5

SDA0

PFCR8.EDMAS1[A,B] =

00

ETEND1A_OE ETEND1

DMDR_1.DACKE = 1

SYSCR.EXPE = 1,

EDMDR_1.ETENDE = 1

ICCRA.ICE = 1

4	TIOCB4_OE	TIOCB4	TPU.TIOR_4.IOB3 = 0, TPU.TIOR_4.IOB[1,0] = 01/10/11
	SCK1_OE	SCK1	When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 0 SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 0 SMR.C/A = 1, SCR.CKE 1 = 0
	PO4_OE	PO4	NDERL.NDER4 = 1
3	TIOCD3_OE	TIOCD3	TPU.TMDR.BFB = 0, TPU.TIORL_3.IOD3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10/1
	PO3_OE	PO3	NDERL.NDER3 = 1
2	TIOCC3_OE	TIOCC3	TPU.TMDR.BFA = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10/1
	TMO0_OE	TMO0	TMR.TCSR_0.OS[3,2] = 01/10/1 TMR.TCSR_0.OS[1,0] = 01/10/1
	TxD0_OE	TxD0	SCR.TE = 1
	PO2_OE	PO2	NDERL.NDER2 = 1

PO6_OE

PO5_OE

TIOCA4_OE

5

PO6

PO5

TIOCA4

NDERL.NDER6 = 1

NDERL.NDER5 = 1

 $TPU.TIOR_4.IOA3 = 0$,

TPU.TIOR_4.IOA[1,0] = 01/10/11

	TIOODO OF			
	TIOCB2_OE	TIOCB2		TPU.TIOR_2.IOB3 = 0, TPU.TIOR_2.IOB[1,0] = 01/10/1
•	PO15_OE	PO15		NDERH.NDER15 = 1
6	EDRAK2_OE	EDRAK2	PFCR8.EDMAS2[A,B] = 00	SYSCR.EXPE = 1, EDMDR_2.E
	TIOCA2_OE	TIOCA2		TPU.TIOR_2.IOA3 = 0, TPU.TIOR_2.IOA[1,0] = 01/10/1
,	PO14_OE	PO14		NDERH.NDER14 = 1
5	EDACK3_OE	EDACK3	PFCR8.EDMAS3[A,B] = 00	SYSCR.EXPE = 1, EDACR_3.A EDMDR_3.EDACKE = 1
	DACK1B_OE	DACK1	PFCR7.DMAS1[A,B] = 01	DMAC.DACR.AMS = 1, DMDR_1.DACKE = 1
•	TIOCB1_OE	TIOCB1		TPU.TIOR_1.IOB3 = 0, TPU.TIOR_1.IOB[1,0] = 01/10/1
•	PO13_OE	PO13		NDERH.NDER13 = 1

PO0_OE

EDRAK3_OE

P3 7

PO0

EDRAK3



Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

SMR.GM = 1

When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 whil SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0

NDERL.NDER0 = 1

PFCR8.EDMAS3[A,B] = SYSCR.EXPE = 1, EDMDR_3.E

	PO11_OE	PO11		NDERH.NDER11 = 1
2	EDACK2_OE	EDACK2	PFCR8.EDMAS2[A,B] = 00	SYSCR.EXPE = 1, EDACR_2.AM EDMDR_2.EDACKE = 1
	DACK0B_OE	DACK0	PFCR7.DMAS0[A,B] = 01	DMAC.DACR.AMS = 1, DMDR_0.DACKE = 1
	TIOCC0_OE	TIOCC0		TPU.TMDR.BFA = 0, TPU.TIORL_0.IOC3 = 0, TPU.TIORL_0.IOD[1,0] = 01/10/1
	PO10_OE	PO10		NDERH.NDER10 = 1
1	ETEND2_OE	ETEND2	PFCR8.EDMAS2[A,B] = 00	SYSCR.EXPE = 1, EDMDR_2.ET
	TEND0B_OE	TEND0	PFCR7.DMAS0[A,B] = 01	DMDR_0.TENDE = 1
	TIOCB0_OE	TIOCB0		TPU.TIORH_0.IOB3 = 0, TPU.TIORH_0.IOB[1,0] = 01/10/1
	PO9_OE	PO9		NDERH.NDER9 = 1
0	TIOCA0_OE	TIOCA0		TPU.TIORH_0.IOA3 = 0, TPU.TIORH_0.IOA[1,0] = 01/10/1
	PO8_OE	PO8		NDERH.NDER8 = 1
5	EDACK1B_OE	EDACK1	PFCR8.EDMAS1[A,B] = 01	SYSCR.EXPE = 1, EDACR_1.AM EDMDR_1.EDACKE = 1
	DACK3_OE	DACK3	PFCR7.DMAS3[A,B] = 01	DMAC.DACR_3.AMS = 1, DMDR_3.DACKE = 1
	TMO3_OE	ТМО3		TMR.TCSR_3.OS[3,2] = 01/10/11 TMR.TCSR_3.OS[1,0] = 01/10/11

 $TPU.TIORL_0.IOD3 = 0,$ TPU.TIORL_0.IOD[1,0] = 01/10/1

P6

					SCR.TE = 1 or SCR.RE = 1 wh SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0
	1	ETEND0B_OE	ETEND0	PFCR8.EDMAS0[A,B] = 01	SYSCR.EXPE = 1, EDMDR_0.
		TEND2_OE	TEND2	PFCR7.DMAS2[A,B] = 01	DMDR_2.TENDE = 1
	0	TxD4_OE	TxD4		SCR.TE = 1
PA	7	Βφ_ΟΕ	Вф		PADDR.PA7DDR = 1, SCKCR.F
	6	ĀH_OE	ĀĦ		SYSCR.EXPE = 1, MPXCR.MPXEn (n = 7 to 3) = 1
		BSB_OE	BS	PFCR2.BSS = 1	SYSCR.EXPE = 1, PFCR2.BSE
		AS_OE	ĀS		SYSCR.EXPE = 1, PFCR2.ASC
	5	RD_OE	RD		SYSCR.EXPE = 1
	4	LUB_OE	LUB		SYSCR.EXPE = 1, PFCR6.LHW SRAMCR.BCSELn = 1
		LHWR_OE	LHWR		SYSCR.EXPE = 1, PFCR6.LHW
	3	LLB_OE	LLB		SYSCR.EXPE = 1, SRAMCR.BO
		LLWR_OE	LLWR		SYSCR.EXPE = 1

TMO2_OE

SCK4_OE

TMO2

SCK4

TMR.TCSR_2.OS[3,2] = 01/10/1

 $TMR.TCSR_2.OS[1,0] = 01/10/1$

When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 whil SMR.GM = 0, SCR.CKE [1, 0] =

When SCMR.SMIF = 0:

SMR.GM = 1

	OKE_OE			DRAMCR.DTYPE = 1, DRAM
	OE_OE	ŌĒ		SYSCR.EXPE = 1, DRAMCF DRAMCR.DTYPE = 0, DRAM
	CS5D_OE	CS5	PFCR1.CS5S[A,B] = 11	SYSCR.EXPE = 1, PFCR0.0
4	WE_OE	WE		SYSCR.EXPE = 1, DRAMCI
	CS4B_OE	CS4	PFCR1.CS4S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.0
3	CAS_OE	CAS		SYSCR.EXPE = 1, DRAMCI DRAMCR.DTYPE = 1
	CS3A_OE	CS3		SYSCR.EXPE = 1, PFCR0.0
	CS7A_OE	CS7	PFCR1.CS7S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.0
2	RAS_OE	RAS		SYSCR.EXPE = 1, DRAMCI
	CS2A_OE	CS2	PFCR2.CS2S = 0	SYSCR.EXPE = 1, PFCR0.0
	CS6A_OE	CS6	PFCR1.CS6S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.0
1	CS1_OE	CS1		SYSCR.EXPE = 1, PFCR0.0
	CS2B_OE	CS2	PFCR2.CS2S = 1	SYSCR.EXPE = 1, PFCR0.0
	CS5A_OE	CS5	PFCR1.CS5S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.0
	CS6B_OE	CS6	PFCR1.CS6S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.0
	CS7B_OE	CS7	PFCR1.CS7S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.0
0	CS0_OE	CS0		SYSCR.EXPE = 1, PFCR0.0
	CS4A_OE	CS4	PFCR1.CS4S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.0
	CS5B_OE	CS5	PFCR1.CS5S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.0

 $(RD/WR)-B_OE RD/WR PFCR2.RDWRS = I$

CS6

CKE

CS6D_OE

CKE_OE

5

ASRAMCR.BCSELn = 1

SYSCR.EXPE = 1, DRAMCR.DR

PFCR1.CS6S[A,B] = 11 SYSCR.EXPE = 1, PFCR0.CS6E

	3	A3_OE	A3	SYSCR.EXPE = 1, PDDDR.PD3
	2	A2_OE	A2	SYSCR.EXPE = 1, PDDDR.PD2
	1	A1_OE	A1	SYSCR.EXPE = 1, PDDDR.PD1
	0	A0_OE	A0	SYSCR.EXPE = 1, PDDDR.PD0
PE	7	A15_OE	A15	SYSCR.EXPE = 1, PEDDR.PE7
	6	A14_OE	A14	SYSCR.EXPE = 1, PEDDR.PE6
	5	A13_OE	A13	SYSCR.EXPE = 1, PEDDR.PE5
	4	A12_OE	A12	SYSCR.EXPE = 1, PEDDR.PE4
	3	A11_OE	A11	SYSCR.EXPE = 1, PEDDR.PE3
	2	A10_OE	A10	SYSCR.EXPE = 1, PEDDR.PE2
	1	A9_OE	A9	SYSCR.EXPE = 1, PEDDR.PE1
	0	A8_OE	A8	SYSCR.EXPE = 1, PEDDR.PE0

DQMLU_OE DQMLU

Α7

A6

A5

Α4

A7_OE

A6_OE

A5_OE

A4_OE

PD 7

6

5

SYSCR.EXPE = 1,

ABWCR.[ABWH2,ABWL2] = x0/0 DRAMCR.DRAME = 1, DRAMCR.DTYPE = 1

SYSCR.EXPE = 1, PDDDR.PD7

SYSCR.EXPE = 1, PDDDR.PD6

SYSCR.EXPE = 1, PDDDR.PD5

SYSCR.EXPE = 1, PDDDR.PD4

	-	_		
	5	D5_E	D5	SYSCR.EXPE = 1
	4	D4_E	D4	SYSCR.EXPE = 1
	3	D3_E	D3	SYSCR.EXPE = 1
	2	D2_E	D2	SYSCR.EXPE = 1
	1	D1_E	D1	SYSCR.EXPE = 1
	0	D0_E	D0	SYSCR.EXPE = 1
PI	7	D15_E	D15	SYSCR.EXPE = 1, ABWCR.ABW[
	6	D14_E	D14	SYSCR.EXPE = 1, ABWCR.ABW[
	5	D13_E	D13	SYSCR.EXPE = 1, ABWCR.ABW[
	4	D12_E	D12	SYSCR.EXPE = 1, ABWCR.ABW[
	3	D11_E	D11	SYSCR.EXPE = 1, ABWCR.ABW[
	2	D10_E	D10	SYSCR.EXPE = 1, ABWCR.ABW[
	1	D9_E	D9	SYSCR.EXPE = 1, ABWCR.ABW[
	0	D8_E	D8	SYSCR.EXPE = 1, ABWCR.ABW[

A16

D7

D6

SYSCR.EXPE = 1, PFCR4.A16E :

SYSCR.EXPE = 1

SYSCR.EXPE = 1

Rev. 2.00 Sep. 24, 2008 Page 660 of 1468

0

6

РΗ 7 A16_OE

D7_E

D6_E

	PO 19_OE	PO19	NDERL_1.NDER19 = 1
2	TIOCC6_OE	TIOCC6	TPU.TMDR $_6$.BFA = 0, TPU.TIORL $_6$.IOC3 = 0
			TPU.TIORL_6.IOC[1,0] = 01/10/1
	PO 18_OE	PO18	NDERL_1.NDER18 = 1
1	TIOCB6_OE	TIOCB6	TPU.TIORH_6.IOB3 = 0, TPU.TIORH_6.IOB[1,0] = 01/10/
	PO 17_OE	PO17	NDERL_1.NDER17 = 1
0	TIOCA6_OE	TIOCA6	TPU.TIORH_6.IOA3 = 0, TPU.TIORH_6.IOA[1,0] = 01/10/
	PO 16_OE	PO16	NDERL_1.NDER16 = 1

PO 21_OE

4

3

TIOCA7_OE

PO 20_OE

TIOCD6_OE

PO21

PO20

TIOCD6

TIOCA7

 $NDERL_1.NDER21 = 1$

 $TPU.TIOR_7.IOA3 = 0$,

NDERL_1.NDER20 = 1

 $TPU.TMDR_6.BFB = 0,$ $TPU.TIORL_6.IOD3 = 0$

 $TPU.TIOR_{7.IOA[1,0]} = 01/10/17$

TPU.TIORL_6.IOD[1,0] = 01/10/

		PO29_OE	PO29		NDERH_1.NDER29 = 1
	4	TIOCA10_OE	TIOCA10		TPU.TIOR_10.IOA3 = 0, TPU.TIOR_10.IOA[1,0] = 01/10/1
		PO28_OE	PO28	-	NDERH_1.NDER28 = 1
	3	TIOCD9_OE	TIOCD9		TPU.TMDR_9.BFB = 0, TPU.TIORL_9.IOD3 = 0
					TPU.TIORL_9.IOD[1,0] = 01/10/1
		PO27_OE	PO27	-	NDERH_1.NDER27 = 1
	2	TIOCC9_OE	TIOCC9		TPU.TMDR_9.BFA = 0, TPU.TIORL_9.IOC3 = 0
					TPU.TIORL_9.IOC[1,0] = 01/10/1
		PO26_OE	PO26	-	NDERH_1.NDER26 = 1
	1	TIOCB9_OE	TIOCB9		TPU.TIORH_9.IOB3 = 0, TPU.TIORH_9.IOB[1,0] = 01/10/
		PO25_OE	PO25	-	NDERH_1.NDER25 = 1
	0	TIOCA9_OE	TIOCA9		TPU.TIORH_9.IOA3 = 0, TPU.TIORH_9.IOA[1,0] = 01/10/
		PO24_OE	PO24	-	NDERH_1.NDER24 = 1
PM	4	_	_	_	_
	3	_	_	_	_
	2	_	_	_	_
	1	_	_	_	_
	0	TxD6_OE	TxD6		SCR.TE = 1

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 662 of 1468

REJ09B0412-0200

- Port function control register 6 (PFCR7)
 Port function control register 7 (PFCR7)
- Post function control register / (FFCR)
- Port function control register 8 (PFCR8)
- Port function control register 8 (PFCR)
- Port function control register 9 (PFCR9)
- Port function control register A (PFCRA)
- Port function control register B (PFCRB)
- Port function control register C (PFCRC)
- Post function control register C (FFCR)
- Port function control register D (PFCRD)

REJ09

Bit	Bit Name	Initial Value	R/W	Description
7	CS7E	0	R/W	CS7 to CS0 Enable
6	CS6E	0	R/W	These bits enable/disable the corresponding \overline{C}
5	CS5E	0	R/W	output.
4	CS4E	0	R/W	0: Pin functions as I/O port
3	CS3E	0	R/W	1: Pin functions as CSn output pin
2	CS2E	0	R/W	-(n = 7 to 0)
1	CS1E	0	R/W	-
0	CS0E	Undefined*	R/W	-

Note: * 1 in external extended mode, 0 in other modes.

Rev. 2.00 Sep. 24, 2008 Page 664 of 1468 REJ09B0412-0200

RENESAS

4	CS6SB*	0	R/W	Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ out enabled (CS6E = 1)
				00: Specifies pin PB2 as CS6-A output
				01: Specifies pin PB1 as CS6-B output
				10: Setting prohibited
				11: Specifies pin PB6 as CS6-D output
3	CS5SA*	0	R/W	CS5 Output Pin Select
2	CS5SB*	0	R/W	Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ out enabled (CS5E = 1)
				00: Specifies pin PB1 as CS5-A output
				01: Specifies pin PB0 as CS5-B output
				10: Setting prohibited
				11: Specifies pin PB5 as CS5-D output

DIT

7

6

5

Dit Name

CS7SA*

CS7SB*

CS6SA*

value

0

K/VV

R/W

R/W

R/W

Description

CS7 Output Pin Select

enabled (CS7E = 1)

10: Setting prohibited11: Setting prohibited

CS6 Output Pin Select

Selects the output pin for $\overline{\text{CS7}}$ when $\overline{\text{CS7}}$ out

00: Specifies pin PB3 as $\overline{\text{CS7}}$ -A output 01: Specifies pin PB1 as $\overline{\text{CS7}}$ -B output

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

section 9.5.3, Chip Select Signals.

13.3.3 **Port Function Control Register 2 (PFCR2)**

PFCR2 selects the $\overline{\text{CS}}$ output pin, enables/disables bus control I/O, and selects the bus co pins.

Bit Nar	me	_	CS2S	BSS	BSE	RDWRS	RDWRE	ASOE	
Initial V	/alue	0	0	0	0	0	0	1	
R/W		R	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit I	Name	Initial Value	R/W	Descriptio	n			
7	—		0	R	Reserved				
					This bit is a always be	•	d as 0. The	write value) S
6	CS2	!S*1	0	R/W	CS2 Outpu	t Pin Selec	:t		
					Selects the enabled (C		for CS2 w	hen CS2 o	utį
					0: Specifies	s pin PB2 a	ıs CS2 -A o	utput pin	
					1: Specifies	s pin PB1 a	ıs CS2 -B o	utput pin	
5	BSS	3	0	R/W	BS Output	Pin Select			
					Selects the	BS output	pin		
					0: Specifies	s pin PA0 a	s BS-A out	tput pin	
					1: Specifies	s pin PA6 a	s BS -B out	tput pin	

Rev. 2.00 Sep. 24, 2008 Page 666 of 1468 RENESAS

REJ09B0412-0200

Bit

					0: Disables the RD/WR output
					1: Enables the RD/WR output
1	Α	SOE	1	R/W	AS Output Enable
					Enables/disables the \overline{AS} output
					0: Specifies pin PA6 as I/O port
					1: Specifies pin PA6 as AS output pin
0	_		0	R	Reserved
					This bit is always read as 0. The write value s always be 0.
Notes:	1.	select bit		iple CS s	cified to a single pin according to the CSn outputing are output from the pin. For details, see
	2.		a is specified gardless of th	,	e control SDRAM space, the pin functions as R RE bit value.

R/W

RD/WR Output Enable

Enables/disables the RD/WR output

2

RDWRE*2 0

				0: Disables the A23 output
				1: Enables the A23 output
6	A22E	0	R/W	Address A22 Enable
				Enables/disables the address output (A22)
				0: Disables the A22 output
				1: Enables the A22 output
5	A21E	0	R/W	Address A21 Enable
				Enables/disables the address output (A21)
				0: Disables the A21 output
				1: Enables the A21 output
4	A20E	0/1*	R/W	Address A20 Enable
				Enables/disables the address output (A20)
				0: Disables the A20 output
				1: Enables the A20 output
3	A19E	0/1*	R/W	Address A19 Enable
				Enables/disables the address output (A19)
				0: Disables the A19 output
				1: Enables the A19 output

value

A23E

R/W

REJ09B0412-0200



Description

Address A23 Enable

Enables/disables the address output (A23)

Rev. 2.00 Sep. 24, 2008 Page 668 of 1468

Ü	A16E	0/1*	H/VV	Address A16 Enable
				Enables/disables the address output (A16)
				0: Disables the A16 output
				1: Enables the A16 output
Note:				ending on the operating mode. 1 in on-chip ROI nabled mode.

Rev. 2.00 Sep. 24, 2008 Page

REJ09

				This bit is always read as 1. The write value sl always be 1.
6	LHWROE	1	R/W	LHWR Output Enable
				Enables/disables LHWR output (valid in externextended mode).
				0: Specifies pin PA4 as I/O port
				1: Specifies pin PA4 as LHWR output pin
5	_	1	R/W	Reserved
				This bit is always read as 1. The write value sl always be 1.
4	_	0	R	Reserved
				This is a read-only bit and cannot be modified
3	TCLKS	0	R/W	TPU External Clock Input Pin Select
				Selects the TPU external clock input pins.
				0: Specifies pins P32, P33, P35, and P37 as e clock input pins.
				 Specifies pins P14 to P17 as external clock pins.
2, 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write val always be 0.
0	ADTRG0S	0	R/W	ADTRG0S Input Pin Select
				Selects the external trigger input pins of A/D of
				0: Specifies pin P13 as ADTRG0-A input pin.
				1: Specifies pin PB6 as ADTRG0-B input pin.
	00 Sep. 24, 200	08 Page 67		Renesas
HEJU9E	B0412-0200			

R/W Reserved

7 — 1

■(ENES/

5	DMAS2A	0	R/W	DMAC control pin select
4	DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.
				00: Setting invalid
				01: Specifies pins P60 to P62 as DMAC con
				10: Setting prohibited
				11: Setting prohibited
3	DMAS1A	0	R/W	DMAC control pin select
2	DMAS1B	0	R/W	Selects the I/O port to control DMAC_1.
				00: Specifies pins P14 to P16 as DMAC con
				01: Specifies pins P33 to P35 as DMAC con
				10: Setting prohibited
				11: Setting prohibited
1	DMAS0A	0	R/W	DMAC control pin select
0	DMAS0B	0	R/W	Selects the I/O port to control DMAC_0.
				00: Specifies pins P10 to P12 as DMAC con
				01: Specifies pins P30 to P32 as DMAC con
				10: Setting prohibited

DIT

7

6

Dit Name

DMAS3A

DMAS3B

value

0

0

IT/VV

R/W

R/W

Description

DMAC control pin select

00: Setting invalid

10: Setting prohibited11: Setting prohibited

Selects the I/O port to control DMAC_3.

01: Specifies pins P63 to P65 as DMAC conti

EDMAS2A EDMAS2B	-	R/W	00: Specify pins P33 to P35, P37 as EXDMAC of 01: Setting prohibited 10: Setting prohibited 11: Setting prohibited
_	-	R/W	10: Setting prohibited 11: Setting prohibited
_	-	R/W	11: Setting prohibited
_	-	R/W	
_	-	R/W	EVDMAC Control Din Coloct
EDMAS2B	0		EXDMAC Control Pin Select
		R/W	Select the I/O port to control EXDMAC_2.
			00: Specify pins P30 to P32, P36 as EXDMAC of
			01: Setting prohibited
			10: Setting prohibited
			11: Setting prohibited
EDMAS1A	0	R/W	EXDMAC Control Pin Select
EDMAS1B	0	R/W	Select the I/O port to control EXDMAC_1.
			00: Specify pins P14 to P17 as EXDMAC contro
			01: Specify pins P63 to P65 as EXDMAC contro
			10: Setting prohibited
			11: Setting prohibited
EDMAS0A	0	R/W	EXDMAC Control Pin Select
EDMAS0B	0	R/W	Select the I/O port to control EXDMAC_0.
			00: Specify pins P10 to P13 as EXDMAC control
			01: Specify pins P60 to P62 as EXDMAC control
			10: Setting prohibited
			11: Setting prohibited
0 Sep. 24, 200	08 Page 6	372 of 1468	
•			DENICEAE
0412-0200			RENESAS
	EDMAS0B	EDMAS0A 0 EDMAS0B 0	

R/W EXDMAC Control Pin Select

7

EDMAS3A 0

			Selects TIOCA4 function
			Specifies P25 as output compare output an capture
			1: Specifies P24 as input capture input and P2 output compare
5	TPUMS3A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA3 function
			Specifies P21 as output compare output an capture
			1: Specifies P20 as input capture input and P2 output compare
4	TPUMS3B 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC3 function
			Specifies P22 as output compare output an capture
			1: Specifies P23 as input capture input and P2 output compare

Dit maine

TPUMS5

TPUMS4

6

value

0

K/VV

R/W

R/W

TPU I/O Pin Multiplex Function Select

TPU I/O Pin Multiplex Function Select

0: Specifies pin P26 as output compare output

1: Specifies P27 as input capture input and P2

Selects TIOCA5 function

output compare

capture

			Specifies P35 as input capture input and P34 output compare
TPUMS0A	0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA0 function
			0: Specifies P30 as output compare output and capture
			Specifies P31 as input capture input and P30 output compare
TPUMS0B	0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC0 function
			0: Specifies P32 as output compare output and

capture

capture

output compare

1: Specifies P33 as input capture input and P32

Rev. 2.00 Sep. 24, 2008 Page 674 of 1468

REJ09B0412-0200

RENESAS

6				
U	TPUMS10	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA10 function.
				Specifies PK4 as output compare output an capture
				 Specifies PK5 as input capture input and PI output compare
5	TPUMS9A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA9 function.
				Specifies PK0 as output compare output an capture
				1: Specifies PK1 as input capture input and Ph
				output compare
4	TPUMS9B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC9 function.
				 Specifies PK2 as output compare output an capture
				 Specifies PK3 as input capture input and Pk output compare

R/W

TPU I/O Pin Multiplex Function Select

0: Specifies pin PK6 as output compare output

1: Specifies PK7 as input capture input and PK

Selects TIOCA11 function.

capture

output compare

Dit name

TPUMS11 0

7

			o: Specifies PJ4 as output compare output and il capture
			Specifies PJ5 as input capture input and PJ4 compare
1	TPUMS6A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA6 function.
			Specifies PJ0 as output compare output and in capture
			1: Specifies PJ1 as input capture input and PJ0

R/W

compare

capture

compare

TPU I/O Pin Multiplex Function Select

0: Specifies PJ2 as output compare output and i

1: Specifies PJ3 as input capture input and PJ2

Selects TIOCC6 function.

Rev. 2.00 Sep. 24, 2008 Page 676 of 1468

0

TPUMS6B 0

RENESAS REJ09B0412-0200



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valways be 0.
• H8S	X/1668M G	roup Initial		
Bit	Bit Name	Value	R/W	Description
7	_	All 0	R/W	Reserved
				This bit is always read as 0. The write value always be 0.
6	ITS14	0	R/W	LVD Interrupt Select
				This bit allows or prohibits LVD interrupt.
				0: Prohibits LVD interrupt
				1: Allows LVD interrupt
5, 4	_	All 0	R/W	Reserved

• H8SX/1668R Group

always be 0.

These bits are always read as 0. The write va

1	ITS9	0	R/W	IRQ9 Pin Select
				Selects an input pin for IRQ9.
				0: Selects pin P21 as IRQ9-A input
				1: Selects pin P61 as IRQ9-B input
0	ITS8	0	R/W	ĪRQ8 Pin Select
				Selects an input pin for IRQ8.
				0: Selects pin P20 as IRQ8-A input
				1: Selects pin P60 as IRQ8-B input

Rev. 2.00 Sep. 24, 2008 Page 678 of 1468

				1: Selects pin P56 as IRQ6-B input
5	ITS5	0	R/W	IRQ5 Pin Select
				Selects an input pin for $\overline{\text{IRQ5}}$.
				0: Selects pin P15 as IRQ5-A input
				1: Selects pin P55 as IRQ5-B input
4	ITS4	0	R/W	IRQ4 Pin Select
				Selects an input pin for $\overline{\text{IRQ4}}$.
				0: Selects pin P14 as IRQ4-A input
				1: Selects pin P54 as IRQ4-B input
3	ITS3	0	R/W	IRQ3 Pin Select
				Selects an input pin for IRQ3.
				0: Selects pin P13 as IRQ3-A input
				1: Selects pin P53 as IRQ3-B input
2	ITS2	0	R/W	IRQ2 Pin Select
				Selects an input pin for $\overline{\text{IRQ2}}$.
				0: Selects pin P12 as IRQ2-A input
				1: Selects pin P52 as IRQ2-B input

Dit mame

ITS7

ITS6

6

value

0

0

IT/VV

R/W

R/W

Description

IRQ7 Pin Select

IRQ6 Pin Select

Selects an input pin for $\overline{IRQ7}$. 0: Selects pin P17 as IRQ7-A input 1: Selects pin P57 as IRQ7-B input

Selects an input pin for $\overline{IRQ6}$. 0: Selects pin P16 as IRQ6-A input



Rev. 2.00 Sep. 24, 2008 Page

13.3.12 Port Function Control Register D (PFCRD)

PFCRD enables/disables the pin functions of ports J and K.

Bit	7	6	5	4	3	2	1	
Bit Name	PCJKE*	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCJKE*	0	R/W	Ports J and K Enable
				Enables/disables ports J and K.
				0: Ports J and K are disabled
				1: Ports J and K are enabled
6 to 0	_	0	R/W	Reserved
				These bits are always read as 0 and cannot be modified. The initial values should not be char

Note: * This bit is valid during single-chip mode. The initial value should not be change for the single-chip mode.

Rev. 2.00 Sep. 24, 2008 Page 680 of 1468

REJ09B0412-0200



3. When a pin is used as an output, data to be output from the pin will be latched as the if the input function corresponding to the pin is enabled. To use the pin as an output, the input function for the pin by setting ICR.

13.4.2 **Notes on Port Function Control Register (PFCR) Settings**

- 1. Port function controller controls the I/O port.
 - Before enabling a port function, select the input/output destination.
- 2. When changing input pins, this LSI may malfunction due to the internal edge genera pin level difference before and after the change.
- To change input pins, the following procedure must be performed.
 - A. Disable the input function by the corresponding on-chip peripheral module setting
 - B. Select another input pin by PFCR
- C. Enable its input function by the corresponding on-chip peripheral module setting 3. If a pin function has both a select bit that modifies the input/output destination and a
- bit that enables the pin function, first specify the input/output destination by the sele and then enable the pin function by the enable bit. 4. Modifying of the PCJKE bit should be done in the initial setting right after activation
- bits after setting the PCJKE bit.
- 5. Do not change the PCJKE bit setting once it is set.

REJ09

Rev. 2.00 Sep. 24, 2008 Page 682 of 1468

REJ09B0412-0200



14.1 Features

- Maximum 16-pulse input/output
- Selection of eight counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Synchronous operations:
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture possible
 - Simultaneous input/output for registers possible by counter synchronous oper
 - Maximum of 15-phase PWM output possible by combination with synchrono operation
- Buffer operation settable for channels 0 and 3
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated (unit 0 only)
- Conversion start trigger for the A/D converter can be generated (unit 0 only)
- Module stop state can be set



Rev. 2.00 Sep. 24, 2008 Page

REJ09

Counter cl	ear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	
Compare	0 output	0	0	0	
match output	1 output	0	0	0	
σαιραί	Toggle output	0	0	0	
Input capt	ure function	0	0	0	
Synchrono operation	Synchronous operation		0 0		
PWM mode		0	0	0	
Phase cou	unting mode	_	0	0	
Buffer ope	ration	0	_	_	
DTC activ	DTC activation		TGR compare match or input capture	TGR compare match or input capture	
Rev. 2.00 S	Sep. 24, 2008	Page 684 of 1	1468		
Rev. 2.00 Sep. 24, 2008 Page 684 of 1468					

TGRB_0

TGRC_0

TGRD_0

TIOCA0

TIOCB0 TIOCC0

TIOCD0

TGRB_1

TIOCA1

TIOCB1

TGRB_2

TIOCA2

TIOCB2

TGRB_3

TGRC_3

TGRD_3

TIOCA3

TIOCB3

TIOCC3

TIOCD3 TGR

compare

match or

input

0

0

0

0

0

0

0 TGR

compare

match or

capture

input

capture

TGRB_4

TIOCA4

TIOCB4

TGR

input

0

0

0

0

0

0

0

TGR

input

capture

compare

match or

capture

compare

match or

T

ΤI

ΤI

T

CC

m

in

ca

0

0

0

0

0

0

0

TO

CC

m

in

ca



(TGR)

I/O pins

General registers/

buffer registers

capture 0A	capture 1A	capture 2A	capture 3A	capture 4A	C
Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B	r
Compare	Overflow	Overflow	Compare	Overflow	C
match or input capture 0C	Underflow	Underflow	match or input capture 3C	Underflow	ι
Compare match or input capture 0D			Compare match or input capture 3D		
Overflow			Overflow		

1 01 1/ _ 1/

TGRB_1

compare

match or

capture

4 sources

Compare

match or

input

input

1 41 1/ 1_2/

TGRB_2

compare

match or

capture

4 sources

Compare

match or

input

input

1 01 1/ 1_0/

TGRB_3

compare match or

5 sources

Compare

match or

input

4 sources

Compare

match or

input

4

(

r

İI

input capture

1 41 1/ 1_0/

TGRB_0

compare

match or

capture

5 sources

Compare

match or

input

input

Interrupt sources

Not possible



Rev. 2.00 Sep. 24, 2008 Page

	match or input capture	match or input capture	match or input capture
0 output	0	0	0
1 output	0	0	0
Toggle output	0	0	0
Input capture function		0	0
Synchronous operation		0	0
е	0	0	0
inting mode	_	0	0
ration	0	_	_
ation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
	1 output Toggle output ure function ous le inting mode ration	input capture 0 output O 1 output O Toggle output ure function O e O inting mode — ration O ation TGR compare match or input	input capture capture 0 output O O 1 output O O Toggle O O output ure function O O e O O ation TGR TGR compare match or input input input capture capture capture O O O O Toggle O O O O Toggle O O O O Toggle

TGRB_6

TGRC_6

TGRD_6

TIOCA6

TIOCB6

TIOCC6

TIOCD6

compare

TGR

TGRB_7

TIOCA7

TIOCB7

TGR

compare

TGRB_8

TIOCA8

TIOCB8

TGR

compare

TGRB_9

TGRC_9

TGRD_9

TIOCA9

TIOCB9

TIOCC9

TIOCD9

match or

TGR compare

input

0

0

0

0

0

0

0

TGR

input

compare

match or

capture

capture

TGRB_10

TIOCA₁₀

TIOCB10

TGR

input

0

0

0

0

0

0 0

TGR

input

capture

compare

match or

capture

compare

match or

T

ΤI

ΤI

T

CC

m

in

ca

0

0

0

0 0

0

0

TO

CC

m

in

ca



REJ09B0412-0200

(TGR)

I/O pins

General registers/

Counter clear function

buffer registers

Rev. 2.00 Sep. 24, 2008 Page 686 of 1468

	Compare match or input capture 6A	Compare match or input capture 7A	Compare match or input capture 8A	Compare match or input capture 9A	Compare match or input capture	n ii
	Compare match or input capture 6B	Compare match or input capture 7B	Compare match or input capture 8B	Compare match or input capture 9B	10A Compare match or input	1 n ii
	Compare	Overflow	Overflow	Compare	capture 10B	1
	match or input capture 6C	Underflow	Underflow	match or input capture 9C	Overflow Underflow	(
	Compare match or input capture 6D			Compare match or input capture 9D		
	Overflow			Overflow		
[Legend] O: Possible —: Not possible						

5 sources 4 sources 4 sources

Interrupt sources

5 sources 4 sources

Rev. 2.00 Sep. 24, 2008 Page




Figure 14.1 Block Diagram of TPU (Unit 0)

Rev. 2.00 Sep. 24, 2008 Page 688 of 1468

REJ09B0412-0200






Figure 14.2 Block Diagram of TPU (Unit 1)

0	TIOCA0	I/O	TGRA_0 input capture input/output compare output/PWM
	TIOCB0	I/O	TGRB_0 input capture input/output compare output/PWM
	TIOCC0	I/O	TGRC_0 input capture input/output compare output/PWM
	TIOCD0	I/O	TGRD_0 input capture input/output compare output/PWM
1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM
	TIOCB1	I/O	TGRB_1 input capture input/output compare output/PWM
2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM
	TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM
3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM
	TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM
	TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM
	TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM
4	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM
	TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM
5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM
	TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM

Input

Input

TCLKC

TCLKD



(Charmer r and 5 phase counting mode 5 phase input)

(Channel 2 and 4 phase counting mode A phase input)

(Channel 2 and 4 phase counting mode B phase input)

External clock C input pin

External clock D input pin

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 690 of 1468

	TIOCB9	I/O	TGRB_9 input capture input/output compare output/PWM
	TIOCC9	I/O	TGRC_9 input capture input/output compare output/PWM
	TIOCD9	I/O	TGRD_9 input capture input/output compare output/PWM
10	TIOCA10	I/O	TGRA_10 input capture input/output compare output/PWN
	TIOCB10	I/O	TGRB_10 input capture input/output compare output/PWN
11	TIOCA11	I/O	TGRA_11 input capture input/output compare output/PWN
	TIOCB11	I/O	TGRB_11 input capture input/output compare output/PWN

HOCA6

TIOCB6

TIOCC6

TIOCD6

TIOCA7

TIOCB7

TIOCA8

TIOCB8

TIOCA9

7

8

9

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O



RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

IGRA_6 input capture input/output compare output/PWM

TGRB_6 input capture input/output compare output/PWM

TGRC 6 input capture input/output compare output/PWM

TGRD_6 input capture input/output compare output/PWM

TGRA_7 input capture input/output compare output/PWM

TGRB 7 input capture input/output compare output/PWM

TGRA 8 input capture input/output compare output/PWM

TGRB_8 input capture input/output compare output/PWM

TGRA_9 input capture input/output compare output/PWM

— Timer mode register_0 (TMDR_0) — Timer I/O control register H_0 (TIORH_0) — Timer I/O control register L_0 (TIORL_0) — Timer interrupt enable register_0 (TIER_0) — Timer status register_0 (TSR_0) — Timer counter_0 (TCNT_0) — Timer general register A_0 (TGRA_0) — Timer general register B_0 (TGRB_0) — Timer general register C_0 (TGRC_0) — Timer general register D_0 (TGRD_0) Channel 1: — Timer control register_1 (TCR_1) — Timer mode register_1 (TMDR_1) — Timer I/O control register _1 (TIOR_1) — Timer interrupt enable register_1 (TIER_1) — Timer status register_1 (TSR_1) — Timer counter_1 (TCNT_1) — Timer general register A_1 (TGRA_1)

— Timer general register B_1 (TGRB_1)

Rev. 2.00 Sep. 24, 2008 Page 692 of 1468

REJ09B0412-0200



- Channel 3:
 Timer control register_3 (TCR_3)
 Timer mode register_3 (TMDR_3)
 Timer I/O control register H_3 (TIORH_3)
 Timer I/O control register L_3 (TIORL_3)
 Timer interrupt enable register_3 (TIER_3)
 Timer status register_3 (TSR_3)
 Timer counter_3 (TCNT_3)
 Timer general register A_3 (TGRA_3)
 - Timer general register B_3 (TGRB_3)Timer general register C_3 (TGRC_3)
 - Timer general register D_3 (TGRD_3)
- Channel 4:
 - Timer control register_4 (TCR_4)
 - Timer mode register_4 (TMDR_4)
 - Timer I/O control register _4 (TIOR_4)
 - Timer interrupt enable register_4 (TIER_4)
 - Timer status register_4 (TSR_4)
 - Timer counter_4 (TCNT_4)
 - Timer general register A_4 (TGRA_4)
 - Timer general register B_4 (TGRB_4)

REJ09

- Common Registers:
 - Timer start register (TSTR)
 - Timer synchronous register (TSYR)

Unit 1:

- Channel 6:
 - Timer control register_6 (TCR_6)
 - Timer mode register_6 (TMDR_6)
 - Timer I/O control register H_6 (TIORH_6)
 - Timer I/O control register L_6 (TIORL_6)
 - Timer interrupt enable register_6 (TIER_6)
 - Timer status register_6 (TSR_6)
 - Timer counter_6 (TCNT_6)
 - Timer general register A_6 (TGRA_6)
 - Timer general register B_6 (TGRB_6)
 - Timer general register C_6 (TGRC_6)
 - Timer general register D_6 (TGRD_6)

- Channel 8: — Timer control register_8 (TCR_8) — Timer mode register_8 (TMDR_8) — Timer I/O control register_8 (TIOR_8) — Timer interrupt enable register_8 (TIER_8) — Timer status register_8 (TSR_8) — Timer counter 8 (TCNT 8) — Timer general register A_8 (TGRA_8) — Timer general register B_8 (TGRB_8) Channel 9: — Timer control register_9 (TCR_9) — Timer mode register_9 (TMDR_9) — Timer I/O control register H_9 (TIORH_9)
- - Timer I/O control register L_9 (TIORL_9)
 - Timer interrupt enable register_9 (TIER_9)
 - Timer status register_9 (TSR_9)
 - Timer counter_9 (TCNT_9)
 - Timer general register A_9 (TGRA_9)
 - Timer general register B_9 (TGRB_9)
 - Timer general register C_9 (TGRC_9)
 - Timer general register D_9 (TGRD_9)

REJ09

- Channel 11:
 - Timer control register_11 (TCR_11)
 - Timer mode register_11 (TMDR_11)
 - Timer I/O control register_11 (TIOR_11)
 - Timer interrupt enable register_11 (TIER_11)
 - Timer status register_11 (TSR_11)
 - Timer counter_11 (TCNT_11)
 - Timer general register A_11 (TGRA_11)
 - Timer general register B_11 (TGRB_11)
- Common Registers:
 - Timer start register (TSTRB)
 - Timer synchronous register (TSYRB)

REJ09B0412-0200



				used on channels 1, 2, 4, and 5, this setting is and the phase counting mode setting has prior clock edge selection is valid when the input clo or slower. This setting is ignored if the input clo or when overflow/underflow of another channel selected.
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The
0	TPSC0	0	R/W	source can be selected independently for each See tables 14.7 to 14.12 for details. To select t clock as the clock source, the DDR bit and ICR corresponding pin should be set to 0 and 1, res For details, see section 13, I/O Ports.

Initial

Value

0

0

0

0

0

Bit Name

CCLR2

CCLR1

CCLR0

CKEG1

CKEG0

Bit

7

6

4

3

R/W

R/W

R/W

R/W

R/W

R/W

Description

Counter Clear 2 to 0

Clock Edge 1 and 0

tables 14.4 and 14.5 for details.

These bits select the TCNT counter clearing so

These bits select the input clock edge. For deta table 14.6. When the input clock is counted using edges, the input clock period is halved (e.g. Po

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

	1	0	1	TCNT cleared by TGRC compare mato capture* ²				
	1	1	0	TCNT cleared by TGRD compare mato capture*2				
	1	1	1	TCNT cleared by counter clearing for a channel performing synchronous cleari synchronous operation* ¹				
1.	. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.							
2.	. When TGRC or TGRD is used as a buffer register, TCNT is not cleared becau							

0

0

1

Bit 7

0

0

Reserved*2

Notes: 1.

Channel

1, 2, 4, 5

Table 14.5 CCLR2 to CCLR0 (Channels 1, 2, 4, and 5)

Bit 6

CCLR1

0

0

				capture
	0	1	0	TCNT cleared by TGRB compare matc capture
	0	1	1	TCNT cleared by counter clearing for a channel performing synchronous cleari synchronous operation* ¹
Notes:	,	•		d by setting the SYNC bit in TSYR to 1.

Bit 5

0

1

CCLR0

2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be

modified.



synchronous operation*

TCNT clearing disabled

TCNT clearing disabled

Description

buffer register setting has priority, and compare match/input capture does not

TCNT cleared by TGRA compare mate

Rev. 2.00 Sep. 24, 2008 Page 698 of 1468

	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Pφ/16
	0	1	1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKB pin in
	1	1	0	External clock: counts on TCLKC pin i
	1	1	1	External clock: counts on TCLKD pin i
ble 14.	8 TP:	SC2 to TPSC0 (Cha	ann	el 1)

Bit 0

0

1

0

1

TPSC0

Bit 0

0

TPSC0

Description

Description

Internal clock: counts on Po/1

Internal clock: counts on Po/1

Internal clock: counts on Po/4

Internal clock: counts on Po/16

Internal clock: counts on Po/64

Rev. 2.00 Sep. 24, 2008 Page

REJ09

Tab

Bit 1

0

0

1

1

TPSC1

Bit 2

0

0

0

0

TPSC2

Table 14.7 TrSC2 to TrSC0 (Channel 0)

Bit 1

0

TPSC1

Bit 2

0

TPSC2

Channel

Channel

1

	1	0	0	External clock: counts on TCLKA pin it
	1	0	1	External clock: counts on TCLKB pin it
	1	1	0	Internal clock: counts on Pφ/256
	1	1	1	Counts on TCNT2 overflow/underflow
Note:	This setting	is ignored wh	hen channel	1 is in phase counting mode.

RENESAS



1	1	0	External clock: counts on TCLKC pin in
1	1	1	Internal clock: counts on Po/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 14.10 TPSC2 to TPSC0 (Channel 3)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on P
	0	1	1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	Internal clock: counts on P
	1	1	0	Internal clock: counts on Pø/256
	1	1	1	Internal clock: counts on Pφ/4096

REJ09B0412-0200



<u> </u>	ı	U	internal clock. Counts on F \psi 1024
 1	1	1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Table 14.12 TPSC2 to TPSC0 (Channel 5)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Pφ/16
	0	1	1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKC pin in
	1	1	0	Internal clock: counts on Pφ/256
	1	1	1	External clock: counts on TCLKD pin in

Note: This setting is ignored when channel 5 is in phase counting mode.

DFD	U	H/ VV	Buller Operation B
			Specifies whether TGRB is to normally operate, and TGRD are to be used together for buffer ope When TGRD is used as a buffer register, TGRD capture/output compare is not generated.
			In channels 1, 2, 4, and 5, which have no TGRD reserved. It is always read as 0 and cannot be m
			0: TGRB operates normally
			1: TGRB and TGRD used together for buffer ope
BFA	0	R/W	Buffer Operation A
			Specifies whether TGRA is to normally operate, and TGRC are to be used together for buffer ope When TGRC is used as a buffer register, TGRC capture/output compare is not generated.
			In channels 1, 2, 4, and 5, which have no TGRC reserved. It is always read as 0 and cannot be m
			0: TGRA operates normally
			1: TGRA and TGRC used together for buffer ope
MD3	0	R/W	Modes 3 to 0
MD2	0	R/W	Set the timer operating mode.
MD1	0	R/W	MD3 is a reserved bit. The write value should alv
MD0	0	R/W	0. See table 14.13 for details.

Initial

Value

All 1

Λ

R/W

R/W

Description

Buffer Operation B

These bits are always read as 1 and cannot be r

Reserved

Bit Name

RFR

Bit

7, 6

5

3 2

0

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 702 of 1468

0	1	1	0	Phase counting mode 3	
0	1	1	1	Phase counting mode 4	
4		٧.			
ı	Х	X	Α	_	

x: Don't care

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 sho be written to MD2.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding should be set to 0 and 1, respectively. For details, see section 13, I/O Ports.

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

Bit	7	6	5	4	3	2	1	
Bit Name	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• TIORL_0, TORL_3

Bit	7	6	5	4	3	2	1	
Bit Name	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 704 of 1468 REJ09B0412-0200



0 IOA0 0 R/W ^{14,29.}	1	IOA1	0		For details, see tables 14.22, 14.24 to 14.26
	0	IOA0	0	R/W	14.29.

• TIORL_0, TIORL_3

Bit	Bit Name	Initial Value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	For details, see tables 14.15, and 14.19.
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	For details, see tables 14.23, and 14.27.
0	IOC0	0	R/W	

				roggio output at compare matem
1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
0	0	0	Input	Capture input source is TIOCB0 pin
			capture — register	Input capture at rising edge
0	0	1	— register	Capture input source is TIOCB0 pin
				Input capture at falling edge
0	1	х		Capture input source is TIOCB0 pin
				Input capture at both edges
1	х	х		Capture input source is channel 1/count
				Input capture at TCNT_1 count-up/count
egend]				

Toggle output at compare match

Don't care

x: Note: When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P\psi/1 is used as the TC

Rev. 2.00 Sep. 24, 2008 Page 706 of 1468

RENESAS REJ09B0412-0200

count clock, this setting is invalid and input capture is not generated.

					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD0 pin
				capture —— register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCD0 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCD0 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/count
[Lege	nd]				
x:	Don't c	are			
Notes					1_1 are set to B'000 and P ϕ /1 is used as to invalid and input capture is not generated

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

0

0

0

0

1

1

1

1

0

0

1

1

0

1

0



2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB1 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCB1 pin
					Input capture at falling edge
1	0	1	х	_	Capture input source is TIOCB1 pin
					Input capture at both edges
1	1	x	х		TGRC_0 compare match/input capture
					Input capture at generation of TGRC_0 on match/input capture
[Lege	end]				
X:	Don't c	are			

Rev. 2.00 Sep. 24, 2008 Page 708 of 1468

RENESAS

Initial output is 0 output

Toggle output at compare match

REJ09B0412-0200

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	х	0	0	Input	Capture input source is TIOCB2 pin
				capture — register	Input capture at rising edge
1	х	0	1	— register	Capture input source is TIOCB2 pin
					Input capture at falling edge
1	х	1	х		Capture input source is TIOCB2 pin
					Input capture at both edges
[Lege	end]				
x:	Don't d	are			

Toggle output at compare match

0

RENESAS REJ09

Rev. 2.00 Sep. 24, 2008 Page

)	1	0	0		Output disabled
)	1	0	1		Initial output is 1 output
					0 output at compare match
	1	1	0		Initial output is 1 output
					1 output at compare match
	1	1	1		Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCB3 pin
				capture — register	Input capture at rising edge
	0	0	1	— register	Capture input source is TIOCB3 pin
					Input capture at falling edge
	0	1	х		Capture input source is TIOCB3 pin
					Input capture at both edges
	1	х	х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count
eger	nd]				

Don't care

x: When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and Po/1 is used as the Telephone T Note:

REJ09B0412-0200



count clock, this setting is invalid and input capture is not generated.

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Sep. 24, 2008 Page 710 of 1468

					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD3 pin
				capture —— register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCD3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCD3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/count
[Lege	•nd]				
x:	Don't c	are			
Notes					1_4 are set to B'000 and P ϕ /1 is used as tinvalid and input capture is not generated

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

REJ09

0	1	0	0	_	Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB4 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCB4 pin
					Input capture at falling edge
1	0	1	х	_	Capture input source is TIOCB4 pin
					Input capture at both edges
1	1	Х	х		Capture input source is TGRC_3 compa match/input capture
					Input capture at generation of TGRC_3 or match/input capture
[Lege	nd]				
x:	Don't c	are			

Rev. 2.00 Sep. 24, 2008 Page 712 of 1468

REJ09B0412-0200

RENESAS

Initial output is 0 output

Toggle output at compare match

1	0	0		Output disabled			
1	0	1		Initial output is 1 output			
				0 output at compare match			
1	1	0		Initial output is 1 output			
				1 output at compare match			
1	1	1		Initial output is 1 output			
				Toggle output at compare match			
х	0	0	Input	Capture input source is TIOCB5 pin			
			capture — register	Input capture at rising edge			
Х	0	1	— register	Capture input source is TIOCB5 pin			
				Input capture at falling edge			
х	1	х		Capture input source is TIOCB5 pin			
				Input capture at both edges			
gend]							
Don't o	Don't care						

Toggle output at compare match

[Lege x:

0

Rev. 2.00 Sep. 24, 2008 Page

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA0 pin
				capture	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCA0 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCA0 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count
[Lege	nd]				

x: Don't care

When the bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P\psi/1 is used a Note:

Rev. 2.00 Sep. 24, 2008 Page 714 of 1468

RENESAS REJ09B0412-0200



count clock of TCNT_1, this setting is invalid and input capture is not generate

Initial output is 0 output

Toggle output at compare match

					1 output at compare match			
0	1	1	1		Initial output is 1 output			
					Toggle output at compare match			
1	0	0	0	Input	Capture input source is TIOCC0 pin			
				capture — register*²	Input capture at rising edge			
1	0	0	1	— register	Capture input source is TIOCC0 pin			
					Input capture at falling edge			
1	0	1	х		Capture input source is TIOCC0 pin			
					Input capture at both edges			
1	1	х	х		Capture input source is channel 1/coun			
					Input capture at TCNT_1 count-up/count			
[Legen	nd]							
x:	Don't o	are						
Note:		1. When the bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used count clock of TCNT_1, this setting is invalid and input capture is not generat						
	2. Wh	en the Bl	A bit in T	TMDR_0 is set	to 1 and TGRC_0 is used as a buffer reg			

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

setting is invalid and input capture/output compare is not generated.

REJ09

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA1 pin
				capture	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCA1 pin
					Input capture at falling edge
1	0	1	х	_	Capture input source is TIOCA1 pin
					Input capture at both edges
1	1	Х	х		Capture input source is TGRA_0 compa match/input capture
					Input capture at generation of channel 0, compare match/input capture
[Lege	nd]				
x:	Don't o	care			

Rev. 2.00 Sep. 24, 2008 Page 716 of 1468

RENESAS REJ09B0412-0200



Initial output is 0 output

Toggle output at compare match

0	1	0	0		Output disabled			
0	1	0	1		Initial output is 1 output			
					0 output at compare match			
0	1	1	0		Initial output is 1 output			
					1 output at compare match			
0	1	1	1		Initial output is 1 output			
					Toggle output at compare match			
1	х	0	0	Input	Capture input source is TIOCA2 pin			
				capture — register	Input capture at rising edge			
1	х	0	1	— register	Capture input source is TIOCA2 pin			
					Input capture at falling edge			
1	х	1	х		Capture input source is TIOCA2 pin			
					Input capture at both edges			
[Lege	[Legend]							
x:	Don't d	are						

Toggle output at compare match

0

Rev. 2.00 Sep. 24, 2008 Page

	1	0	0	_	Output disabled
	1	0	1	=	Initial output is 1 output
					0 output at compare match
	1	1	0	=	Initial output is 1 output
					1 output at compare match
	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCA3 pin
				capture – register	Input capture at rising edge
	0	0	1	- legister	Capture input source is TIOCA3 pin
					Input capture at falling edge
	0	1	х	_	Capture input source is TIOCA3 pin
					Input capture at both edges
	1	х	х	_	Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count
egen	d]				

Don't care

x:

When the bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and P\u00f3/1 is used a Note:

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 718 of 1468



count clock of TCNT_4, this setting is invalid and input capture is not generate

Initial output is 0 output

Toggle output at compare match

					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC3 pin
				capture — register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCC3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCC3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/cour
					Input capture at TCNT_4 count-up/cou
[Legen	d]				
x:	Don't	care			
Note:					CR_4 are set to B'000 and Pφ/1 is used s invalid and input capture is not generate
	2. Wł	nen the Bl	A bit in T	ΓMDR_3 is set	to 1 and TGRC_3 is used as a buffer reg

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

setting is invalid and input capture/output compare is not generated.

0	1	0	0		Output disabled				
0	1	0	1		Initial output is 1 output				
					0 output at compare match				
0	1	1	0		Initial output is 1 output				
					1 output at compare match				
0	1	1	1		Initial output is 1 output				
					Toggle output at compare match				
1	0	0	0	Input	Capture input source is TIOCA4 pin				
				capture	Input capture at rising edge				
1	0	0	1	register	Capture input source is TIOCA4 pin				
					Input capture at falling edge				
1	0	1	х		Capture input source is TIOCA4 pin				
					Input capture at both edges				
1	1	х	Х		Capture input source is TGRA_3 compa match/input capture				
					Input capture at generation of TGRA_3 match/input capture				
[Lege	end]								
x:	x: Don't care								

Toggle output at compare match

Rev. 2.00 Sep. 24, 2008 Page 720 of 1468

REJ09B0412-0200

x:

RENESAS

0	1	0	0		Output disabled			
0	1	0	1		Initial output is 1 output			
					0 output at compare match			
0	1	1	0		Initial output is 1 output			
					1 output at compare match			
0	1	1	1		Initial output is 1 output			
					Toggle output at compare match			
1	х	0	0	Input	Input capture source is TIOCA5 pin			
				capture — register	Input capture at rising edge			
1	х	0	1	register	Input capture source is TIOCA5 pin			
					Input capture at falling edge			
1	х	1	х		Input capture source is TIOCA5 pin			
					Input capture at both edges			
[Lege	[Legend]							
x:	Don't d	are						

Toggle output at compare match

Rev. 2.00 Sep. 24, 2008 Page

		Initial		
Bit	Bit Name	value	R/W	Description
7	TTGE*	0	R/W	A/D Conversion Start Request Enable
				Enables/disables generation of A/D conversion requests by TGRA input capture/compare match
				0: A/D conversion start request generation disal
				1: A/D conversion start request generation enab
6	_	1	_	Reserved
				This bit is always read as 1 and cannot be modi
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables/disables interrupt requests (TCIU) by the flag when the TCFU flag in TSR is set to 1 in che 2, 4, and 5.
				In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables/disables interrupt requests (TCIV) by the flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled



				when the TGFC bit in TSR is set to 1 in channels 0 a
				In channels 1, 2, 4, and 5, bit 2 is reserved. It is alwa 0 and cannot be modified.
				0: Interrupt requests (TGIC) by TGFC bit disabled
				1: Interrupt requests (TGIC) by TGFC bit enabled
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables/disables interrupt requests (TGIB) by the TG when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled

		0: Interrupt requests (TGIA) by TGFA bit disabled
		1: Interrupt requests (TGIA) by TGFA bit enabled
Note:	*	The bit 7 in TIER of unit 1 is a reserved bit. This bit is always read as 0 and the
		value should not be changed.

TGR Interrupt Enable A

Timer Status Register (TSR) 14.3.5

0

R/W

TGIEA

Initial Value

R/W

0

TSR indicates the status of each channel. The TPU has six TSR registers, one for each c


Bit	7	6	5	4	3	2	1	
Bit Name	TCFD	_	TCFU	TCFV	TGFD	TGFC	TGFB	

R/(W)*

Note: * Only 0 can be written to bits 5 to 0, to clear flags.



R/(W)*



R/(W)*

R/(W)*

Enables/disables interrupt requests (TGIC) by the TG

Enables/disables interrupt requests (TGIA) by the TG

when the TGFA bit in TSR is set to 1.

0

R/(W)*

5	TCFU	0	R/(W)*	Underflow Flag
				Status flag that indicates that a TCNT underflow has when channels 1, 2, 4, and 5 are set to phase counti
				In channels 0 and 3, bit 5 is reserved. It is always rea and cannot be modified.
				[Setting condition]
				When the TCNT value underflows (changes from H'C H'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading TCFU = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the after writing 0 to it.)
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that a TCNT overflow has o
				[Setting condition]
				When the TCNT value overflows (changes from H'FF H'0000)
				[Clearing condition]
				When a 0 is written to TCFV after reading TCFV = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the after writing 0 to it.)

Rev. 2.00 Sep. 24, 2008 Page 724 of 1468

RENESAS

				(When the CPI while the corre	ten to TGFD after readir U is used to clear this fla sponding interrupt is en g after writing 0 to it.)	ag by
2	TGFC	0	R/(W)*	Input Capture/Out	put Compare Flag C	
				•	dicates the occurrence or re match in channels 0 a	
				In channels 1, 2, 4 read as 0 and can	l, and 5, bit 2 is reservented not be modified.	d. It is
				[Setting conditions	5]	
				 When TCNT = output compar 	TGRC while TGRC is f e register	unctio
					alue is transferred to TG while TGRC is functioni er	
				[Clearing condition	ns]	
					activated by a TGIC inte	errupt
				When 0 is writt	ten to TGFC after readir	ng TG
				while the corre	U is used to clear this flat responding interrupt is en g after writing 0 to it.)	
					Rev. 2.00 Sep. 24, 2008	Page
				RENESAS	1	REJ09

capture signal while TGRD is functioning as

When DTC is activated by a TGID interrupt

DISEL bit in MRB of DTC is 0

capture register [Clearing conditions]

				[Clearing conditions]
				 When DTC is activated by a TGIB interrupt w DISEL bit in MRB of DTC is 0
				When 0 is written to TGFB after reading TGF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGR capture or compare match.

capture register

[Setting conditions]

capture register [Clearing conditions]

output compare register

the DTA bit in DMDR of DMAC is 1 When 0 is written to TGFA after reading TGF

(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled,

to read the flag after writing 0 to it.)

When DMAC is activated by a TGIA interrupt

When TCNT = TGRA while TGRA is function

 When TCNT value is transferred to TGRA by capture signal while TGRA is functioning as

• When DTC is activated by a TGIA interrupt v

DISEL bit in MRB of DTC is 0

Only 0 can be written to clear the flag.



Rev. 2.00 Sep. 24, 2008 Page 726 of 1468

Note:

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

14.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and in capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they realways be accessed in 16-bit units. TGR and buffer register combinations during buffer are TGRA–TGRC and TGRB–TGRD.

Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/M	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	value	R/W	Description
7, 6	_	All 0	_	Reserved
				The write value should always be 0.
5	CST5	0	R/W	Counter Start 5 to 0
4	CST4	0	R/W	These bits select operation or stoppage for TCN
3	CST3	0	R/W	If 0 is written to the CST bit during operation with
2	CST2	0	R/W	TIOC pin designated for output, the counter stop TIOC pin output compare output level is retained
1	CST1	0	R/W	is written to when the CST bit is cleared to 0, the
0	CST0	0	R/W	output level will be changed to the set initial outp
				0: TCNT_5 to TCNT_0 count operation is stoppe
				1: TCNT_5 to TCNT_0 performs count operation

REJ09B0412-0200



Rev. 2.00 Sep. 24, 2008 Page 728 of 1468

			The write value should always be 0.
SYNC5	0	R/W	Timer Synchronization 5 to 0
SYNC4	0	R/W	These bits select whether operation is independ
SYNC3	0	R/W	synchronized with other channels.
SYNC2	0	R/W	When synchronous operation is selected, synchronous
SYNC1	0	R/W	presetting of multiple channels, and synchronouthrough counter clearing on another channel ar
SYNC0	0	R/W	To set synchronous operation, the SYNC bits for two channels must be set to 1. To set synchron clearing, in addition to the SYNC bit, the TCNT source must also be set by means of bits CCLF CCLR0 in TCR.
			0: TCNT_5 to TCNT_0 operate independently (presetting/clearing is unrelated to other char
			 TCNT_5 to TCNT_0 perform synchronous of (TCNT synchronous presetting/synchronous is possible)

Initial

value

All 0

R/W

R/W

Description

Reserved

Bit Name

Bit

7, 6

5 4

3

2

1

0

Rev. 2.00 Sep. 24, 2008 Page

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspondent channel starts counting. TCNT can operate as a free-running counter, periodic counter, at

(a) Example of count operation setting procedure

Figure 14.3 shows an example of the count operation setting procedure.




Figure 14.3 Example of Counter Operation Setting Procedure




Figure 14.4 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is deas an output compare register, and counter clearing by compare match is selected by me CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up of a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests a After a compare match, TCNT starts counting up again from H'0000.

Rev. 2.00 Sep. 24, 2008 Page

Figure 14.5 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a comatch.

(a) Example of setting procedure for waveform output by compare match

Figure 14.6 shows an example of the setting procedure for waveform output by a compar




Figure 14.6 Example of Setting Procedure for Waveform Output by Compare M




Figure 14.7 Example of 0-Output/1-Output Operation

Figure 14.8 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing by compare match B), and settings have been made so that output is toggled by both commatch A and compare match B.




Figure 14.8 Example of Toggle Output Operation

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

Example of setting procedure for input capture operation

Figure 14.9 shows an example of the setting procedure for input capture operation.




Figure 14.9 Example of Setting Procedure for Input Capture Operation

REJ09B0412-0200







Figure 14.10 Example of Input Capture Operation

Rev. 2.00 Sep. 24, 2008 Page

Figure 14.11 shows an example of the synchronous operation setting procedure.



- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set the CST bits in TSTR for the relevant channels to 1, to start the count operation.

Figure 14.11 Example of Synchronous Operation Setting Procedure

Rev. 2.00 Sep. 24, 2008 Page 736 of 1468

REJ09B0412-0200



For details on PWM modes, see section 14.4.5, PWM Modes.




Figure 14.12 Example of Synchronous Operation

Rev. 2.00 Sep. 24, 2008 Page

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding of transferred to the timer general register.

This operation is illustrated in figure 14.13.




Figure 14.13 Compare Match Buffer Operation

Figure 14.14 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 14.15 shows an example of the buffer operation setting procedure.




Figure 14.15 Example of Buffer Operation Setting Procedure

Rev. 2.00 Sep. 24, 2008 Page

For details on PWM modes, see section 14.4.5, PWM Modes.

TCNT value

TGRB_0

H'0200

H'0200

H'0200

H'0450

H'0520

Transfer

TGRA_0

H'0200

H'0450

H'0450

TIOCA

Figure 14.16 Example of Buffer Operation (1)

REJ09B0412-0200






Figure 14.17 Example of Buffer Operation (2)

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is and the counter operates independently in phase counting mode.

Table 14.31 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5

(1) Example of Cascaded Operation Setting Procedure

Figure 14.18 shows an example of the setting procedure for cascaded operation.




Figure 14.18 Cascaded Operation Setting Procedure




Figure 14.19 Example of Cascaded Operation (1)

Figure 14.20 illustrates the operation when counting upon TCNT_2 overflow/underflow set for TCNT_1, and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow




Figure 14.20 Example of Cascaded Operation (2)

Rev. 2.00 Sep. 24, 2008 Page

There are two PWM modes, as described below.

1. PWM mode 1

TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at commatches B and D, respectively. The initial output value is the value set in TGRA or T the set values of paired TGRs are identical, the output value does not change when a match occurs.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with T

In PWM mode 1, a maximum 8-phase PWM output is possible.

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty of registers. The output specified in TIOR is performed by means of compare matches. I counter clearing by a synchronous register compare match, the output value of each p initial value set in TIOR. If the set values of the cycle and duty cycle registers are ide output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use wit synchronous operation.

The correspondence between PWM output pins and registers is shown in table 14.32.

	TGRD_3	_	TIOCD3
4	TGRA_4	TIOCA4	TIOCA4
	TGRB_4	_	TIOCB4
5	TGRA_5	TIOCA5	TIOCA5
	TGRB_5		TIOCB5
Note:	In PWM mode 2, PWM output is not pos	ssible for the TGR registe	r in which the cy

TIOCA2

TIOCA3

TIOCC3

TIOCA2

TIOCB2

TIOCA3

TIOCB3

TIOCC3

TGRA_2

TGRB_2

TGRA_3

TGRB_3

TGRC_3

2

3




Figure 14.21 Example of PWM Mode Setting Procedure

(1) Examples of PWM Mode Operation

Figure 14.22 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB registed duty cycle.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 commatch is set as the TCNT clearing source, and 0 is set for the initial output value and 1 foutput value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), to output a 5 PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other the duty cycle.




Figure 14.23 Example of PWM Mode Operation (2)




Figure 14.24 Example of PWM Mode Operation (3)

REJ09B0412-0200



This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an inwhether TCNT is counting up or down.

Table 14.33 shows the correspondence between external clock pins and channels.

Table 14.33 Clock Input Pins in Phase Counting Mode

	External Clock Pine		
Channels	A-Phase	B-Phase	
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD	

<Phase counting mode>



Rev. 2.00 Sep. 24, 2008 Page 750 of 1468

REJ09B0412-0200






Figure 14.26 Example of Phase Counting Mode 1 Operation

Table 14.34 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Up-count
Low level	¥	
<u></u>	Low level	
T <u> </u>	High level	
High level	₹_	Down-count
Low level	<u>_</u>	
	High level	
₹_	Low level	
[Legend]		

→ : Rising edge

L: Falling edge



Rev. 2.00 Sep. 24, 2008 Page




Figure 14.27 Example of Phase Counting Mode 2 Operation

Table 14.35 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Don't care
Low level	₹_	Don't care
<u></u>	Low level	Don't care
₹_	High level	Up-count
High level	₹_	Don't care
Low level	<u>_</u>	Don't care
<u></u>	High level	Don't care
™	Low level	Down-count
F1 17		

[Legend]

L: Falling edge




Figure 14.28 Example of Phase Counting Mode 3 Operation

Table 14.36 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	₹_	Don't care
<u>_</u>	Low level	Don't care
₹_	High level	Up-count
High level	₹_	Down-count
Low level		Don't care
<u></u>	High level	Don't care
₹_	Low level	Don't care
[Legend]		

L: Falling edge

Rev. 2.00 Sep. 24, 2008 Page




Figure 14.29 Example of Phase Counting Mode 4 Operation

Table 14.37 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	Ā	Up-count
Low level	Ŧ_	
<u></u>	Low level	Don't care
₹_	High level	
High level	₹_	Down-count
Low level		
<u></u>	High level	Don't care
T.	Low level	
[Lagrand]		

[Legend]

☐: Rising edge

L: Falling edge

REJ09B0412-0200



in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input casource, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, channel 0 TGRA_TGRC_0 compare matches are selected as the input capture source, and the up/down-covalues for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.




Figure 14.30 Phase Counting Mode Application Example



Rev. 2.00 Sep. 24, 2008 Page

008 Page REJ09 channel is fixed. For details, see section 7, Interrupt Controller.

Table 14.38 lists the TPU interrupt sources.

Table 14.38 TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	DMA Activ
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0	Possible	Poss
	TGI0B	TGRB_0 input capture/compare match	TGFB_0	Possible	Not p
	TGI0C	TGRC_0 input capture/compare match	TGFC_0	Possible	Not p
	TGI0D	TGRD_0 input capture/compare match	TGFD_0	Possible	Not p
	TCI0V	TCNT_0 overflow	TCFV_0	Not possible	Not p
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	Possible	Poss
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	Possible	Not p
	TCI1V	TCNT_1 overflow	TCFV_1	Not possible	Not p
	TCI1U	TCNT_1 underflow	TCFU_1	Not possible	Not p
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	Possible	Poss
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	Possible	Not p
	TCI2V	TCNT_2 overflow	TCFV_2	Not possible	Not p
	TCI2U	TCNT_2 underflow	TCFU_2	Not possible	Not p

	10140	ICNI_4 underflow	TCFU_4	Not possible	Not
5	TGI5A	TGRA_5 input capture/compare match	TGFA_5	Possible	Pos
	TGI5B	TGRB_5 input capture/compare match	TGFB_5	Possible	Not
	TCI5V	TCNT_5 overflow	TCFV_5	Not possible	Not
	TCI5U	TCNT_5 underflow	TCFU_5	Not possible	Not
Note:		shows the initial state immediately afte be changed by the interrupt controller.		he relative cha	nnel p

Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR i by the occurrence of a TGR input capture/compare match on a channel. The interrupt re

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TS 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by

Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TS 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channel of the truth of the and 5.

the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match into

four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

Not

For details, see section 10, DMA Controller (DMAC).

In TPU, one in each channel, totally six TGRA input capture/compare match interrupts caused as DMAC activation sources.

14.8 A/D Converter Activation

Concerning the unit 0 in TPU, the TGRA input capture/compare match for each channel activate the A/D converter. (However, the A/D converter cannot be activated in unit 1.)

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrer TGRA input capture/compare match on a particular channel, a request to start A/D conversent to the A/D converter. If the TPU conversion start trigger has been selected on the A/converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A converter conversion start sources, one for each channel.

RENESAS




Figure 14.31 Count Timing in Internal Clock Operation




Figure 14.32 Count Timing in External Clock Operation

Rev. 2.00 Sep. 24, 2008 Page




Figure 14.33 Output Compare Output Timing

(3) Input Capture Signal Timing

Figure 14.34 shows input capture signal timing.




Figure 14.34 Input Capture Input Signal Timing

RENESAS

		The Common Madel
TGR	N	
TCNT	N	H'0000

Figure 14.35 Counter Clear Timing (Compare Match)




Figure 14.36 Counter Clear Timing (Input Capture)




Figure 14.37 Buffer Operation Timing (Compare Match)




Figure 14.38 Buffer Operation Timing (Input Capture)

REJ09B0412-0200






Figure 14.39 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 14.40 shows the timing for setting of the TGF flag in TSR by input capture occur the TGI interrupt request signal timing.




Figure 14.40 TGI Interrupt Timing (Input Capture)



Rev. 2.00 Sep. 24, 2008 Page




Figure 14.41 TCIV Interrupt Setting Timing




Figure 14.42 TCIU Interrupt Setting Timing




Figure 14.43 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P ϕ after DMAC transfer has started, as shown in figure 14.44. If conflict occurs for clearing the and interrupt request signal due to activation of multiple DTC or DMAC transfers, it wito five clock cycles (P ϕ) for clearing them, as shown in figure 14.45. The next transfer masked for a longer period of either a period until the current transfer ends or a period f clock cycles (P ϕ) from the beginning of the transfer. Note that in the DTC transfer, the smay be cleared during outputting the destination address.

Rev. 2.00 Sep. 24, 2008 Page

Figure 14.44 Timing for Status Flag Clearing by DTC/DMAC Activation (




Figure 14.45 Timing for Status Flag Clearing by DTC/DMAC Activation (2

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly win arrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 14.46 shows the ir conditions in phase counting mode.




Figure 14.46 Phase Difference, Overlap, and Pulse Width in Phase Counting

14.10.4 Conflict between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT c takes precedence and the TCNT write is not performed. Figure 14.47 shows the timing in case.




Figure 14.47 Conflict between TCNT Write and Clear Operations

Rev. 2.00 Sep. 24, 2008 Page 768 of 1468

REJ09B0412-0200






Figure 14.48 Conflict between TCNT Write and Increment Operations

14.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes proposed and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 14.49 shows the timing in this case.




Figure 14.49 Conflict between TGR Write and Compare Match



Rev. 2.00 Sep. 24, 2008 Page




Figure 14.50 Conflict between Buffer Register Write and Compare Match

14.10.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that i will be the data after input capture transfer.

Figure 14.51 shows the timing in this case.




Figure 14.51 Conflict between TGR Read and Input Capture

Rev. 2.00 Sep. 24, 2008 Page 770 of 1468 REJ09B0412-0200






Figure 14.52 Conflict between TGR Write and Input Capture




Figure 14.53 Conflict between Buffer Register Write and Input Capture




Figure 14.54 Conflict between Overflow and Counter Clearing

14.10.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 14.55 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 14.55 Conflict between TCNT Write and Overflow



Rev. 2.00 Sep. 24, 2008 Page

be cleared to flait the output. For details, see section 13, 1/O Forts.

14.10.15 Interrupts in the Module Stop State

If module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source, or the DTC or DMAC activation sources. Interrupts should the disabled before entering module stop state.

Rev. 2.00 Sep. 24, 2008 Page 774 of 1468 REJ09B0412-0200



- Four output groups
 - Selectable output trigger signals
 - Non-overlapping mode
 - Can operate together with the data transfer controller (DTC) and DMA controller (D
 - Inverted output can be set
 - Module stop state specifiable

Table 15.1 List of PPG Functions

Function			PPG0	PPG1
PPG output trigger	TPU0	Compare match	Possible	Not possibl
		Input capture	Possible	Not possibl
	TPU1	Compare match	Not possible	Possible
		Input capture	Not possible	Not possibl
Non-overlapping mo	de		Possible	Possible
Output data transfer		DTC	Possible	Possible
		DMAC	Possible	Possible
Inverted output			Possible	Possible




Figure 15.1 Block Diagram of PPG (Unit 0)

Rev. 2.00 Sep. 24, 2008 Page 776 of 1468

REJ09B0412-0200






Figure 15.2 Block Diagram of PPG (Unit 1)

1 00	Output	
PO4	Output	Group 1 pulse output
PO5	Output	
PO6	Output	
PO7	Output	
PO8	Output	Group 2 pulse output
PO9	Output	
PO10	Output	
PO11	Output	
PO12	Output	Group 3 pulse output
PO13	Output	
PO14	Output	
PO15	Output	

PO24	Output	Group 6 pulse output
PO25	Output	
PO26	Output	
PO27	Output	
PO28	Output	Group 7 pulse output
PO29	Output	
PO30	Output	
PO31	Output	

- Next data register H (NDRH)
 - Next data register L (NDRL)
 - PPG output control register (PCR)
 - PPG output mode register (PMR)

Unit 1:

- Next data enable register H_1 (NDERH_1)
- Next data enable register L_1 (NDERL_1)
- Output data register H_1 (PODRH_1)
- Output data register L_1 (PODRL_1)
- Next data register H_1 (NDRH_1)
- Next data register L_1 (NDRL_1)
- PPG output control register_1 (PCR_1)
- PPG output mode register_1 (PMR_1)

REJ09B0412-0200



NDERL

Bit	7	6	5	4	3	2	1	
Bit Name	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

NDER8 0 R/W	NDER9	U	R/W
	NDER8	0	R/W

• NDERL

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDER7	0	R/W	Next Data Enable 7 to 0
6	NDER6	0	R/W	When a bit is set to 1, the value in the correspon
5	NDER5	0	R/W	NDRL bit is transferred to the PODRL bit by the output trigger. Values are not transferred from N
4	NDER4	0	R/W	PODRL for cleared bits.
3	NDER3	0	R/W	
2	NDER2	0	R/W	
1	NDER1	0	R/W	
0	NDER0	0	R/W	
	7 6 5 4 3 2	7 NDER7 6 NDER6 5 NDER5 4 NDER4 3 NDER3 2 NDER2 1 NDER1	Bit Bit Name Value 7 NDER7 0 6 NDER6 0 5 NDER5 0 4 NDER4 0 3 NDER3 0 2 NDER2 0 1 NDER1 0	Bit Bit Name Value R/W 7 NDER7 0 R/W 6 NDER6 0 R/W 5 NDER5 0 R/W 4 NDER4 0 R/W 3 NDER3 0 R/W 2 NDER2 0 R/W 1 NDER1 0 R/W

Rev. 2.00 Sep. 24, 2008 Page 782 of 1468

0	NDER24	0	R/W
1	NDER25	0	R/W

• NDERL_1

Bit	Bit Name	Initial Value	R/W	Description
7	NDER23	0	R/W	Next Data Enable 23 to 16
6	NDER22	0	R/W	When a bit is set to 1, the value in the correspo
5	NDER21	0	R/W	NDRL_1 bit is transferred to the PODRL_1 bit be
4	NDER20	0	R/W	selected output trigger. Values are not transferr NDRL_1 to PODRL_1 for cleared bits.
3	NDER19	0	R/W	
2	NDER18	0	R/W	
1	NDER17	0	R/W	
0	NDER16	0	R/W	

• PODRL

Bit	7	6	5	4	3	2	1	
Bit Name	POD7	POD6	POD5	POD4	POD3	POD2	POD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• PODRH

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD15	0	R/W	Output Data Register 15 to 8
6	POD14	0	R/W	For bits which have been set to pulse output by
5	POD13	0	R/W	the output trigger transfers NDRH values to this during PPG operation. While NDERH is set to 1,
4	POD12	0	R/W	cannot write to this register. While NDERH is cle
3	POD11	0	R/W	initial output value of the pulse can be set.
2	POD10	0	R/W	
1	POD9	0	R/W	
0	POD8	0	R/W	

Rev. 2.00 Sep. 24, 2008 Page 784 of 1468

REJ09B0412-0200



POD1	0	R/W
POD0	0	R/W

• PODRH_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD31	0	R/W	Output Data Register 31 to 24
6	POD30	0	R/W	For bits which have been set to pulse output by
5	POD29	0	R/W	NDERH_1, the output trigger transfers NDRH_ this register during PPG operation. While NDE
4	POD28	0	R/W	set to 1, the CPU cannot write to this register. V
3	POD27	0	R/W	NDERH_1 is cleared, the initial output value of
2	POD26	0	R/W	can be set.
1	POD25	0	R/W	
0	POD24	0	R/W	

1	POD17	0	R/W
0	POD16	0	R/W

15.3.3 Next Data Registers H, L (NDRH, NDRL)

NDRH and NDRL store the next data for pulse output. The NDR addresses differ depend whether pulse output groups have the same output trigger or different output triggers.

• NDRH

Bit	7	6	5	4	3	2	1	
Bit Name	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

NDRL

Bit	7	6	5	4	3	2	1	
Bit Name	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 786 of 1468

REJ09B0412-0200



	•	,
NDR10	0	R/W
NDR9	0	R/W
NDR8	0	R/W

2

If pulse output groups 2 and 3 have different output triggers, the upper four bits and bits are mapped to different addresses as shown below. Initial Rit Name Value R/W Description

Bit	Bit Name	Value	R/W	Description
7	NDR15	0	R/W	Next Data Register 15 to 12
6	NDR14	0	R/W	The register contents are transferred to the
5	NDR13	0	R/W	corresponding PODRH bits by the output trigge with PCR.
4	NDR12	0	R/W	with PCR.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
3	NDR11	0	R/W	Next Data Register 11 to 8

1	NDR9 NDR8	0 0	R/W R/W	corresponding PODRH bits by the output trigge with PCR.

R/W

0

NDR10

Rev. 2.00 Sep. 24, 2008 Page REJ09

The register contents are transferred to the

0	NDR0	0	R/W
1	NDR1	0	R/W
2	NDR2	0	R/W
3	NDR3	U	H/VV

NDR0

0

Rev. 2.00 Sep. 24, 2008 Page 788 of 1468

If pulse output groups 0 and 1 have different output triggers, the upper four bits and lebits are mapped to different addresses as shown below.

Initial

Bit	Bit Name	Value	R/W	Description
7	NDR7	0	R/W	Next Data Register 7 to 4
6	NDR6	0	R/W	The register contents are transferred to the
5	NDR5	0	R/W	corresponding PODRL bits by the output trigger
4	NDR4	0	R/W	with PCR.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
Bit 7 to 4	Bit Name		R/W	Description Reserved
	Bit Name	Value	R/W	·
	Bit Name NDR3	Value	R/W —	Reserved
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be r
7 to 4	NDR3	Value All 1	R/W	Reserved These bits are always read as 1 and cannot be r Next Data Register 3 to 0

R/W

If pulse outpu	t groups 6	and 7 have dif	fferent output triggers, the upper fou
NDR24	0	R/W	
NDR25	0	R/W	
NDR26	0	R/W	

If pulse output groups 6 and 7 have different output triggers, the upper four bits and bits are mapped to different addresses as shown below.

Initial

Bit Name Value R/W Description

DIL	DIL Name	value	IN/ V V	Description
7	NDR31	0	R/W	Next Data Register 31 to 28
6	NDR30	0	R/W	The register contents are transferred to the
5	NDR29	0	R/W	corresponding PODRH_1 bits by the output trig
4	NDR28	0	R/W	specified with PCR_1.
3 to 0	_	All 1		Reserved
				These bits are always read as 1 and cannot be
		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be

3	NDR27	0	R/W	Next Data Register 27 to 24
2	NDR26	0	R/W	The register contents are transferred to the
1	NDR25	0	R/W	corresponding PODRH_1 bits by the output trig specified with PCR 1.
0	NDR24	0	R/W	specified with 1 Ort_1.



NDR19 0 R/W	
NDR18 0 R/W	
NDR17 0 R/W	
NDR16 0 R/W	

2 1 0

> If pulse output groups 4 and 5 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below. Initial

D:4	D'4 N	mitiai	D 044	Book total
Bit	Bit Name	Value	R/W	Description
7	NDR23	0	R/W	Next Data Register 23 to 20
6	NDR22	0	R/W	The register contents are transferred to the
5	NDR21	0	R/W	corresponding PODRL_1 bits by the output trigg
4	NDR20	0	R/W	specified with PCR_1.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1		Reserved
				These bits are always read as 1 and cannot be r
3	NDR19	0	R/W	Next Data Register 19 to 16
2	NDR18	0	R/W	The register contents are transferred to the
1	NDR17	0	R/W	corresponding PODRL_1 bits by the output trigg

specified with PCR_1.

R/W

NDR16

0

0

				•
				11: Compare match in TPU channel 3
5	G2CMS1	1	R/W	Group 2 Compare Match Select 1 and 0
4	G2CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
3	G1CMS1	1	R/W	Group 1 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
1	G0CMS1	1	R/W	Group 0 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3

Initial Value

1

1

Bit Name

G3CMS1

G3CMS0

Bit

7

6

R/W

R/W

R/W

Description

Group 3 Compare Match Select 1 and 0

00: Compare match in TPU channel 001: Compare match in TPU channel 110: Compare match in TPU channel 2

These bits select output trigger of pulse output



Rev. 2.00 Sep. 24, 2008 Page

				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
3	G1CMS1	1	R/W	Group 5 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
1	G0CMS1	1	R/W	Group 4 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9

R/W

These bits select output trigger of pulse output g

00: Compare match in TPU channel 6 01: Compare match in TPU channel 7

4

G2CMS0

Rev. 2.00 Sep. 24, 2008 Page 792 of 1468



				•
7	G3INV	1	R/W	Group 3 Inversion
				Selects direct output or inverted output for puls group 3.
				0: Inverted output
				1: Direct output
6	G2INV	1	R/W	Group 2 Inversion
				Selects direct output or inverted output for puls group 2.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 1 Inversion
				Selects direct output or inverted output for puls group 1.
				0: Inverted output
				1: Direct output
4	G0INV	1	R/W	Group 0 Inversion
				Selects direct output or inverted output for puls group 0.

R/W

R/W

R/W

Description

R/W

R/W

R/W

R/W

Initial

Value

R/W

Bit Name

Initial Value

R/W

Bit

0: Inverted output 1: Direct output

		match A in the selected TPU channel)		
				Non-overlapping operation (output values upd compare match A or B in the selected TPU ch
1	1 G1NOV 0 R/W	R/W	Group 1 Non-Overlap	
			Selects normal or non-overlapping operation for output group 1.	
			 Normal operation (output values updated at commatch A in the selected TPU channel) 	
				1: Non-overlapping operation (output values upd compare match A or B in the selected TPU ch

R/W

output group 2.

Group 0 Non-Overlap

output group 0.

0: Normal operation (output values updated at co

Selects normal or non-overlapping operation for

0: Normal operation (output values updated at co match A in the selected TPU channel) 1: Non-overlapping operation (output values upo compare match A or B in the selected TPU ch



REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 794 of 1468

0

G0NOV

0

				group 6.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 5 Inversion
				Selects direct output or inverted output for puls group 5.
				0: Inverted output

R/W

1: Direct output

group 4.

Group 4 Inversion

0: Inverted output1: Direct output

GOINV

1

4

Selects direct output of inverted output for puls

Selects direct output or inverted output for puls

				Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
1	G1NOV	0	R/W	Group 5 Non-Overlap
				Selects normal or non-overlapping operation for output group 5.
				 Normal operation (output values updated by c match A on the selected TPU channel)
				Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
0	G0NOV	0	R/W	Group 4 Non-Overlap

output group 4.

output group 6.

0: Normal operation (output values updated by of match A on the selected TPU channel)

Selects normal or non-overlapping operation for

REJ09B0412-0200



Rev. 2.00 Sep. 24, 2008 Page 796 of 1468




Figure 15.3 Schematic Diagram of PPG

15.4.1 Output Timing

If pulse output is enabled, the NDR contents are transferred to PODR and output when to specified compare match event occurs. Figure 15.4 shows the timing of these operations case of normal output in groups 2 and 3, triggered by compare match A.




Figure 15.4 Timing of Transfer and Output of NDR Contents (Example

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RENESAS




Figure 15.5 Setup Procedure for Normal Pulse Output (PPG0)




Figure 15.6 Setup Procedure for Normal Pulse Output (PPG1)

Rev. 2.00 Sep. 24, 2008 Page

008 Page REJ09




Figure 15.7 Normal Pulse Output Example (5-Phase Pulse Output)

a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.

1. Set up TGRA in TPU which is used as the output trigger to be an output compare regi

- 2. Write H'F8 to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRH.
- 3. The timer counter in the TPU channel starts. When compare match A occurs, the ND contents are transferred to PODRH and output. The TGIA interrupt handling routine next output data (H'C0) in NDRH.
- 4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequently writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrup If the DTC or DMAC is set for activation by the TGIA interrupt, pulse output can be without imposing a load on the CPU.

Rev. 2.00 Sep. 24, 2008 Page 800 of 1468 RENESAS




Figure 15.8 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur compare match A.

The NDR contents should not be altered during the interval from compare match B to comatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that data must be written before the next compare match B occurs.

Rev. 2.00 Sep. 24, 2008 Page




Figure 15.9 Non-Overlapping Operation and NDR Write Timing

Rev. 2.00 Sep. 24, 2008 Page 802 of 1468

REJ09B0412-0200






Figure 15.10 Setup Procedure for Non-Overlapping Pulse Output (PPG)




Figure 15.11 Setup Procedure for Non-Overlapping Pulse Output (PPG1)




Figure 15.12 Non-Overlapping Pulse Output Example (4-Phase Complemen

The TGIA interrupt handling routine writes the next output data (H'65) to ND

The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.

4. 4-phase complementary non-overlapping pulse output can be obtained subsequently by H'59, H'56, H'95... at successive TGIA interrupts.

H'59, H'56, H'95... at successive TGIA interrupts.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse can be output wi imposing a load on the CPU.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 806 of 1468




Figure 15.13 Inverted Pulse Output (Example)

Рφ	
TIOC pin	
Input capture signal	
NDR	N
PODR	M X N
	/
РО	M X N

Figure 15.14 Pulse Output Triggered by Input Capture (Example)

Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When o another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.

15.5.3 TPU Setting when PPG1 is in Use

When using PPG1, output toggling on compare-matches must be specified in the TIOR the TPU that acts as the activation source and output must be selected as the PPG1 func

Rev. 2.00 Sep. 24, 2008 Page 810 of 1468

REJ09B0412-0200



the same functions. Unit 2 and unit 3 can generate baud rate clock for SCI and have the functions.

16.1 Features

- Selection of seven clock sources
 - The counters can be driven by one of six internal clock signals (P ϕ /2, P ϕ /8, P ϕ /32, PP ϕ /1024, or P ϕ /8192) or an external clock input (only internal clock available in unit
 - $P\phi$, $P\phi/2$, $P\phi/8$, $P\phi/32$, $P\phi/64$, $P\phi/1024$, and $P\phi/8192$).
- Selection of three ways to clear the counters

The counters can be cleared on compare match A or B, or by an external reset signal available only in unit 0 and unit 1.)

- Timer output control by a combination of two compare match signals
 The timer output signal in each channel is controlled by a combination of two independent match signals, enabling the timer to output pulses with a desired duty cycle
- output.Cascading of two channels

Operation as a 16-bit timer is possible, using TMR_0 for the upper 8 bits and TMR_lower 8 bits (16-bit count mode).

TMR_1 can be used to count TMR_0 compare matches (compare match count mode

- Three interrupt sources
 - Compare match A, compare match B, and overflow interrupts can be requested inde (This is available only in unit 0 and unit 1.)
- Generation of trigger to start A/D converter conversion (available in unit 0 to unit 3)
- Capable of generating baud rate clock for SCI_5 and SCI_6. (This is available only and unit 3). For details, see section 19, Serial Communication Interface (SCI, IrDA,
- Module stop state specifiable






Figure 16.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev. 2.00 Sep. 24, 2008 Page 812 of 1468 REJ09B0412-0200






Figure 16.2 Block Diagram of 8-Bit Timer Module (Unit 1)




Figure 16.3 Block Diagram of 8-Bit Timer Module (Unit 2)

Rev. 2.00 Sep. 24, 2008 Page 814 of 1468

REJ09B0412-0200

RENESAS




Figure 16.4 Block Diagram of 8-Bit Timer Module (Unit 3)

1	2	Timer output pin	TMO2	Output	Outputs compare match
		Timer clock input pin	TMCI2	Input	Inputs external clock for co
		Timer reset input pin	TMRI2	Input	Inputs external reset to cou
	3	Timer output pin	ТМОЗ	Output	Outputs compare match
		Timer clock input pin	TMCI3	Input	Inputs external clock for co
		Timer reset input pin	TMRI3	Input	Inputs external reset to cou
2	4	_	_	_	_
	5	-			
3	6	-			
	7	-			

I MO I

TMCI1

TMRI1

Input

Input

Output Outputs compare match

Inputs external clock for co

Inputs external reset to cou

rimer output pin

1

Timer clock input pin

Timer reset input pin

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 816 of 1468

- Timer counter control register_0 (TCCR_0) — Timer control/status register_0 (TCSR_0) • Channel 1 (TMR 1): — Timer counter_1 (TCNT_1) — Time constant register A_1 (TCORA_1) — Time constant register B_1 (TCORB_1) — Timer control register 1 (TCR 1) — Timer counter control register_1 (TCCR_1) — Timer control/status register_1 (TCSR_1) Unit 1: • Channel 2 (TMR_2): — Timer counter 2 (TCNT 2) — Time constant register A_2 (TCORA_2) — Time constant register B_2 (TCORB_2) — Timer control register_2 (TCR_2) — Timer counter control register_2 (TCCR_2) — Timer control/status register_2 (TCSR_2) • Channel 3 (TMR 3):
- - Timer counter_3 (TCNT_3)
 - Time constant register A_3 (TCORA_3)
 - Time constant register B_3 (TCORB_3)
 - Timer control register_3 (TCR_3)
 - Timer counter control register_3 (TCCR_3)

- Timer counter_3 (TCN1_3) — Time constant register A_5 (TCORA_5) — Time constant register B 5 (TCORB 5) — Timer control register 5 (TCR 5) — Timer counter control register 5 (TCCR 5) — Timer control/status register 5 (TCSR 5) Unit 3: • Channel 6 (TMR 6): — Timer counter 6 (TCNT 6) — Time constant register A_6 (TCORA_6) — Time constant register B 6 (TCORB 6) — Timer control register 6 (TCR 6) — Timer counter control register 6 (TCCR 6) — Timer control/status register 6 (TCSR 6) • Channel 7 (TMR 7): — Timer counter 7 (TCNT 7) — Time constant register A 7 (TCORA 7)
- - Time constant register B 7 (TCORB 7)
 - Timer control register 7 (TCR 7)
 - Timer counter control register_7 (TCCR_7)
 - Timer control/status register_7 (TCSR_7)

RENESAS

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

16.3.2 Time Constant Register A (TCORA)

register so they can be accessed together by a word transfer instruction. The value in TC continually compared with the value in TCNT. When a match is detected, the correspon CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the TCORA write cycle. The timer output from the TMO pin can be freely controlled by the match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCOR initialized to H'FF.

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a sir

				TCOF	RA 0							_TCOF	RA 1_		
Bit /	7	6	5		3	2	1	0 /	7	6	5	4	3	2	
Bit Name															
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

Bit Name															
Initial Value															
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R

16.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/diinterrupt requests.

Bit	7	6	5	4	3	2	1	
Bit Name	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	
Initial Val	ue 0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value R/W		Description				
7	CMIEB	0	R/W	Compare Ma	tch Interru	ot Enable E	3	
				Selects whet enabled or di to 1. *2		•		

0: CMFB interrupt requests (CMIB) are disabled1: CMFB interrupt requests (CMIB) are enabled

				1.
				0: OVF interrupt requests (OVI) are disabled
				1: OVF interrupt requests (OVI) are enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0*1
3	CCLR0	0	R/W	These bits select the method by which TCNT is
				00: Clearing is disabled
				01: Cleared by compare match A

				reset input is high (TMRIS in TCCR is set t
2	CKS2	0	R/W	Clock Select 2 to 0*1
1	CKS1	0	R/W	These bits select the clock input to TCNT and
0	CKS0	0	R/W	condition. See table 16.2.

Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the corres pin should be set to 0 and 1, respectively. For details, see section 13, I/O Poi 2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For det

- section 16.7, Interrupt Sources.
- 3. Available only in unit 0 and unit 1.

chabled of disabled when the OVI hag in 100

11: Cleared at rising edge (TMRIS in TCCR is 0) of the external reset input or when the ex

10: Cleared by compare match B

				These bits are always read as 0. It should not be
3	TMRIS	0	R/W	Timer Reset Input Select*
				Selects an external reset input when the CCLR1 CCLR0 bits in TCR are B'11.
				0: Cleared at rising edge of the external reset
				1: Cleared when the external reset is high
2	_	0	R	Reserved
				This bit is always read as 0. It should not be set
1	ICKS1	0	R/W	Internal Clock Select 1 and 0
0	ICKS0	0	R/W	These bits in combination with bits CKS2 to CKS

Description

Reserved

Rev. 2.00 Sep. 24, 2008 Page 822 of 1468

All 0

R

RENESAS

select the internal clock. See table 16.2.

Available only in unit 0 and unit 1. The write value should always be 0 in unit 2

REJ09B0412-0200

7 to 4

Note:

				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_1 overflow signal*1.
TMR_1	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	0	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_0 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2.

1

0

0

1

1

setting.

1

1

0

1

0

2. To use the external clock, the DDR and ICR bits in the corresponding pin sho to 0 and 1, respectively. For details, see section 13, I/O Ports.

Notes: 1. If the clock input of channel 0 is the TCNT_1 overflow signal and that of chan

edges*2.

TCNT_0 compare match signal, no incrementing clock is generated. Do not u

Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

Uses external clock. Counts at both rising an

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_3 overflow signal*1.
TMR_3	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_2 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2.

1

0

1

1

0

1

0

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses external clock. Counts at both rising and

to 0 and 1, respectively. For details, see section 13, I/O Ports.

setting.

edges*2.

TCNT_2 compare match signal, no incrementing clock is generated. Do not us

2. To use the external clock, the DDR and ICR bits in the corresponding pin shou

Notes: 1. If the clock input of channel 2 is the TCNT 3 overflow signal and that of channel

		0	0	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	0	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at rising edge of
					1	1	Uses internal clock. Counts at falling edge of
		1	0	0	_	_	Counts at TCNT_4 compare match A*.
All		1	0	1	_	_	Setting prohibited
		1	1	0	_	_	Setting prohibited
		1	1	1	_	_	Setting prohibited
Note: * If the clock input of channel 4 is the TCNT_5 overflow signal and that TCNT_4 compare match signal, no incrementing clock is generated.							

setting.

TMR_5



Rev. 2.00 Sep. 24, 2008 Page

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at falling edge of

Counts at TCNT_5 overflow signal*.

Clock input prohibited

	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at rising edge of P
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_6 compare match A*.
All	1	0	1	_	_	Setting prohibited
	1	1	0	_		Setting prohibited
	1	1	1	_	_	Setting prohibited

0

0

1

0

0

1

0

1

If the clock input of channel 6 is the TCNT_7 overflow signal and that of channel TCNT_6 compare match signal, no incrementing clock is generated. Do not us

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at falling edge of F

Counts at TCNT_7 overflow signal*.

Clock input prohibited

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 826 of 1468

setting.

0

1

0

TMR_7

Note:

1

0

1

0

Bit	7	6	5	4	3	2	1
Bit Name	CMFB	CMFA	OVF	_	OS3	OS2	OS1
Initial Value	0	0	0	1	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R	R/W	R/W	R/W

• TCSR_0, TCSR4

Note: * Only 0 can be written to this bit, to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*1	Compare Match Flag B
				[Setting condition]
				When TCNT matches TCORB
				[Clearing conditions]
				• When writing 0 after reading CMFB = 1
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				 When the DTC is activated by a CMIB inter the DISEL bit in MRB of the DTC is 0*3

				When the DTC is activated by a CMIA interru
				the DISEL bit in MRB in the DTC is 0*3
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				When writing 0 after reading OVF = 1
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	ADTE	0	R/W	A/D Trigger Enable*3
				Selects enabling or disabling of A/D converter st requests by compare match A.
				0: A/D converter start requests by compare mate disabled
				1: A/D converter start requests by compare mate

R/W

R/W

enabled

Output Select 3 and 2*2

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs. 00: No change when compare match B occurs 01: 0 is output when compare match B occurs

10: 1 is output when compare match B occurs 11: Output is inverted when compare match B or (toggle output)

Rev. 2.00 Sep. 24, 2008 Page 828 of 1468

0

0

RENESAS

REJ09B0412-0200

OS3

OS2

3

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

Initial

Value

compare match occurs after a reset.

2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un

R/W

3. For the corresponding A/D converter channels, see section 22, A/D Converte

Description

R/(W)*1 Compare Match Flag B

[Setting condition]

[Clearing conditions]

When TCNT matches TCORB

When writing 0 after reading CMFB = 1

• TCSR_1, TCSR_5

Bit Name

CMFB

Bit

	(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
•	When the DTC is activated by a CMIB interthe DISEL bit in MRB of the DTC is 0*3

				• When the DTC is activated by a CMIA interru
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				Cleared by reading OVF when $OVF = 1$, then wr OVF
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	_	1	R	Reserved

R/W

R/W

RENESAS

This bit is always read as 1 and cannot be modif

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs. 00: No change when compare match B occurs 01: 0 is output when compare match B occurs 10: 1 is output when compare match B occurs 11: Output is inverted when compare match B or

Output Select 3 and 2*2

(toggle output)

Rev. 2.00 Sep. 24, 2008 Page 830 of 1468

REJ09B0412-0200

3

2

OS3

OS2

0

- Notes: 1. Only 0 can be written to bits / to 5, to clear these flags.
 - Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un compare match occurs after a reset.
 - 3. Available only in unit 0 and unit 1.

16.4 Operation

16.4.1 Pulse Output

Figure 16.5 shows an example of the 8-bit timer being used to generate a pulse output w desired duty cycle. The control bits are set as follows:

- 1. Clear the bit CCLR1 in TCR to 0 and set the bit CCLR0 in TCR to 1 so that TCNT is at a TCORA compare match.
- 2. Set the bits OS3 to OS0 in TCSR to B'0110, causing the output to change to 1 at a T compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCO pulse width determined by TCORB. No software intervention is required. The timer out until the first compare match occurs after a reset.

16.4.2 Reset Input

Figure 16.6 shows an example of the 8-bit timer being used to generate a pulse which is cafter a desired delay time from a TMRI input. The control bits are set as follows:

- 1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 so TCNT is cleared at the high level input of the TMRI signal.
- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCOR compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a 'input determined by TCORA and with a pulse width determined by TCORB and TCORA




Figure 16.6 Example of Reset Input

Rev. 2.00 Sep. 24, 2008 Page 832 of 1468






Figure 16.7 Count Timing for Internal Clock Input




Figure 16.8 Count Timing for External Clock Input

Rev. 2.00 Sep. 24, 2008 Page




Figure 16.9 Timing of CMF Setting at Compare Match

16.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the to OS0 in TCSR. Figure 16.10 shows the timing when the timer output is toggled by the match A signal.




Figure 16.10 Timing of Toggled Timer Output at Compare Match A

Figure 16.11 Timing of Counter Clear by Compare Match

16.5.5 Timing of TCNT External Reset*

TCNT is cleared at the rising edge or high level of an external reset input, depending on settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 sta 16.12 and Figure 16.13 shows the timing of this operation.

Note: * Clearing by an external reset is available only in units 0 and 1.




Figure 16.12 Timing of Clearance by External Reset (Rising Edge)




Figure 16.13 Timing of Clearance by External Reset (High Level)

Rev. 2.00 Se

Rev. 2.00 Sep. 24, 2008 Page

Figure 16.14 Timing of OVF Setting

16.6 Operation with Cascaded Connection

If the bits CKS2 to CKS0 in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit mode) or compare matches of the 8-bit channel 0 could be counted by the timer of channel (compare match count mode).

16.6.1 16-Bit Counter Mode

When the bits CKS2 to CKS0 in TCR_0 are set to B'100, the timer functions as a single 1 timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits

(1) Setting of Compare Match Flags

- The CMF flag in TCSR_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare match event occurs.

(2) Counter Clear Specification

the TMRIO pin has been set.

- If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare r
 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare ma
 occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter c
- The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits c cleared independently.

Rev. 2.00 Sep. 24, 2008 Page 836 of 1468



flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance the settings for each channel.

16.7 Interrupt Sources

16.7.1 Interrupt Sources and DTC Activation

• Interrupt in unit 0 and unit 1

OVI1

OVI1

There are three interrupt sources for the 8-bit timer (TMR_0 or TMR_1): CMIA, CMIB Their interrupt sources and priorities are shown in table 16.6. Each interrupt source is er disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent in requests are sent for each to the interrupt controller. It is also possible to activate the DT means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).

Table 16.6 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit

Signal Name	Name	Interrupt Source	Interrupt Flag	DTC Activation	P
CMIA0	CMIA0	TCORA_0 compare match	CMFA	Possible	Н
CMIB0	CMIB0	TCORB_0 compare match	CMFB	Possible	_ /
OVI0	OVI0	TCNT_0 overflow	OVF	Not possible	L
CMIA1	CMIA1	TCORA_1 compare match	CMFA	Possible	Н
CMIB1	CMIB1	TCORB_1 compare match	CMFB	Possible	_ ,
					-

TCNT_1 overflow

OVF

Not possible Lo

CMIA4	TCORA_4 compare match	CMFA	Not possible —
CMIB4	TCORB_4 compare match	CMFB	
CMIA5	TCORA_5 compare match	CMFA	Not possible —
CMIB5	TCORB_5 compare match	CMFB	
	CMIB4 CMIA5	CMIB4 TCORB_4 compare match CMIA5 TCORA_5 compare match	CMIB4 TCORB_4 compare match CMFB CMIA5 TCORA_5 compare match CMFA

16.7.2 A/D Converter Activation

The A/D converter can be activated by a compare match A for the even channels of each unit. *

a compare match A, a request to start A/D conversion is sent to the A/D converter. If the timer conversion start trigger has been selected on the A/D converter side at this time, A/ conversion is started.

Note: * For the corresponding A/D converter channels, see section 22, A/D Converter

If the ADTE bit in TCSR is set to 1 when the CMFA flag in TCSR is set to 1 by the occu

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 838 of 1468

- φ: Operating frequency
- N: TCOR value

16.8.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle, the clear priority and the write is not performed as shown in figure 16.15.




Figure 16.15 Conflict between TCNT Write and Clear




Figure 16.16 Conflict between TCNT Write and Increment

16.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T₂ state of a TCOR write cycle, the TCOR writerity and the compare match signal is inhibited as shown in figure 16.17.




Figure 16.17 Conflict between TCOR Write and Compare Match

Rev. 2.00 Sep. 24, 2008 Page 840 of 1468 REJ09B0412-0200

RENESAS

0-output			
No change			

16.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched 16.9 shows the relationship between the timing at which the internal clock is switched (to the bits CKS1 and CKS0) and the TCNT operation.


When the TCNT clock is generated from an internal clock, the rising or falling edge of t clock pulse are always monitored. Table 16.9 assumes that the falling edge is selected. I signal levels of the clocks before and after switching change from high to low as shown the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated

TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and edges of the internal clock, and when switching between internal and external clocks.

REJ09

Lo



Notes: 1. Includes switching from low to stop, and from stop to low. 2. Includes switching from stop to high.

- 3. Includes switching from high to stop.
- 4. Generated because the change of the signal levels is considered as a falling e TCNT is incremented.

Rev. 2.00 Sep. 24, 2008 Page 842 of 1468

RENESAS

CKS bits change

module stop state. For details, see section 28, Power-Down Modes.

16.8.9 Interrupts in Module Stop State

If the module stop state is entered when an interrupt has been requested, it will not be porclear the CPU interrupt source or the DTC activation source. Interrupts should therefore disabled before entering the module stop state.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

Rev. 2.00 Sep. 24, 2008 Page 844 of 1468



- Counter operational except in hardware standby mode or the reset state.
 - Canceling software standby mode and deep software standby mode is possible.




Figure 17.1 Block Diagram of TM32K



Rev. 2.00 Sep. 24, 2008 Page

ш	1CN132K.	Change	varues or	the ons	WIICH	I WIL-U

6

5

4

3

2

7

Bit

e EXCKSN	_	TME	_	_	OSC32STP	CKS1	
alue 1	1	0	1	1	0	0	
R/W	R	R/W	R	R	R/W	R/W	
Bit Name	Initial Value	R/W D	escription				
EXCKSN	1	R/W E	xtended Clo	ock Select	and Clock S	Select 1, 0	
CKS1	0	R/W T	hese bits se	elect the int	ernally divid	led clock so	0
CKS0	0		-				30
		W	hen EXCK	SN = 1:			
		0	0: Clock SU	BCK/32 (c	ycle: 250 m	s)	
		0	1: Clock SU	BCK/64 (c	ycle: 500 m	s)	
		10	0: Clock SU	BCK/128 (cycle: 1 s)		
		1	1: Clock SU	BCK/256 (cycle: 2 s)		
		W	hen EXCK	SN = 0:			
		0	0: Clock SU	BCK/1638	4 (cycle: 30	s)	
		0	1: Clock SU	BCK/3276	8 (cycle: 60	s)	
		10	0: Clock SU	BCK/1638	4 (cycle: ap	prox. 22.7	d
		1	1: Clock SU	BCK/3276	8 (cycle: ap	prox. 45.5	d
	1	R R	eserved				
		Т	his bit is alv	vays read a	s 1 and car	not be mo	d
	Bit Name EXCKSN CKS1	R/W R Initial Bit Name Value EXCKSN 1 CKS1 0 CKS0 0	Initial Bit Name Value R/W D EXCKSN 1 R/W T CKS1 0 R/W T CKS0 0 R/W in 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Initial Bit Name	Initial Bit Name Value R/W Description EXCKSN 1 R/W Extended Clock Select at the interpretation of the control	Initial Bit Name Value R/W Description	Initial Bit Name Value R/W Description

Rev. 2.00 Sep. 24, 2008 Page 846 of 1468

REJ09B0412-0200

RENESAS

When the CK32K bit in SUBCKCR is 1, 1 cannot be written to this bit.

17.2.2 Timer Counter (TCNT32K1, TCNT32K2, TCNT32K3)

The timer counter is a 24-bit counter for which either 8- or 24-bit operation is selectable Allocation to the registers of the timer counter differs according to the setting of the EX in TCR32K.

EXCKSN = 1 (Initial State)

0

R

0

R

The timer counter operates as an 8-bit counter. Only TCNT32K1 is used and TCNT32F TCNT32K3 become reserved registers. Clearing the TME bit in the timer control regist (TCR32K) initializes TCNT32K1 to H'00.

TCNT32K1

Initial value R/W

Bit	7	6	5	4	3	2	1			
Bit Name	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1			
Initial value	0	0	0	0	0	0	0			
R/W	R	R	R	R	R	R	R			
TCNT Bit	• TCNT32K2									
Dit .				4			<u>'</u>			
Dit Name										

0

R

RENESAS

0

R

0

R

Rev. 2.00 Sep. 24, 2008 Page

R

R

TCNT32K1

Bit Name	TCNT23	TCNT22	TCNT21	TCNT20	TCNT19	TCNT18	TCNT17	
Initial value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
• TCNT32K2								
Bit	7	6	5	4	3	2	1	
Bit Name	TCNT15	TCNT14	TCNT13	TCNT12	TCNT11	TCNT10	TCNT9	
Initial value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
• TCNT	32K3	6	5	4	3	2	1	
Bit Name	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	
Initial value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Note: A correct value cannot be read if the counter is read while the subclock oscillator operation (OSC32STP = 1).

Rev. 2.00 Sep. 24, 2008 Page 848 of 1468



Division

Ratio

 Table 17.1
 Relationships between Counter Operations and 32KOVI Cycles

EXCKSN	CKS1	CKS2	Internally Divided CLK				Counter value when interrupt generates	32KO
1	0	0	SUBCK/32		_	_	TCNT32K1=H'FF	250 m
1	0	1	SUBCK/64	V	_	_		500 m
1	1	0	SUBCK/128	V	_	_		1 s
1	1	1	SUBCK/256	√	_	_		2 s
0	0	0	SUBCK/16384	V	V	√	TCNT32K3=H'3B	30 s
0	0	1	SUBCK/32768	V	V	√		60 s
0	1	0	SUBCK/16384	√	√	√	TCNT32K1 to 3 =H'FFF3B	Appro: days
0	1	1	SUBCK/32768	1	1	1	•	Appro

Selected Counter Interrupt Cycles

 $\sqrt{: \text{in use}} - : \text{not in use}$

Setting




Figure 17.2 EXCKSN = 1 32K Timer Operation

17.3.3 EXCKSN=0 Operation

When the EXCKSN bit in TCR32K is 0, the timer counter operates as a 24-bit counter. Torder 8-bits are TCNT32K3, which operates as a free-running up-counter that counts from H'3B. The higher-order 16-bits in TCNT32K1 and TCNT32K2 act as an up-counter that the number of times TCNT32K3=H'3B. Generation of the 32KOVI interrupt either for all with TCNT32K3=H'3B or when TCNT32K1 to TCNT32K3=H'FFFF3B can be selected setting of the CKS1 bit. This setting in combination with the setting of the CKS0 bit can to se the interrupt interval to 30s, 60s. approx. 22.7 days, or approx. 45.5 days

When the EXCKSN bit is 0, the CKS1 bit can be changed while the timer counter is oper because the TME bit is 1. This allows variation of the 32KOV1 interrupt interval while the counter is in operation. When the value of the CKS1 bit is from 0 to 1, the higher-order 1 counter (TCNT32K1, TCNT32K2) resumes counting after being initialized to H'00_00.

Rev. 2.00 Sep. 24, 2008 Page 850 of 1468

RENESAS




Figure 17.3 Operation of Changing the CKS1 bit when EXCKSN = 0

Rev. 2.00 Sep. 24, 2008 Page




Figure 17.4 Conflict between the CKS1 bit being Changed from 1 to 0 and the 32

Table 17.2 TM32K Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation	Mode Reset	Stand
32KOVI	TCNT32K interrupt	IRQ15F	Impossible	Possible	Impos
		DT32KIF	Impossible	Impossible	Possib

Software Standby Deep

17.5.2 **Note on Register Initialization**

TCR32K, TCNT32K1, TCNT32K2, and TCNT32K3 of the 32K timer are initialized in h standby mode or in the pin reset state. A reset from the watchdog timer or deep-softwarereset does not initialize these registers.

17.5.3 **Usage Notes on 32K Timer**

- The 32K timer does not operate when the OSC32STP bit is set to 1. Always set the OSC32STP bit to 0 when starting the 32K timer.
- When the OSC32STP bit has been changed from 1 to 0, allow enough time to ensure of the oscillation by the subclock oscillator.
- Before stopping the TM32K, clear the TME bit to 0 for one clock (30 µs) or longer by subclock.
- When switching between subclock and main clock operation, wait for 500 μs or more the timer counter is updated next time) before reading the timer counter.

Rev. 2.00 Sep. 24, 2008 Page 854 of 1468 REJ09B0412-0200

RENESAS

18.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
 - In watchdog timer mode
 If the counter overflows, the WDT outputs WDTOVF. It is possible to select wh not the entire LSI is reset at the same time.
 - In interval timer mode
 If the counter overflows, the WDT generates an interval timer interrupt (WOVI).

Rev. 2.00 Sep. 24, 2008 Page




Figure 18.1 Block Diagram of WDT

18.2 Input/Output Pin

Table 18.1 shows the WDT pin configuration.

Table 18.1 Pin Configuration

Name	Symbol	I/O	Function
Watchdog timer overflow*	WDTOVF	Output	Outputs a counter overflow signal in watchdog timer mode

Note: * In boundary scan valid mode, counter overflow signal output cannot be used.

Rev. 2.00 Sep. 24, 2008 Page 856 of 1468



18.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TN TCSR is cleared to 0. For

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

18.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

Bit	7	6	5	4	3	2	1	
Bit Name	OVF	WT/IT	TME	_	_	CKS2	CKS1	
Initial Value	0	0	0	1	1	0	0	
R/W	R/(W)*	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Sep. 24, 2008 Page

008 Page! REJ09

				When TCNT overflows, an interval timer inter (WOVI) is requested.
				1: Watchdog timer mode When TCNT overflows, the $\overline{\text{WDTOVF}}$ signal i
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. Whit is cleared, TCNT stops counting and is initialition.
4, 3	_	All 1	R	Reserved
				These are read-only bits and cannot be modified

0

0

0

0

R/W

R/W

R/W

R/W

Only 0 can be written to this bit, to clear the flag.

WT/IT

CKS2

CKS1

CKS₀

6

2

1

0

Note:

101: Clock Pφ/8192 (cycle: 104.9 ms) 110: Clock P₀/32768 (cycle: 419.4 ms) 111: Clock Po/131072 (cycle: 1.68 s)

Cleared by reading TCSR when OVF = 1, then v

(When the CPU is used to clear this flag while th corresponding interrupt is enabled, be sure to re

Selects whether the WDT is used as a watchdoo

Select the clock source to be input to TCNT. The cycle for Po = 20 MHz is indicated in parenthese

to OVF

flag after writing 0 to it.)

0: Interval timer mode

Clock Select 2 to 0

000: Clock Pφ/2 (cycle: 25.6 μs) 001: Clock Pφ/64 (cycle: 819.2 μs) 010: Clock P₀/128 (cycle: 1.6 ms) 011: Clock Po/512 (cycle: 6.6 ms) 100: Clock Po/2048 (cycle: 26.2 ms)

Timer Mode Select

interval timer.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 858 of 1468

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdo mode. This bit cannot be set in interval timer monly 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to watchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then WOVF
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operati
				0: LSI is not reset even if TCNT overflows (The LSI is not reset, TCNT and TCSR in WDT at
				1: LSI is reset if TCNT overflows
5	_	0	R/W	Reserved
				Although this bit is readable/writable, reading for writing to this bit does not affect operation.
4 to 0	_	All 1	R	Reserved
				These are read-only bits and cannot be modified
Note:	* Only 0 ca	an be writte	en to this	bit, to clear the flag.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the WDTOVF signal. If a reset caused by a sig to the RES pin occurs at the same time as a reset caused by a WDT overflow, the RES pi has priority and the WOVF bit in RSTCSR is cleared to 0.

cycles of P\phi when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycle

The WDTOVF signal is output for 133 cycles of P ϕ when RSTE = 1 in RSTCSR, and for

When RSTE = 1, an internal reset signal is generated. Since the system clock control regi (SCKCR) is initialized, the multiplication ratio of P\(\phi\) becomes the initial value.

When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multip ratio of P\phi is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. I overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.




Figure 18.2 Operation in Watchdog Timer Mode



Rev. 2.00 Sep. 24, 2008 Page




Figure 18.3 Operation in Interval Timer Mode

18.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The must be cleared to 0 in the interrupt handling routine.

Table 18.2 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activatio
WOVI	TCNT overflow	OVF	Impossible



byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform of transfer as shown in figure 18.4. The transfer instruction writes the lower byte data to TCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte trainstruction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in figure 18.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in figure 18.4. In this case transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.




Figure 18.4 Writing to TCNT, TCSR, and RSTCSR






Figure 18.5 Conflict between TCNT Write and Increment

18.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could o the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) by values of bits CKS2 to CKS0 are changed.

18.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the operating, errors could occur in the incrementation. The watchdog timer must be stopped clearing the TME bit to 0) before switching the timer mode.

Rev. 2.00 Sep. 24, 2008 Page 864 of 1468 REJ09B0412-0200

RENESAS

If the \overline{WDTOVF} signal is input to the \overline{RES} pin, this LSI will not be initialized correctly. sure that the \overline{WDTOVF} signal is not input logically to the \overline{RES} pin. To reset the entire s means of the \overline{WDTOVF} signal, use a circuit like that shown in figure 18.6.




Figure 18.6 Circuit for System Reset by WDTOVF Signal (Example)

18.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

When the WDT operates in watchdog timer mode, a transition to software standby mode made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is se Instead, a transition to sleep mode is made.

To transit to software standby mode, the SLEEP instruction must be executed after halti WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode it through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.



Rev. 2.00 Sep. 24, 2008 Page

Rev. 2.00 Sep. 24, 2008 Page 866 of 1468



communication mode. SCI_5 enables transmitting and receiving IrDA communication v based on the IrDA Specifications version 1.0. This LSI incorporates the on-chip CRC (CRedundancy Check) computing unit that realizes high reliability of high-speed data transmitted transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that realizes high reliability of high-speed data transmitted in the computing unit that the

the CRC computing unit is not connected to SCI, operation is executed by writing data t

Figure 19.1 shows a block diagram of the SCI_0 to SCI_4. Figure 19.2 shows a block diagram of the SCI_5 and SCI_6.

19.1 Features

registers.

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected

 The external clock can be selected as a transfer clock source (except for the smart ca
- interface).
 Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Four interrupt sources

The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and receive-data-full interrupt sources can activate the

DMAC.

• Module stop state specifiable



REJ09

- 16-MHz operation: 115.196 kbps, 460.784 kbps, or 720 kbps can be selected
- 32-MHz operation: 720 kbps
- Average transfer rate generator (SCI_5, SCI_6)
 - 8-MHz operation: 460.784 kbps can be selected
 - 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected
 - 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected
 - 16 MHz operation: 115 106 khps 460 784 khps 720 khps or 02
 - 16-MHz operation: 115.196 kbps, 460.784 kbps, 720 kbps, or 921.569 kbps can be se 24-MHz operation: 115.132 kbps, 460.526 kbps, 720 kbps, or 921.053 kbps can be se 32-MHz operation: 720 kbps can be selected

Clocked Synchronous Mode (SCI_0, 1, 2, and 4):

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported

Rev. 2.00 Sep. 24, 2008 Page 868 of 1468

			115.19
Pφ = 24 MHz	_	_	921.05
			720 kb
			460.52
			115.13
$P\phi = 32 \text{ MHz}$	_	720 kbps	720 kb
Pφ = 32 MHz	_	720 kbps	720 kt
Pφ = 32 MHz		720 kbps	720 kt
Pφ = 32 MHz		720 kbps	720 kt

Pφ = 12 MHz

Pφ = 16 MHz

115.152 KDPS

720 kbps

460 784kbps

115.196 kbps

115.13

460.52

921.50

720 kl

460.78

REJ09




Figure 19.1 Block Diagram of SCI_0, 1, 2, and 4

REJ09B0412-0200




Figure 19.2 Block Diagram of SCI_5 and SCI_6

2	SCK2	I/O	Channel 2 clock input/output
	RxD2	Input	Channel 2 receive data input
	TxD2	Output	Channel 2 transmit data output
4	SCK4	I/O	Channel 4 clock input/output
	RxD4	Input	Channel 4 receive data input
	TxD4	Output	Channel 4 transmit data output
5	RxD5/IrRxD	Input	Channel 5 receive data input
	TxD5/IrTxD	Output	Channel 5 transmit data output
6	RxD6	Input	Channel 6 receive data input
	TxD6	Output	Channel 6 transmit data output
Note: *	Pin names SCk channel designa	, ,	are used in the text for all channels, omitting th

1/0

Input

Output

SUNI

RxD1

TxD1

Rev. 2.00 Sep. 24, 2008 Page 872 of 1468 REJ09B0412-0200

RENESAS

Channel i clock inpul/output Channel 1 receive data input

Channel 1 transmit data output

- Receive data register_0 (RDR_0)
 - Transmit data register_0 (TDR_0)
 - Serial mode register_0 (SMR_0)

 - Serial control register_0 (SCR_0)
 - Serial status register_0 (SSR_0) • Smart card mode register_0 (SCMR_0)

 - Bit rate register_0 (BRR_0)

Channel 1:

- Receive shift register_1 (RSR_1)
 - Transmit shift register_1 (TSR_1)
- Receive data register_1 (RDR_1)
- Transmit data register_1 (TDR_1)
- Serial mode register_1 (SMR_1)
- Serial control register_1 (SCR_1) • Serial status register_1 (SSR_1)
- Smart card mode register_1 (SCMR_1)
 - Bit rate register_1 (BRR_1)

REJ09

• Serial extended mode register_2 (SEMR_2)

Channel 4:

- Receive shift register 4 (RSR 4)
- Transmit shift register_4 (TSR_4)
- Receive data register_4 (RDR_4)
- Transmit data register_4 (TDR_4)
- Serial mode register_4 (SMR_4)
- Serial control register_4 (SCR_4)
- Serial status register 4 (SSR 4)
- Smart card mode register 4 (SCMR 4)
- Bit rate register_4 (BRR_4)

Channel 5:

- Receive shift register_5 (RSR_5)
- Transmit shift register_5 (TSR_5)
- Receive data register_5 (RDR_5)
- Transmit data register_5 (TDR_5)
- Serial mode register_5 (SMR_5)
- Serial control register_5 (SCR_5)
- Serial status register_5 (SSR_5)
- Smart card mode register_5 (SCMR_5)
- Bit rate register_5 (BRR_5)
- Serial extended mode register_5 (SEMR_5)
- IrDA control register_5 (IrCR)

Rev. 2.00 Sep. 24, 2008 Page 874 of 1468

REJ09B0412-0200



- bit rate register_0 (bkk_0)
 - Serial extended mode register_6 (SEMR_6)

19.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and countries into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

19.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of data, it transfers the received serial data from RSR to RDR where it is stored. This allow receive the next data. Since RSR and RDR function as a double buffer in this way, continued to operations can be performed. After confirming that the RDRF bit in SSR is set to RDR only once. RDR cannot be written to by the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

19.3.4 **Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the S automatically transfers transmit data from TDR to TSR, and then sends the data to the Tx TSR cannot be directly accessed by the CPU.

19.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator cloc Some bits in SMR have different functions in normal mode and smart card interface mod

When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	C/A	CHR	PE	O/E	STOP	MP	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	GM	BLK	PE	O/Ē	BCP1	BCP0	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 876 of 1468

REJ09B0412-0200



				bits is used.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode
				When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is c reception. For a multiprocessor format, parity b and checking are not performed regardless of t setting.
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (valid only in asynchronous mo

R/W

enabled. The PE bit and O/E bit settings are in multiprocessor mode.

0

2

MP

0: 1 stop bit 1: 2 stop bits

transmit frame.

Rev. 2.00 Sep. 24, 2008 Page

the MSB (bit /) in TDR is not transmitted in

In clocked synchronous mode, a fixed data leng

Selects the stop bit length in transmission.

In reception, only the first stop bit is checked. If second stop bit is 0, it is treated as the start bit

Multiprocessor Mode (valid only in asynchronous When this bit is set to 1, the multiprocessor fun

transmission.

n is the decimal display of the value of n in BRR section 19.3.9, Bit Rate Register (BRR)).

baud rate, see section 19.3.9, Bit Hate Register

Note: * Available in SCI_0, 1, 2, and 4 only. Setting is prohibited in SCI_5 and SCI_6.

Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

Initial

Bit	Bit Name	Value	R/W	Description
7	GM	0	R/W	GSM Mode
				Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is appended. For details, see sections 19.7.6, Data Transmission (Except in Block Transfer Mode) a 19.7.8, Clock Output Control (Only SCI_0, 1, 2, a
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode of For details, see section 19.7.3, Block Transfer M
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is che reception. Set this bit to 1 in smart card interface
4	O/Ē	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode) 0: Selects even parity



1: Selects odd parity

Transfer Mode).

For details on the usage of this bit in smart card mode, see section 19.7.2, Data Format (Except

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 878 of 1468

			19.3.9, Bit Rate Register (BRR).
CKS1	0	R/W	Clock Select 1, 0
CKS0	0	R/W	These bits select the clock source for the baud generator.
			00: Pφ clock (n = 0)
			01: Pφ/4 clock (n = 1)
			10: Pφ/16 clock (n = 2)
			11: Pφ/64 clock (n = 3)
			For the relation between the settings of these b

0

Note: etu (Elementary Time Unit): 1-bit transfer time

baud rate, see section 19.3.9, Bit Rate Registe is the decimal display of the value of n in BRR section 19.3.9, Bit Rate Register (BRR)).

Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SC

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request i enabled.
				A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER

then clearing the flag to 0, or by clearing the RIE

				condition, serial reception is started by detectin bit in asynchronous mode or the synchronous of in clocked synchronous mode. Note that SMR s set prior to setting the RE bit to 1 in order to de the reception format.
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affethe previous value is retained.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor bit is automatically cleared and normal reception resumed. For details, see section 19.5, Multiprocessor communication Function.
				When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performe receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically 0, and RXI and ERI interrupt requests (in the care

Rev. 2.00 Sep. 24, 2008 Page

the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

When this bit is set to 1, reception is enabled. U

00: On-chip baud rate generator

The COV size from the second 1/O second

The SCK pin functions as I/O port.

01: On-chip baud rate generator

The clock with the same frequency as the bi output from the SCK pin.

1X: External clock

The clock with a frequency 16 times the bit r should be input from the SCK pin.

- Clocked synchronous mode
- 0X: Internal clock

The SCK pin functions as the clock output p

1X: External clock

The SCK pin functions as the clock input pin

1X: External clock or average transfer rate gene
When an external clock is used, the clock verified frequency 16 times the bit rate should be in the SCK pin.
When an average transfer rate generator is
 Clocked synchronous mode
0X: Internal clock
The SCK pin functions as the clock output
1X: External clock

1	CKE1	0	R/W	Clock Enable 1, 0 (for SCI_5 and SCI_6)
0	CKE0	0	R/W	These bits select the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				1X: TMR clock input or average transfer rate g
				When an average transfer rate generator i

Clocked synchronous mode

When TMR clock input is used.

The SCK pin functions as the clock input pi

Not available

[Legend] X: Don't care

				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled this condition, serial transmission is started by w transmit data to TDR, and clearing the TDRE flato 0. Note that SMR should be set prior to setting bit to 1 in order to designate the transmission for
				If transmission is halted by clearing this bit to 0, 1 TDRE flag in SSR is fixed 1.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled. Un condition, serial reception is started by detecting bit in asynchronous mode or the synchronous claim clocked synchronous mode. Note that SMR st

2 TEIE 0 R/W Transmit End Interrupt Enable
Write 0 to this bit in smart card interface mode.

Rev. 2.00 Sep. 24, 2008 Page 884 of 1468

0

3

MPIE

REJ09B0412-0200

RENESAS

the reception format.

the previous value is retained.

set prior to setting the RE bit to 1 in order to des

Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affect

Multiprocessor Interrupt Enable (valid only when

Write 0 to this bit in smart card interface mode.

bit in SMR is 1 in asynchronous mode)

R/W

7. 110301VCu

When GM in SMR = 1

00: Output fixed low

01: Clock output

10: Output fixed high

11: Clock output

Note: * No SCK pins exist in SCI_5 and SCI_6.

19.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different fun normal mode and smart card interface mode.

• When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	FER	PER	TEND	MPB	Π
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	

Note: * Only 0 can be written, to clear the flag.

REJ09

		- //	
TDRE	1	R/(W)*	Transmit Data Register Empty
			Indicates whether TDR contains transmit data.
			[Setting conditions]
			When the TE bit in SCR is 0
			When data is transferred from TDR to TSR
			[Clearing conditions]
			When 0 is written to TDRE after reading TDF
			(When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
			When a TXI interrupt request is issued allowing
			DMAC or DTC to write data to TDR

Description

R/W

Value

Bit

7

Bit Name



				 When an RXI interrupt request is issued allowed and or DTC to read data from RDR The RDRF flag is not affected and retains its provalue when the RE bit in SCR is cleared to 0.
				Note that when the next serial reception is com while the RDRF flag is being set to 1, an overru occurs and the received data is lost.
5	ORER	0	R/(W)*	Overrun Error
				Indicates that an overrun error has occurred du reception and the reception ends abnormally.
				[Setting condition]

When 0 is written to ORER after reading Of
 (When the CPU is used to clear this flag by
 while the corresponding interrupt is enabled
 to read the flag after writing 0 to it.)

Even when the RE bit in SCR is cleared, the

RDRF = 1

[Clearing condition]

Rev. 2.00 Sep. 24, 2008 Page

flag is not affected and retains its previous

while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

When the next serial reception is completed

In RDR, receive data prior to an overrun erroccurrence is retained, but data received af overrun error occurrence is lost. When the cis set to 1, subsequent serial reception can performed. Note that, in clocked synchrono serial transmission also cannot continue.

is transferred to RDR, however, the RDRF fla set. In addition, when the FER flag is being s the subsequent serial reception cannot be pe In clocked synchronous mode, serial transmi also cannot continue.

[Clearing condition]

(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.) Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.

• When 0 is written to FER after reading FER :

Rev. 2.00 Sep. 24, 2008 Page 888 of 1468

RENESAS

				subsequent serial reception cannot be perfo clocked synchronous mode, serial transmis cannot continue.
				[Clearing condition]
				When 0 is written to PER after reading PER
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the is not affected and retains its previous value
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				• When TDRE = 1 at transmission of the last transmit character
				[Clearing conditions]

is retained. **MPBT** 0 Multiprocessor Bit Transfer 0 R/W Sets the multiprocessor bit value to be added to transmit frame.

Only 0 can be written, to clear the flag.

R

0

1

Note:

MPB

Multiprocessor Bit



When 0 is written to TDRE after reading TD When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR

Stores the multiprocessor bit value in the receive When the RE bit in SCR is cleared to 0 its prev

				while the corresponding interrupt is enabled, to read the flag after writing 0 to it.) When a TXI interrupt request is issued allowing DMAC or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and rec
				is transferred from RSR to RDR
				[Clearing conditions]
				When 0 is written to RDRF after reading RDF
				(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				 When an RXI interrupt request is issued allow

When 0 is written to TDRE after reading TDF (When the CPU is used to clear this flag by v

DMAC or DTC to read data from RDR The RDRF flag is not affected and retains its pre value even when the RE bit in SCR is cleared to Note that when the next reception is completed RDRF flag is being set to 1, an overrun error occ

RENESAS

the received data is lost.

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 890 of 1468

	serial transmission also cannot continue.
C	Clearing condition]
•	When 0 is written to ORER after reading OF
	(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
	Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous

				yy
				Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous v
4	ERS	0	R/(W)*	Error Signal Status
				[Setting condition]

is sel to 1, subsequent senai reception can performed. Note that, in clocked synchrono

• When a low error signal is sampled

When 0 is written to ERS after reading ERS

[Clearing condition]

Subsequent senai reception cannot be penoi clocked synchronous mode, serial transmiss cannot continue.

• When 0 is written to PER after reading PER

to read the flag after writing 0 to it.)

(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled,

Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.

[Clearing condition]

RENESAS

	start
	When $GM = 0$ and $BLK = 1$, 1.5 etu after tra start
	When $GM = 1$ and $BLK = 0$, 1.0 etu after tra start
	When GM = 1 and BLK = 1, 1.0 etu after tra
[C	learing conditions]
•	When 0 is written to TEND after reading TE
•	When a TXI interrupt request is issued allow
	DMAC or DTC to write the next data to TDF

				DMAC or DTC to write the next data to TDF
1	MPB	0	R	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode.

			v	VIILE	9 0

Note: * Only 0 can be written, to clear the flag.

When GM = 0 and BLK = 0, 2.5 etu after tra

				These bits are always read as 1.
3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: Transfer with LSB-first
				1: Transfer with MSB-first
				This bit is valid only when the 8-bit data format transmission/reception; when the 7-bit data formused, data is always transmitted/received with
2	SINV	0	R/W	Smart Card Data Invert
				Inverts the transmit/receive data logic level. Thi not affect the logic level of the parity bit. To invergerity bit, invert the O/E bit in SMR.
				 TDR contents are transmitted as they are. Redata is stored as it is in RDR.
				TDR contents are inverted before being trans Receive data is stored in inverted form in RD
1		1		Reserved
				This bit is always read as 1.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				When this bit is set to 1, smart card interface m selected.
				0: Normal asynchronous or clocked synchrono
				1: Smart card interface mode
-				
	2.00 Sep. 24, 2	2008 Page	∍ 894 of 1468	RENESAS
REJ09	9B0412-0200			I/CINC3/72

R/W Description

Reserved

Bit Bit Name

7 to 4

value

All 1

2-0200 **LEINES**

mode		$64 \times 2^{2n-1} \times B$	$B \times 64 \times 2^{2n-1} \times (N+1)$
	1	$N = \frac{P\phi \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^6}{B \times 32 \times 2^{2n-1} \times (N+1)}$
Clocked synchronous	s mode	$N = \frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface	mode	$N = \frac{P\phi \times 10^6}{S \times 2^{2n+1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)}$
[Legend] B: Bit rate (bit	/s)		

 $P\phi \times 10^6$

Asynchronous

N: BRR setting for baud rate generator ($0 \le N \le 255$)

Ρφ: Operating frequency (MHz)

0

n and S: Determined by the SMR settings shown in the following table.

5	SMR Setting		SMR Setting			
CKS1	CKS0	n	BCP1	ВСР0		
0	0	0	0	0		
0	1	1	0	1		
1	0	2	1	0		
1	1	3	1	1		

REJ09

 $P\phi\times10^6$

Error (%) = $\{ -1 \}$

Table 19.4 Examples of box Settings for various bit Rates (Asynchronous Wode)

Operating Frequency Pφ (MHz)

		8			9.83	04		10			12
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11

0

7

0.00

0

7

1.73

9

0

Rev. 2.00 Sep. 24, 2008 Page 896 of 1468 REJ09B0412-0200

38400

RENESAS

31250	0	11	2.40) 0	13	0.00	0	14	-1.70	0	15
38400	0	9	0.00) —			0	11	0.00	0	12
Note:	In SC	CI_2, 5,	, and 6, tl	nis is an	examp	ole when	the AE	BCS bit	in SEMR_	2, 5	, and 6 is
	Whe	n the A	BCS bit i	s set to	1, the l	bit rate is	two tii	mes.			

0.16

-0.93

-0.93

0.00

0.00

0.00

0.00

0.00

0.00

Table 19.4 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode

Operating Frequency Po (MHz)

	- p										
		17.2	032		18	3		19.66	808		2
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64
300	2	111	0.00	2	116	0.16	2	127	0.00	2	129

0.16

0.16

0.16

0.16

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

9600	0	55	0.00	0	58	-0.69	0
19200	0	27	0.00	0	28	1.02	0
31250	0	16	1.20	0	17	0.00	0
38400	0	13	0.00	0	14	-2.34	0

0.00

0.00

0.00

0.00

Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

Bit Rate (bit/s)	n	N	
250000	0	0	
307200	0	0	
312500	0	0	
375000	0	0	
384000	0	0	
437500	0	0	
460800	0	0	
500000	0	0	
500000	U	U	_
	(bit/s) 250000 307200 312500 375000 384000 437500 460800	(bit/s) n 250000 0 307200 0 312500 0 375000 0 384000 0 437500 0 460800 0	(bit/s) n N 250000 0 0 307200 0 0 312500 0 0 375000 0 0 384000 0 0 437500 0 0 460800 0 0

Rev. 2.00 Sep. 24, 2008 Page 898 of 1468

REJ09B0412-0200

2400

Maximum

-0.15

0.47

-0.76

0.00

1.73

When the ABCS bit is set to 1, the bit rate is two times.

RENESAS

-0.55

0.16

-0.35

-0.35

1.73

Pφ (MHz)

17.2032

19.6608

Note: In SCI_2, 5, and 6, this is an example when the ABCS bit in SEMR_2, 5, and 6 is

Table 19.5 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mod

0.05

-0.07

0.39

-0.54

-0.54

Maximum **Bit Rate**

(bit/s)











14.745	56 3.6864	230400	33	8.2500	5156
16	4.0000	250000	35	8.7500	5468
Note:	In SCI 2, this is an e	example when the A	ABCS bit in SE	MR 2 is 0.	

When the ABCS bit is set to 1, the bit rate is two times.

REJ09

2.5M		0	0*1	0	1	_	_
5M				0	0*1	_	_
[Leger	ıd]						
Space	: Setting pro	hibited.					
—:	Can be set	, but ther	e will be	error.			
Notes:	1. Continu	ious trans	smission	or reception	is not	poss	ible.
	2. No cloc	ked sync	hronous	mode exists	in SC	I_5 a	nd S
Table	10 8 Mavi	mum Ri	t Rate wi	ith External	Cloc	k Inr	aut (1
Table	17.0 Maxi	illulli Di	i Kate wi	iui Externai	Cloc	K III	Jut (
	Exter	nal Input	Maxin	num Bit			Ex

2.3333

Pø (MHz)

ЭK

10k

25k

50k

100k

250k

500k

1M

249 2

//

155 1

124 0

102 2

164 (

and SCI_6. Input (Clocked Synchronous N

Rate (bit/s)

1333333.3

1666666.7

2000000.0

2333333.3

2666666.7

3000000.0

2.6667

Clock (MHz)

External Input Maximui Pφ (MHz) Clock (MHz) Rate (bit 3.3333 4.1667

No clocked synchronous mode exists in SCI_5 and SCI_6.

RENESAS

5.0000 5.5000 5.8336

3.0000 Note

REJ09B0412-0200

1.3333 1.6667 2.0000

Rev. 2.00 Sep. 24, 2008 Page 900 of 1468

	25.00			30.00			33.00			35	
Bit Rate (bit/sec)	n N	l Error (°	%) n	N	Error (%)	n	N	Error (%)	n	N	
9600	0 3	12.49	0	3	5.01	0	4	7.59	0	4	
Pφ (MHz)	Mode	S = 372	n	N N	h Operating Pø (I	MHz)	Max	imum Bit	n	mei	
7.1424	9600		0	0	18.0	0	241	94	0		
10.00			-								
10.00	13441	(0	0	20.0	0	268	82	0		

0

0

0

16.00

12.01

Error (%) n

0

Operating Frequency Pφ (MHz)

Ν

0 1

18.00

Error

15.99

(%)

Ν

2

20

Ν

2

n

0

0

0

0

REJ09

14.2848

0.00

Error (%) n

0

0

0

N

n

0 1

Bit Rate

(bit/sec)

9600

13.00

16.00

14.2848

17473

19200

21505

30.00

33.00

35.00

40323

44355

47043

Bit	Bit Name	Value	R/W	Description
7 to 4	_	Undefined	R	Reserved
				These bits are always read as undefined and o modified.
3	ABCS	0	R/W	Asynchronous Mode Base clock Select (valid of asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times the rate
				1: The base clock has a frequency 8 times the rate

Initial

Rev. 2.00 Sep. 24, 2008 Page 902 of 1468

base clock with a frequency 16 times the rate) 010: 460.606 kbps of average transfer rate sp $P\phi = 10.667 \text{ MHz}$ is selected (operated to base clock with a frequency 8 times the rate)

- 011: 720 kbps of average transfer rate specif 32 MHz is selected (operated using the with a frequency 16 times the transfer ra
- 100: Setting prohibited
- 101: 115.196 kbps of average transfer rate sp Pφ = 16 MHz is selected (operated using clock with a frequency 16 times the trans
 - 110: 460.784 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using
 - clock with a frequency 16 times the trans 111: 720 kbps of average transfer rate specif 16 MHz is selected (operated using the with a frequency 8 times the transfer rate

The average transfer rate only supports opera frequencies of 10.667 MHz, 16 MHz, and 32

Bit	Bit Name	Initial Value	R/W	Description	
7 to 5	_	Undefined	R	Reserved	
				These bits are always read as undefined and c modified.	
4	ABCS	0	R/W	Asynchronous Mode Base Clock Select (valiasynchronous mode)	
				Selects the base clock for a 1-bit period.	
				0: The base clock has a frequency 16 times the rate	
				1: The base clock has a frequency 8 times the rate	
3	ACS3	0	R/W	Asynchronous Mode Clock Source Select	
2	ACS2	0	R/W	These bits select the clock source for the average	
1	ACS1	0	R/W	transfer rate function in the asynchronous mod	
0	ACS0	0	R/W	the average transfer rate function is enabled, the clock is automatically specified regardless of the bit value. The average transfer rate only correst MHz, 10.667MHz, 12MHz, 16MHz, 24MHz, a 32MHz. No other clock is available. Setting of ACSO must be done in the asynchronous mode.	

ADUS

0

R/W

AUSS

0

R/W

0

R/W

 C/\overline{A} bit in SMR = 0) and the external clock inpu (the CKE bit I SCR = 1). The setting examples

(Each number in the four-digit number below corresponds to the value in the bits ACS3 to A

figures 19.3 and 19.4.

left to right respectively.)

AUST

0

R/W

Rev. 2.00 Sep. 24, 2008 Page 904 of 1468

Undefined

Initial Value R/W

Undefined

R

Undefined

R

average transfer rate specific to Po = 8M selected (operated using the base clock frequency 8 times the transfer rate)

0100: TMR clock input This setting allows the TMR compare ma to be used as the base clock. The table

SCI Channel	TMR Unit	Compare M Output
SCI_5	Unit 2	TMO4, TMC
SCI_6	Unit 3	TMO6, TMC

shows the correspondence between the channels and the compare match output

- 0101: 115.196 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using
- clock with a frequency 16 times the trans
- 0110: 460.784 kbps of average transfer rate sp $P\phi = 16 \text{ MHz}$ is selected (operated using
- clock with a frequency 16 times the trans 0111: 720 kbps of average transfer rate specif 16 MHz is selected (operated using the with a frequency 8 times the transfer rate

- $P\phi = 24$ or MHz or 460.526 kbps of avera transfer rate specific to $P\phi = 12MHz$ is se (operated using the base clock with a free times the transfer rate) 1100: 720 kbps of average transfer rate specific 32 MHz is selected (operated using the ba
 - with a frequency 16 times the transfer rate 1101: Reserved (setting prohibited)
 - 111x: Reserved (setting prohibited)

1011: 921.053 kbps of average transfer rate spe





Figure 19.3 Examples of Base Clock when Average Transfer Rate Is Selecte

RENESAS



Sep. 24, 2008 Page 908 of 1468 RENESAS

Rev. 2.00




Figure 19.3 Examples of Base Clock when Average Transfer Rate Is Selecte



Rev. 2.00 Sep. 24, 2008 Page




Figure 19.4 Example of Average Transfer Rate Setting when TMR Clock Is In

				 TxD5/IrTxD and RxD5/IrRxD pins are oper IrTxD and IrRxD.
6	IrCK2	0	R/W	IrDA Clock Select 2 to 0
5	IrCK1	0	R/W	Sets the pulse width of high state at encoding
4	IrCK0	0	R/W	output pulse when the IrDA function is enable
				000: Pulse-width = $B \times 3/16$ (Bit rate $\times 3/16$)
				001: Pulse-width = Pφ/2
				010: Pulse-width = Pφ/4
				011: Pulse-width = Pφ/8
				100: Pulse-width = Pφ/16
				101: Pulse-width = Pφ/32
				110: Pulse-width = Pφ/64
				111: Pulse-width = Pφ/128
3	IrTxINV	0	R/W	IrTx Data Invert
				This bit specifies the inversion of the logic le output. When inversion is done, the pulse wi state specified by the bits 6 to 4 becomes the width in low state.
				0: Outputs the transmission data as it is as Ir
				Outputs the inverted transmission data as output

BIT

7

Bit Name

IrE

value

0

K/W

R/W

Description

IrDA Enable*

TxD5 and RxD5.

Sets the SCI_5 I/O to normal SCI or IrDA. 0: TxD5/IrTxD and RxD5/IrRxD pins operate



0.

Note: * The IrDA function should be used when the ABCS bit in SEMR_5 is set to 0 ar ACS3 to ACS0 bits in SEMR_5 are set to B'0000.

19.4 Operation in Asynchronous Mode

of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark s (high level). The SCI monitors the communication line, and when it goes to the space sta level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitt receiver are independent units, enabling full-duplex communication. Both the transmitter receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.

Figure 19.5 shows the general format for asynchronous serial communication. One frame




Figure 19.5 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 2.00 Sep. 24, 2008 Page 912 of 1468

REJ09B0412-0200

RENESAS

0	0	1	S 8-bit data ST	OPST
4	0	0		
1	0	U	S 8-bit data	P ST
1	0	1	S 8-bit data	P ST
0	0	0	S 7-bit data STOP	
0	0	1	S 7-bit data STOP ST	ГОР
1	0	0	S 7-bit data P ST	ГОР
1	0	1	S 7-bit data P ST	OPST
_	1	0	S 8-bit data M	PB ST
_	1	1	S 8-bit data M	PB ST
_	1	0	S 7-bit data MPB ST	ГОР
	1	1	S 7-bit data MPB ST	OPST
	1 1 0 0 0 1	1 0 1 0 0 0 0 0 0 1 0 0 1 0 1 0 1 0 1 1 0 1	1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 0 0 1 0 1 - 1 0 - 1 1 - 1 0	1 0 0 S 8-bit data 1 0 1 STOP 0 0 0 STOP 0 0 1 STOP 1 0 0 STOP 2 0 0 STOP 3 0 0 STOP 4 0 0 STOP 5 0

[Legend] Start bit

0

0

0

0

S

STOP: Stop bit Parity bit P:

MPB: Multiprocessor bit

Rev. 2.00 Sep. 24, 2008 Page

STOP

REJ09

8-bit data

N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100$$
 [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 19.6 Receive Data Sampling Timing in Asynchronous Mode

Note: * This is an example when the ABCS bit in SEMR_2, 5, and 6 is 0. When the A is 1, a frequency of 8 times the bit rate is used as a base clock and receive data sampled at the rising edge of the 4th pulse of the base clock.

Rev. 2.00 Sep. 24, 2008 Page 914 of 1468

REJ09B0412-0200

RENESAS

When the SCI is operated on an internal clock, the clock can be output from the SCK pi frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 19.7.




Figure 19.7 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)




Figure 19.8 Sample SCI Initialization Flowchart

- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity b multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the sto
- sent, and then serial transmission of the next frame is started.6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a
- interrupt request is generated.

Figure 19.10 shows a sample flowchart for transmission in asynchronous mode.




Figure 19.9 Example of Operation for Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 19.10 Example of Serial Transmission Flowchart

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transfer

- RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is general
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrequest is generated.
 - 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception can enabled.




Figure 19.11 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

0	0	1	0	Transferred to RDR	Framing error		
0	0	0	1	Transferred to RDR	Parity error		
1	1	1	0	Lost	Overrun error + framing		
1	1	0	1	Lost	Overrun error + parity e		
0	0	1	1	Transferred to RDR	Framing error + parity e		
1	1	1	1	Lost	Overrun error + framing parity error		
Note:	Note: * The RDRF flag retains the state it had before data reception.						

Rev. 2.00 Sep. 24, 2008 Page 920 of 1468 REJ09B0412-0200

RENESAS




Figure 19.12 Sample Serial Reception Flowchart (1)




Figure 19.12 Sample Serial Reception Flowchart (2)

transmitting station first sends data which includes the ID code of the receiving station a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor b to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own station whose ID matches then receives the data sent next. Stations whose ID does not n continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is se transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If t in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

[Legend]

MPB: Multiprocessor bit

Figure 19.13 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev. 2.00 Sep. 24, 2008 Page 924 of 1468

REJ09B0412-0200






Figure 19.14 Sample Multiprocessor Serial Transmission Flowchart




Figure 19.15 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 2.00 Sep. 24, 2008 Page 926 of 1468 REJ09B0412-0200






Figure 19.16 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 19.16 Sample Multiprocessor Serial Reception Flowchart (2)

REJ09B0412-0200



transmission or the previous receive data can be read during reception, enabling continutransfer. (Setting is prohibited in SCI_5 and SCI_6.)




Figure 19.17 Data Format in Clocked Synchronous Communication (LSB-F

19.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of t and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronizat is output from the SCK pin. Eight synchronization clock pulses are output in the transfe character, and when no transfer is performed the clock is fixed high. Note that in the cas reception only, the synchronization clock is output until an overrun error occurs or until is cleared to 0. (Setting is prohibited in SCI_5 and SCI_6.)

Rev. 2.00 Sep. 24, 2008 Page




Figure 19.18 Sample SCI Initialization Flowchart

- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock o mode has been specified and synchronized with the input clock when use of an exter has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.

serial transmission of the next frame is started.

- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to T
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retain output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interre is generated. The SCK pin is fixed high.

Figure 19.20 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) Make sure to clear the receive error flags to 0 before starting transmission. Note that cle RE bit to 0 does not clear the receive error flags.

1 frame

Figure 19.19 Example of Operation for Transmission in Clocked Synchronous




Figure 19.20 Sample Serial Transmission Flowchart

Rev. 2.00 Sep. 24, 2008 Page 932 of 1468 REJ09B0412-0200



3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i

transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 19.21 Example of Operation for Reception in Clocked Synchronous M

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 19.22 shows a sample for serial data reception.




Figure 19.22 Sample Serial Reception Flowchart

Simultaneous Serial Data Transmission and Reception (Clocked Synchron

Mode) (SCI_0, 1, 2, and 4 only)

Figure 19.23 shows a sample flowchart for simultaneous serial transmit and receive opera. After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit receive mode, after checking that the SCI has finished transmission and the TDRE and T flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to a single instruction. To switch from receive mode to simultaneous transmit and receive m after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneous both the TE and RE bits to 1 with a single instruction.

Rev. 2.00 Sep. 24, 2008 Page 934 of 1468 REJ09B0412-0200

19.6.5







Figure 19.23 Sample Flowchart of Simultaneous Serial Transmission and Rec



ORER flag in SSR, and after

the ORER flag is set to 1.

Read SSR and check that the RDRF flag is set to 1, then read th

identified by an RXI interrupt.

continuation procedure: To continue serial transmission/

receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be

reception, before the MSB (bit 7) of

the current frame is received, finis reading the RDRF flag, reading RDR, and clearing the RDRF flag

0. Also, before the MSB (bit 7) of

the current frame is transmitted, read 1 from the TDRE flag to

confirm that writing is possible. Then write data to TDR and clear

However, the TDRE flag is checked and cleared automatically when th DMAC or DTC is initiated by a

transmit data empty interrupt (TXI) request and writes data to TDR.

Similarly, the RDRF flag is cleared automatically when the DMAC or

DTC is initiated by a receive data

full interrupt (RXI) and reads data

the TDRE flag to 0.

from RDR.

read:

performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed and TE bits to 1 with the smart card not connected enables closed transmission/reception self diagnosis. To supply the smart card with the clock pulses generated by the SCI, input pin output to the CLK pin of the smart card. A reset signal can be supplied via the output this LSI. (In SCI_5 and SCI-6, the clock generated in SCI cannot be provided to smart card.




Figure 19.24 Pin Connection for Smart Card Interface

after at least 2 etu.




Figure 19.25 Data Formats in Normal Smart Card Interface Mode

For communication with the smart cards of the direct convention and inverse convention follow the procedure below.




Figure 19.26 Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

and data is transferred with MSB-first as the start character, as shown in figure 19.27. Th data in the start character in the figure is H'3F. When using the inverse convention type, which the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even particle which is prescribed by the smart card standard, and corresponds to state Z. Since the SNI this LSI only inverts data bits D7 to D0, write 1 to the O/E bit in SMR to invert the parity both transmission and reception.

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respec

19.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following

Even if a parity error is detected during reception, no error signal is output. Since the

- in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag is set 11 after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in no smart card interface mode, the flag is always read as 0 because no error signal is trans

$$\label{eq:margin} \begin{array}{ll} M = \; \mid \; (0.5 - \frac{1}{2N}) - (L - 0.5) \; F - \frac{\mid D - 0.5 \mid}{N} \; (1 + F) \; \mid \; \times \; 100\% \\ \text{[Legend]} \\ \text{M: Reception margin (\%)} \\ \text{N: Ratio of bit rate to clock (N = 32, 64, 372, 256)} \\ \text{D: Duty cycle of clock (D = 0 to 1.0)} \end{array}$$

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception made determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$

F: Absolute value of clock frequency deviation

L: Frame length (L = 10)




Figure 19.28 Receive Data Sampling Timing in Smart Card Interface Mo (When Clock Frequency is 372 Times the Bit Rate)



Rev. 2.00 Sep. 24, 2008 Page

- 5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponds the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI placing the pins into high impedance state.
 - 6. Set the value corresponding to the bit rate in BRR. 7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPI

completion can be verified by reading the TEND flag.

TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-b

interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self d To switch from reception to transmission, first verify that reception has completed, then i the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Re completion can be verified by reading the RDRF, PER, or ORER flag. To switch from

the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission

transmission to reception, first verify that transmission has completed, then initialize the

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 940 of 1468

- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to
 - 4. In this case, one frame of data is determined to have been transmitted including re-tr

the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 19.31 shows a sample flowchart for transmission. All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus gener TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is speci

source of DTC or DMAC activation beforehand. The TDRE and TEND flags are autom cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the SCI automatic transmits the same data. During re-transmission, TEND remains as 0, thus not activating or DMAC. Therefore, the SCI and DTC or DMAC automatically transmit the specified bytes, including re-transmission in the case of error occurrence. However, the ERS flag

automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable th DMAC prior to making SCI settings. For DTC or DMAC settings, see section 12, Data

enable an ERI interrupt request to be generated at error occurrence.

Controller (DTC) and section 10, DMA Controller (DMAC).

Figure 19.29 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SN Figure 19.30 shows the TEND flag set timing.




Figure 19.30 TEND Flag Set Timing during Transmission

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 942 of 1468 REJ09B0412-0200




Figure 19.31 Sample Transmission Flowchart

Rev. 2.00 Sep. 24, 2008 Page

4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 19.33 shows a sample flowchart for reception. All the processing steps are automate performed using an RXI interrupt request to activate the DTC or DMAC. In reception, see RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activate the DTC or DMAC by an RXI request thus allowing transfer of receive data if the interrupt request is specified as a source of DTC or DMAC activation beforehand. The R is automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs during reception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt (

request is generated and the error flag must be cleared. If an error occurs, the DTC or DM not activated and receive data is skipped, therefore, the number of bytes of receive data spin the DTC or DMAC is transferred. Even if a parity error occurs and the PER bit is set to reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 19.4, Operation in Asynchronic




Figure 19.32 Data Re-Transfer Operation in SCI Reception Mode




Figure 19.33 Sample Reception Flowchart

19.7.8 Clock Output Control (Only SCI_0, 1, 2, and 4)

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in S to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 19.34 shows an example of clock output fixing timing when the CKE0 bit is conwith GM = 1 and CKE1 = 0.




Figure 19.34 Clock Output Fixing Timing

Rev. 2.0

Rev. 2.00 Sep. 24, 2008 Page

Set the CREO bit in SCR to 1 to start clock output.

- At mode switching
 - At transition from smart card interface mode to software standby mode
 - 1. Set the data register (DR) and data direction register (DDR) corresponding to
 - 4 only)Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultan

pin to the values for the output fixed state in software standby mode. (SCI_0,

- set the CKE1 bit to the value for the output fixed state in software standby mo 3. Write 0 to the CKE0 bit in SCR to stop the clock.
- 4. White 0 to the CKLO bit in SCK to stop the clock
- 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fix specified level with the duty cycle retained.
- 5. Make the transition to software standby mode.
- At transition from smart card interface mode to software standby mode
 - 1. Clear software standby mode.
 - Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.




Figure 19.35 Clock Stop and Restart Procedure

rate, the transfer rate must be modified through programming.

Figure 19.36 is the IrDA block diagram.




Figure 19.36 IrDA Block Diagram

Note: * The IrDA function should be used when the ABCS bit in SEMR_5 is set to 0 ACS3 to ACS0 bits in SEMR_5 are set to B'0000.

Rev. 2.00 Sep. 24, 2008 Page

2008 Page REJ09 range greater than 1.41 μ s.

For serial data of level 1, no pulses are output.




Figure 19.37 IrDA Transmission and Reception

(2) Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when is detected during one bit period. Note that a pulse shorter than the minimum pulse width μ s is also regarded as a 0 signal.

Rev. 2.00 Sep. 24, 2008 Page 948 of 1468 REJ09B0412-0200

10	100	100	100	100	100	
12	101	101	101	101	101	
12.288	101	101	101	101	101	
14	101	101	101	101	101	
14.7456	101	101	101	101	101	
16	101	101	101	101	101	
17.2032	101	101	101	101	101	
18	101	101	101	101	101	
19.6608	101	101	101	101	101	
20	101	101	101	101	101	
25	110	110	110	110	110	
30	110	110	110	110	110	
33	110	110	110	110	110	
35	110	110	110	110	110	

7.3728

9.8304

by the DTC or DMAC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt request the DTC or DMAC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DTC or DMAC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneo the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processin later.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, at the group of SCI_5 and SCI_6.

Table 19.14 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, or PER	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Table 19.16 shows the interrupt sources in smart card interface mode. A transmit end (T interrupt request cannot be used in this mode.

Note that the priority order for interrupts is different between the group of SCI_0 , 1, 2, a the group of SCI_5 and SCI_6 .

Table 19.16 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Table 19.17 SCI Interrupt Sources (SCI_5 and SCI_6)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
RXI	Receive data full	RDRF	Not possible	Possible
TXI	Transmit data empty	TDRE	Not possible	Possible
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible

error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable the DMAC prior to making SCI settings. For DTC or DMAC settings, see section 12, Data T Controller (DTC) and section 10, DMA Controller (DMAC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1 activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t request is specified as a source of DTC or DMAC activation beforehand. The RDRF flag automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the flag is not set but the error flag is set. Therefore, the DTC or DMAC is not activated and interrupt request is issued to the CPU instead; the error flag must be cleared.

Rev. 2.00 Sep. 24, 2008 Page 952 of 1468 REJ09B0412-0200

When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is see PER flag may also be set. Note that, since the SCI continues the receive operation even receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

19.10.3 Mark State and Break Detection

level are determined by DR and DDR. This can be used to set the TxD pin to mark state level) or send a break during serial data transmission. To maintain the communication li state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is c at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To ser during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0 TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission TxD pin becomes an I/O port, and 0 is output from the TxD pin.

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output

19.10.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE cleared to 0.

19.10.0 Restrictions on Using DTC of DIVIAC

- When the external clock source is used as a synchronization clock, update TDR by th
 or DTC and wait for at least five Pφ clock cycles before allowing the transmit clock to
 input. If the transmit clock is input within four clock cycles after TDR modification, t
 may malfunction (see figure 19.38).
- When using the DMAC or DTC to read RDR, be sure to set the receive end interrupt the DTC or DMAC activation source.




Figure 19.38 Sample Transmission using DTC in Clocked Synchronous Mo

• The DTC is not activated by the RXI or TXI request by SCI_5 or SCI6.

Rev. 2.00 Sep. 24, 2008 Page 954 of 1468 REJ09B0412-0200

Figure 19.39 shows a sample flowchart for transition to software standby mode during transmission. Figures 19.40 and 19.41 show the port pin states during transition to softw standby mode.

Before specifying the module stop state or making a transition to software standby mode transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission DTC.

Reception: Before specifying the module stop state or making a transition to software s mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of the power-down state, so bit to 1, and then start reception. To receive data in a different reception mode, initialize first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 19.42 shows a sample flowchart for mode transition during reception.




Figure 19.39 Sample Flowchart for Software Standby Mode Transition duri Transmission




Figure 19.40 Port Pin States during Software Standby Mode Transition (Internal Clock, Asynchronous Transmission)

Rev. 2.00 Sep. 24, 2008 Page 956 of 1468 REJ09B0412-0200

Figure 19.41 Port Pin States during Software Standby Mode Transition (Internal Clock, Clocked Synchronous Transmission) (Setting is Prohibited in SCI_5 and SCI_6)




Figure 19.42 Sample Flowchart for Software Standby Mode Transition during F

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 19.43 shows a block diagram of the CRC operation circuit.




Figure 19.43 Block Diagram of CRC Operation Circuit



generating polynomial.

6

5

3

2

Bit

Bit Name	DORCLR	_	_	_	_	LMS	G1	
Initial Value	0	0	0	0	0	0	0	
R/W	W	R	R	R	R	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Descriptio	n			
7	DORCLR	0	W	CRCDOR	Clear			
				Setting this	bit to 1 cle	ars CRCD	OR to H'00)0(
6 to 3	_	All 0	R	Reserved				
				The initial v	alue shoul	d not be ch	anged.	
2	LMS	0	R/W	CRC Opera	ation Switcl	h		
				Selects CR communica	_	neration fo	r LSB-first	or
				transmitt	s CRC ope lication. The ted when C led into two	e lower byt RCDOR co	e (bits 7 to ontents (Cl	Rd
				transmitt	s CRC ope lication. The ted when C led into two	e upper by RCDOR co	te (bits 15 ontents (Cl	RC

parts.

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are The result is obtained in CRCDOR.


Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

(3) CRC Data Output Register (CRCDOR)

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the C operation result is additionally written to the bytes to which CRC operation is to be perfo CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and CRCCR (G1 and G0 bits) are set to 0 and 1, respectively, the lower byte of this register of the result.

7	6	5	4	3	2	1	
0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	ļ
7	6	5	4	3	2	1	
							П
0	0	0	0	0	0	0	
	0 R/W 7	0 0 R/W R/W 7 6	0 0 0 0 R/W R/W 7 6 5	0 0 0 0 0 R/W R/W R/W 7 6 5 4	0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Rev. 2.00 Sep. 24, 2008 Page 960 of 1468 REJ09B0412-0200






Figure 19.45 MSB-First Data Transmission



Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 19.46 LSB-First Data Reception




Figure 19.47 MSB-First Data Reception




Figure 19.48 LSB-First and MSB-First Transmit Data

REJ09B0412-0200



- Transfer speed: Supports full-speed (12 Mbps)
- Endpoint configuration:

Endpoint			Maximum	FIFO Buffer	
Name	Abbreviation	Transfer Type	Packet Size	Capacity (Byte)	DMA Tı
Endpoint 0	EP0s	Setup	8	8	
	EP0i	Control-in	8	8	_
	EP0o	Control-out	8	8	_
Endpoint 1	EP1	Bulk-out	64	128	Possible
Endpoint 2	EP2	Bulk-in	64	128	Possible
Endpoint 3	EP3	Interrupt-in	8	8	_

- Interrupt requests: Generates various interrupt signals necessary for USB transmission/reception
- Power mode: Self power mode or bus power mode can be selected by the power mode (PWMD) in the control register (CTLR).



Figure 20.1 Block Diagram of USB

20.2 Input/Output Pins

Table 20.1 shows the USB pin configuration.

Table 20.1 Pin Configuration

Pin Name	I/O	Function
VBUS	Input	USB cable connection monitor pin
USD+	I/O	USB data I/O pin
USD-	I/O	USB data I/O pin
DrVcc	Input	Power supply pin for USB on-chip transceiver
DrVss	Input	Ground pin for USB on-chip transceiver

- Interrupt select register 2 (ISR2) Interrupt enable register 0 (IER0)

 - Interrupt enable register 1 (IER1)
 - Interrupt enable register 2 (IER2)
 - EP0i data register (EPDR0i)
 - EP0o data register (EPDR0o)
 - EP0s data register (EPDR0s)
 - EP1 data register (EPDR1)
 - EP2 data register (EPDR2)
 - EP3 data register (EPDR3)
 - EP0o receive data size register (EPSZ0o)
 - EP1 receive data size register (EPSZ1)
 - Trigger register (TRG)
 - Data status register (DASTS)
 - FIFO clear register (FCLR)
 - DMA transfer setting register (DMA)
 - Endpoint stall register (EPSTL)
 - Configuration value register (CVR)
 - Control register (CTLR)
 - Endpoint information register (EPIR)
 - Transceiver test register 0 (TRNTREG0)
 - Transceiver test register 1 (TRNTREG1)

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
				This bit is set to 1 when a bus reset signal is det the USB bus.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
6	EP1 FULL	0	R	EP1 FIFO Full
				This bit is set when endpoint 1 receives one pad data successfully from the host, and holds a val as long as there is valid data in the FIFO buffer.
				This is a status bit, and cannot be cleared.
5	EP2 TR	0	R/W	EP2 Transfer Request
				This bit is set if there is no valid transmit data in buffer when an IN token for endpoint 2 is receive the host. A NACK handshake is returned to the data is written to the FIFO buffer and packet transmission is enabled.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

R/W

R

R/W

R/W

R/W

Rev. 2.00 Sep. 24, 2008 Page 968 of 1468 REJ09B0412-0200

Initial Value

R/W

R



			while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
EP0o TS	0	R/W	EP0o Receive Complete
			This bit is set to 1 when endpoint 0 receives dathe host successfully, stores the data in the FIF and returns an ACK handshake to the host.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
EP0i TR	0	R/W	EP0i Transfer Request
			This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 0 is from the host. A NACK handshake is returned host until data is written to the FIFO buffer and

read the flag after writing 0 to it.)

0

R/W

0

EP0i TS

transmission is enabled.

EP0i Transmit Complete

read the flag after writing 0 to it.)

Rev. 2.00 Sep. 24, 2008 Page

(When the CPU is used to clear this flag by wri

(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b

This bit is set when data is transmitted to the h endpoint 0 and an ACK handshake is returned (When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b

Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write value
5	_	0	R	should always be 0.
4	_	0	R	
3	VBUS MN	0	R	This is a status bit which monitors the state of VBUS pin.
				This bit reflects the state of the VBUS pin and generates no interrupt request. This bit is alwa when the PULLUP_E bit in DMA is 0.
2	EP3 TR	0	R/W	EP3 Transfer Request
				This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 3 is received from the host. A NACK handshake is to the host until data is written to the FIFO buff packet transmission is enabled.
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
1	EP3 TS	0	R/W	EP3 Transmit Complete
				This bit is set when data is transmitted to the h endpoint 3 and an ACK handshake is returned
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
			-	·

20.3.3 Interrupt Flag Register 2 (IFR2)

IFR2, together with interrupt flag registers 0 and 1 (IFR0 and IFR1), indicates interrupt information required by the application. When an interrupt source is generated, the correbit is set to 1. And then this bit, in combination with interrupt enable register 2 (IER2), an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	SURSS	SURSF	CFDN	_	SETC	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R/W	R/W	R	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write vashould always be 0.
5	SURSS	0	R	Suspend/Resume Status
				This is a status bit that describes bus state.
				0: Normal state
				1: Suspended state
				This bit is a status bit and generates no interrrequest.

Rev. 2.00 Sep. 24, 2008 Page

			end). This module starts the USB operation aft endpoint information is completely set.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)
SETC	0	R/W	Set_Configuration Command Detection
			When the Set_Configuration command is determined bit is set to 1.
			(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
SETI	0	R/W	Set_Interface Command Detection
			When the Set_Interface command is detected,

is set to 1.

information register to the EPIR register ends (

(When the CPU is used to clear this flag by write while the corresponding interrupt is enabled, b

read the flag after writing 0 to it.)

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 972 of 1468

2

1

0

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
6	EP1 FULL	0	R/W	EP1 FIFO Full
5	EP2 TR	0	R/W	EP2 Transfer Request
4	EP2 EMPTY	0	R/W	EP2 FIFO Empty
3	SETUP TS	0	R/W	Setup Command Receive Complete
2	EP0o TS	0	R/W	EP0o Receive Complete
1	EP0i TR	0	R/W	EP0i Transfer Request
0	EP0i TS	0	R/W	EP0i Transmission Complete

R/W R/W

R/W

R/W

R/W

R/W

R/W

R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write value
5	_	0	R	should always be 0.
4	_	0	R	
3	_	0	R	
2	EP3 TR	1	R/W	EP3 Transfer Request
1	EP3 TS	1	R/W	EP3 Transmission Complete
0	VBUSF	1	R/W	USB Bus Connect

R/W

R/W

Rev. 2.00 Sep. 24, 2008 Page 974 of 1468 REJ09B0412-0200

R/W

R

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va
5	_	0	R	should always be 0.
4	SURSE	1	R/W	Suspend/Resume Detection
3	CFDN	1	R/W	End Point Information Load End
2	_	1	R	Reserved
				This bit is always read as 1. The write value s always be 1.
1	SETCE	1	R/W	Set_Configuration Command Detection
0	SETIE	1	R/W	Set_Interface Command Detection

R/W

R/W

R

R/W

R

R/W

R

Bit Name	Initial Value	R/W	Description
BRST	0	R/W	Bus Reset
EP1 FULL	0	R/W	EP1 FIFO Full
EP2 TR	0	R/W	EP2 Transfer Request
EP2 EMPTY	0	R/W	EP2 FIFO Empty
SETUP TS	0	R/W	Setup Command Receive Complete
EP0o TS	0	R/W	EP0o Receive Complete
EP0i TR	0	R/W	EP0i Transfer Request
EP0i TS	0	R/W	EP0i Transmission Complete
	BRST EP1 FULL EP2 TR EP2 EMPTY SETUP TS EP0o TS EP0i TR	Bit Name Value BRST 0 EP1 FULL 0 EP2 TR 0 EP2 EMPTY 0 SETUP TS 0 EP0o TS 0 EP0i TR 0	Bit Name Value R/W BRST 0 R/W EP1 FULL 0 R/W EP2 TR 0 R/W EP2 EMPTY 0 R/W SETUP TS 0 R/W EP0o TS 0 R/W EP0i TR 0 R/W

R/W

R/W

R/W

R/W

R/W

Rev. 2.00 Sep. 24, 2008 Page 976 of 1468

REJ09B0412-0200

R/W

R/W

R/W



D:4	Dit Name	Initial	D 04/	Description
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va
5	_	0	R should always be 0.	should always be 0.
4	_	0	R	
3	_	0	R	
2	EP3 TR	0	R/W	EP3 Transfer Request
1	EP3 TS	0	R/W	EP3 Transmission Complete
0	VBUSF	0	R/W	USB Bus Connect

R

R/W

R/W

20.3.9 Interrupt Enable Register 2 (IER2)

R/W

IER2 enables the interrupt requests of interrupt flag register 2 (IFR2). When an interrupt to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent to CPU. The interrupt vector number is determined by the contents of interrupt select regist (ISR2).

Bit	7	6	5	4	3	2	1	
Bit Name	SSRSME	_	_	SURSE	CFDN	_	SETCE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R/W	R/W	R	R/W	

Rev. 2.00 Sep. 24, 2008 Page REJ09

				Suspend and Resume Operations.
3	CFDN	0	R/W	End Point Information Load End
2	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
1	SETCE	0	R/W	Set_Configuration Command Detection
0	SETIE	0	R/W	Set_Interface Command Detection

20.3.10 EP0i Data Register (EPDR0i)

of EP0iCLR in the FCLR register.

EPDR0i is an 8-byte transmit FIFO buffer for endpoint 0. EPDR0i holds one packet of tr data for control-in. Transmit data is fixed by writing one packet of data and setting EP0iF the trigger register. When an ACK handshake is returned from the host after the data has transmitted, EP0iTS in interrupt flag register 0 is set. This FIFO buffer can be initialized

		2						
Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	ι
R/W	W	W	W	W	W	W	W	

11/ 44	VV	VV	VV	VV	VV	• •	**
Bit	Bit Name	Initial Value F	R/W	Description			
7 to 0	D7 to D0	Undefined V	N	Data register f	or control	-in transfe	er

Rev. 2.00 Sep. 24, 2008 Page 978 of 1468 REJ09B0412-0200

RENESAS

Bit	t E	Bit Name	Initial Value	R/W	Description
7 t	0 0	07 to D0	All 0	R	Data register for control-out transfer

R

R

R

R

20.3.12 EP0s Data Register (EPDR0s)

Initial Value

EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup commands setup command to be processed by the application is received. When command data is r successfully, the SETUPTS bit in interrupt flag register 0 is set.

As a latest setup command must be received in high priority, if data is left in this buffer overwritten with new data. If reception of the next command is started while the current is being read, command reception has priority, the read by the application is forcibly sto the read data is invalid.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	All 0	R	Data register for storing the setup command a control-out transfer



Rev. 2.00 Sep. 24, 2008 Page

REJ09

R/W	R	R	R	R	R	R	R	
		Initial						
Bit	Bit Name	Value	R/W	Description	on			
7 to 0	D7 to D0	All 0	R	Data register for endpoint 1 transfer				

D4

0

D3

0

D2

0

2

D2

D1

D1

0

D5

0

20.3.14 EP2 Data Register (EPDR2)

D7

D6

D7

0

Bit Name

Bit

Bit Name

Initial Value

D6

0

EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer conf and has a capacity of twice the maximum packet size. When transmit data is written to th buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, and dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transfer DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.

Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur	
R/W	W	W	W	W	W	W	W	-	
	••	••	•••	••	••	••	••		
		Initial							
Bit E	Bit Name	Value	R/W	Description	on				
7 to 0	D7 to D0	Undefine	Undefined W		Data register for endpoint 2 transfer				

D4

D3

D5

Rev. 2.00 Sep. 24, 2008 Page 980 of 1468
REJ09B0412-0200

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	W	Data register for endpoint 3 transfer

W

W

W

W

20.3.16 EP0o Receive Data Size Register (EPSZ0o)

W

R/W

EPSZ00 indicates the number of bytes received at endpoint 0 from the host.

W

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of receive data for endpoint 0

REJ09

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R	Number of received bytes for endpoint 1

20.3.18 Trigger Register (TRG)

Bit

TRG generates one-shot triggers to control the transfer sequence for each endpoint.

Bit Name	_	EP3 PKTE	EP1 RDFN	EP2 PKTE	EP2 PKTE —		EP0o RDFN	EP	
Initial Valu	e Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur	
R/W	_	W	W	W	_	W	W		
Bit	Bit Name	Initial Value	R/W	Descripti	on				
7	_	Undefined —		Reserved					
				The write	value shou	ıld always l	oe 0.		
6	EP3 PKTE	Undefine	ed W	EP3 Packet Enable					
				After one packet of data has been written to endpoint 3 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.					

2



				Writing 1 to this bit after one packet of data read from the endpoint 0 transmit FIFO buffe initializes the FIFO buffer, enabling the next be received.
0	EP0i PKTE	Undefined	W	EP0i Packet Enable
				After one packet of data has been written to endpoint 0 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.
				inced by writing 1 to this bit.

W

Undefined

EP0s RDFN Undefined

EP0o RDFN Undefined

3

2

1

RENESAS

tixed by writing 1 to this bit.

EP0s Read Complete

written to this bit.

EP0o Read Complete

The write value should always be 0.

Write 1 to this bit after data for the EP0s cor FIFO has been read. Writing 1 to this bit ena transfer of data in the following data stage. A handshake is returned in response to transfer requests from the host in the data stage unti

Reserved

Rev. 2.00 Sep. 24, 2008 Page

REJ09

D.,	D'A N	Initial	D.044	B tat
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write vashould always be 0.
5	EP3 DE	0	R	EP3 Data Present
				This bit is set when the endpoint 3 FIFO buffer contains valid data.
4	EP2 DE	0	R	EP2 Data Present
				This bit is set when the endpoint 2 FIFO buffer contains valid data.
3	_	0	R	Reserved
2	_	0	R	These bits are always read as 0.
1	_	0	R	
0	EP0i DE	0	R	EP0i Data Present
				This bit is set when the endpoint 0 FIFO buffer contains valid data.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page 984 of 1468

Bit	Bit Name	Value	R/W	Description
7	_	Undefined		Reserved
				The write value should always be 0.
6	EP3 CLR	Undefined	W	EP3 Clear
				Writing 1 to this bit initializes the endpoint 3 FIFO buffer.
5	EP1 CLR	Undefined	W	EP1 Clear
				Writing 1 to this bit initializes both sides of the endpoint 1 receive FIFO buffer.
4	EP2 CLR	Undefined	W	EP2 Clear
				Writing 1 to this bit initializes both sides of the endpoint 2 transmit FIFO buffer.
3	_	Undefined	_	Reserved
2			_	The write value should always be 0.
1	EP0o CLR	Undefined	W	EP0o Clear
				Writing 1 to this bit initializes the endpoint 0 FIFO buffer.
0	EP0i CLR	Undefined	W	EP0i Clear
				Writing 1 to this bit initializes the endpoint 0

Initial

FIFO buffer.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va
5	_	0	R	should always be 0.
4	_	0	R	
3	_	0	R	
2	PULLUP_E	0	R/W	PULLUP Enable
				This pin performs the pull-up control for the D with using PM4 as the pull-up control pin.
				0: D+ is not pulled up.
				1: D+ is pulled up.

R/W

R/W

R

Rev. 2.00 Sep. 24, 2008 Page 986 of 1468

R/W

(USBINTN1) is asserted again. However, if the the data packet to be transmitted is less that bytes, the EP2 packet enable bit is not set automatically, and so should be set by the C

DMA transfer end interrupt. As EP2-related interrupt requests to the CPI

automatically masked, interrupt requests she masked as necessary in the interrupt enable

- Operating procedure
- 1. Write of 1 to the EP2 DMAE bit in DMAF 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- DMA transfer
- 6. DMA transfer end interrupt generated

See section 20.8.3, DMA Transfer for Endpo

REJ09

automatically masked.

- Operating procedure:
- 1. Write of 1 to the EP1 DMAE bit in DMA
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- 5. DMA transfer
- 6. DMA transfer end interrupt generated

See section 20.8.2, DMA Transfer for Endpoi

Rev. 2.00 Sep. 24, 2008 Page 988 of 1468 RENESAS

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write v
5	_	0	R	should always be 0.
4	_	0	R	
3	EP3STL	0	R/W	EP3 Stall
				When this bit is set to 1, endpoint 3 is placed stall state.
2	EP2STL	0	R/W	EP2 Stall
				When this bit is set to 1, endpoint 2 is placed stall state.
1	EP1STL	0	R/W	EP1 Stall
				When this bit is set to 1, endpoint 1 is placed stall state.
0	EP0STL	0	R/W	EP0 Stall
				When this bit is set to 1, endpoint 0 is placed

0

R

0

R

0

R

Initial Value

R/W

0

R

EFSSIL

0

R/W

EF231L

0

R/W

EFIOIL

0

R/W

stall state.

Rev. 2.00 Sep. 24, 2008 Page

Bit	Bit Name	Value	R/W	Description
7	CNFV1	All 0	R	These bits store Configuration Setting value v
6	CNFV0			they receive Set Configuration command. CN updated when the SETC bit in IFR2 is set to 1
5	INTV1	All 0	R	These bits store Interface Setting value when
4	INTV0			receive Set Interface command. INTV is upda when the SETI bit in IFR2 is set to 1.
3	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
2	ALTV2	0	R	These bits store Alternate Setting value when
1	ALTV1	0	R	 receive Set Interface command. ALTV2 to AL updated when the SETI bit in IFR2 is set to 1.
0	ALTV0	0	R	— apactod whom the OETT bit in it 112 to 30t to 1.

20.3.24 Control Register (CTLR)

Initial

This register sets functions for bits ASCE, PWMD, RSME, and, PWUPS.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	RWUPS	RSME	PWMD	ASCE	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 990 of 1468

2	PWMD	0	R/W	Bus Power Mode
				This bit specifies the USB power mode. Wh is set to 0, the self-power mode is selected module. When set to 1, the bus-power mod selected.
1	ASCE	0	R/W	Automatic Stall Clear Enable
				Setting the ASCE bit to 1 automatically clear setting bit (the EPxSTL (x = 0, 1, 2, or 3) bit EPSTLR0 or EPSTR1) of the end point that returned the stall handshake to the host. The automatic stall clear enable is common to the points. Thus the individual control of the end not possible.
				When the ASCE bit is set to 0, the stall sett not automatically cleared. This bit must be to by the users. To enable this bit, make sure ASCE bit should be set to 1 before the EPx 1, 2, or 3) bit in EPSTL is set to 1.
0	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.
				Rev. 2.00 Sep. 24, 2008 Page
			=	REJO

R/W

3

RSME

0



Feature request. This bit is set to 1 when rer

This bit releases the suspend state (or exec remote wakeup). When RSME is set to 1, re request starts. If RSME is once set to 1, clear to 0 again afterwards. In this case, the value RSME must be kept for at least one clock pe

wakeup command is enabled.

Resume Enable

12-MHz clock.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur
R/W	W	W	W	W	W	W	W	

• EPIR00

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	D7 to D4	Undefined	W	Endpoint Number
				[Enable setting range]
				0 to 3
3, 2	D3, D2	Undefined	W	Endpoint Configuration Number
				[Enable setting range]
				0 or 1
1, 0	D1, D0	Undefined	W	Endpoint Interface Number
				[Enable setting range]
				0 to 3

RENESAS

			Z. Duik
			3: Interrupt
3	D3	Undefined W	Endpoint Transmission Direction
			[Possible setting range]
			0: Out

			o. out
			1: In
D2 to D0	Undefined	W	Reserved
			[Possible setting range]
			Fixed to 0.
	D2 to D0	D2 to D0 Undefined	D2 to D0 Undefined W

• EPIR02

• EPIRO2						
Bit	Bit Name	Initial Value	R/W	Description		
7 to 1	D7 to D1	Undefined	W	Endpoint Maximum Packet Size		
				[Possible setting range]		
				0 to 64		
0	D0	Undefined	W	Reserved		
				[Possible setting range]		
				Fixed to 0.		

• EPIR03

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.



Rev. 2.00 Sep. 24, 2008 Page

described below.

Since each endpoint FIFO number is optimized by the exclusive software that correspond transfer system, direction, and the maximum packet size, make sure to set the endpoint F

number to the data described in table 20.2. 1. The endpoint FIFO number 1 cannot designate other than the maximum packet size o bytes, bulk transfer method, and out transfer direction.

- 2. endpoint number 0 and the endpoint FIFO number must have one-on one relationship
- 3. The maximum packet size for the endpoint FIFO number 0 is 8 bytes only.
- 4. The endpoint FIFO number 0 can specify only the maximum packet size and the data rest should be all 0.
- 5. The maximum packet size for the endpoint FIFO numbers 1 and 2 is limited to 64 byte. 6. The maximum packet size for the endpoint FIFO numbers 3 is limited to 8 bytes.
- 7. The maximum number of endpoint information setting is ten.
- 8. Up to ten endpoint information setting should be made.
- 9. Write 0 to the endpoints not in use.

Table 20.2 shows the example of limitations for the maximum packet size, the transfer m and the transfer direction.

Table 20.2 Example of Limitations for Setting Values

Endpoint FIFO Number	Maximum Packet Size	Transfer Method	Transfer Dire
0	8 bytes	Control	_
1	64 bytes	Bulk	Out
2	64 bytes	Bulk	In
3	8 bytes	Interrupt	In

Rev. 2.00 Sep. 24, 2008 Page 994 of 1468

RENESAS

N	EPIR[N	N]O EPIR[N]1 EPI	R[N]2 E	PIR[N]3	EPIR[
0	00	00	10	0	0	00
1	14	20	80	0	0	01
2	24	28	80	0	0	02
3	34	38	10	0	0	03
4	00	00	00	0	0	00
5	00	00	00	0	0	00
6	00	00	00	0	0	00
7	00	00	00	0	0	00
8	00	00	00	0	0	00
9	00	00	00	0	0	00
Confi — 1	guration 	Interface — — — 0	Alternate Setting 0	Endpoint Number 0 —— 1 —— 2 —— 3 ——	Endpoint FIFO Nun — 0 — 1 — 2 — 3	nber A C E E

1 1

Bit	Bit Name	Initial Value	R/W	Descriptio	n	
7	PTSTE	0	R/W	Pin Test Er	nable	
				Enables the test control for the on-chip tran output pins (USD+ and USD-).		
6 to 4	_	All 0	R	Reserved		
				These bits should always	are always read as 0. The write va ays be 0.	
3	SUSPEND	0	R/W	On-Chip Transceiver Output Signal Setting		
2	txenl	0	R/W	SUSPEND	: Sets the (SUSPEND) signal of th	
1	txse0	0	R/W		transceiver.	
0	txdata	0	R/W	txenl:	Sets the output enable (txenl) sig on-chip transceiver.	
				txse0:	Sets the Signal-ended 0 (txse0) sthe on-chip transceiver.	
				txdata:	Sets the (txdata) signal of the ontransceiver.	

Rev. 2.00 Sep. 24, 2008 Page 996 of 1468

1 1 1 Χ Χ Hi-Z Hi-Z [Legend]

X: Don't care.

> Cannot be controlled. Indicates state in normal operation according to the USB of and port settings.

REJ09

Bit	Bit Name	Value	R/W	Descript	ion		
7 to 3	_	All 0	R	Reserved	d		
					These bits are always read as 0. The write valways be 0.		
2	xver_data	*	R	On-Chip	Transceiver Input Signal Monitor		
1	dpls	*	R	xver_data	a: Monitors the differential input level		
0	dmns	*	R		(xver_data) signal of the on-chip transceiver.		
				dpls:	Monitors the USD+ (dpls) signal of chip transceiver.		
				dmns:	Monitors the USD- (dmns) signal of chip transceiver.		
Note:	* Determine	d by the st	tate of pi	ns, VBUS, l	JSD+, and USD-		

Initial

Rev. 2.00 Sep. 24, 2008 Page 998 of 1468

ı	U	1	ı	U	1	ı	U	
1	0	1	1	1	Х	1	1	
1	1	1	0	0	0	0	0	
1	1	1	0	1	0	0	1	
1	1	1	1	0	0	1	0	
1	1	1	1	1	0	1	1	
1	X	0	Х	Х	0	1	1	

[Legend] X:

Don't care.

Can be m when VBl

		transfer _(EP0)		complete	USBINTN3		
	1	- (=: 0)	EP0i_TR*	EP0i transfer request	USBINTN2 or USBINTN3	×	×
	2	_	EP0o_TS*	EP0o receive complete	USBINTN2 or USBINTN3	×	×
	3	_	SETUP_TS*	Setup command receive complete	USBINTN2 or USBINTN3	×	×
	4	Bulk_in transfer (EP2)	EP2_EMPTY	EP2 FIFO empty	USBINTN2 or USBINTN3	×	US
	5	_	EP2_TR	EP2 transfer request	USBINTN2 or USBINTN3	×	×
	6	Bulk_out transfer (EP1)	EP1_FULL	EP1 FIFO Full	USBINTN2 or USBINTN3	×	US
	7	Status	BRST	Bus reset	USBINTN2 or USBINTN3	×	×
IFR1	0	Status	VBUSF	USB disconnection detection	USBINTN2 or USBINTN3	×	×
	1	Interrupt_in transfer (EP3)	EP3_TS	EP3 transfer complete	USBINTN2 or USBINTN3	×	×
	2	- (=: 0)	EP3_TR	EP3 transfer request	USBINTN2 or USBINTN3	×	×
	3	Status	VBUSMN	VBUS connection status	_	×	×
	4	_	Reserved	_	_	_	_
	5	=					
	6	<u>-</u>					

Rev. 2.00 Sep. 24, 2008 Page 1000 of 1468

5	SURSS	Suspend/resume status	_	×	
6 —	Reserved	_	_	_	
7					
 - EDO: 1					

select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN2 is driven low

USBINTINS. OF RESUME

* EP0 interrupts must be assigned to the same interrupt request signal.

- USBINTN0 signal
 - DMAC start interrupt signal only EP1. See section 20.8, DMA Transfer.
- USBINTN1 signal

DMAC start interrupt signal only EP2. See section 20.8, DMA Transfer.

USBINTN2 signal

The USBINTN2 signal requests interrupt sources for which the corresponding bits in

corresponding bit in the interrupt flag register is set to 1.

 USBINTN3 signal The USBINTN3 signal requests interrupt sources for which the corresponding bits in

select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN3 is driven low

corresponding bit in the interrupt flag register is set to 1.

· RESUME signal

The RESUME signal is a resume interrupt signal for canceling software standby mo deep software standby mode. The RESUME signal is driven low at the transition to state for canceling software standby mode and deep software standby mode.




Figure 20.2 Cable Connection Operation

The above flowchart shows the operation in the case of in section 20.9, Example of USB Circuitry.

In applications that do not require USB cable connection to be detected, processing by th bus connection interrupt is not necessary. Preparations should be made with the bus-reset interrupt.

Rev. 2.00 Sep. 24, 2008 Page 1002 of 1468 REJ09B0412-0200




Figure 20.3 Cable Disconnection Operation

The above flowchart shows the operation in section 20.9, Example of USB External Circ

20.5.3 Suspend and Resume Operations

(1) Suspend Operation

If the USB bus enters the suspend state from the non-suspend state, perform the operation shown in figure 20.4.

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 20.4 Suspend Operation

Rev. 2.00 Sep. 24, 2008 Page 1004 of 1468

REJ09B0412-0200

RENESAS

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 20.5 Resume Operation from Up-Stream

Rev. 2.00 Sep. 24, 2008 Page 1006 of 1468

REJ09B0412-0200

RENESAS

(2) Set SURSF in IFR2 to 1	(9) RESUME interrupt
(3) USBINTN interrupt	(10) Cancel software standby mode
(4) Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is set to 1	(11) Clear SURSF in IFR2 to 0 Check if SURSS in IFR2 is cleared
Clear SURSE in IER2 to 0 Set SSRSME in IER2 to 1	(12) Set SURSE in IER2 to 1 Clear SSRSME in IER2 to 0
(6) Shift to software standby mode (execute SLEEP instruction)	USB communications can be resun through USB registers
(7) Stop all clocks of LSI	
Denotation of figures : Operation by firmware setting : Automatic operation by LSI hardware	Y

Figure 20.6 Flow of Transition to and Canceling Software Standby Mod




Figure 20.7 Timing of Transition to and Canceling Software Standby Mod

REJ09B0412-0200






Figure 20.8 Flow of Transition to and Canceling Deep Software Standby M

REJ09




Figure 20.9 Timing of Transition to and Canceling Deep Software Standby M

Rev. 2.00 Sep. 24, 2008 Page 1010 of 1468 REJ09B0412-0200





Figure 20.10 Remote-Wakeup

Control-out	SETUP(0)	OUT(1)	OUT(0)		OUT(0/1)		IN(1)
	DATA0	DATA1	DATA0	-	DATA0/1		DATA1
No data	SETUP(0)						IN(1)
	DATA0					i	DATA1
1		l				'	

Figure 20.11 Transfer Stages in Control Transfer



otes: 1. In the setup stage, the application analyzes command data from the host requiring processing the application, and determines the subsequent processing (for example, data stage direction,

When the transfer direction is control-out, the EP0i transfer request interrupt required in the stage should be enabled here. When the transfer direction is control-in, this interrupt is not req and should be disabled.

Figure 20.12 Setup Stage Operation




Figure 20.13 Data Stage (Control-In) Operation

The application first analyzes command data from the host in the setup stage, and determ subsequent data stage direction. If the result of command data analysis is that the data sta transfer, one packet of data to be sent to the host is written to the FIFO. If there is more d sent, this data is written to the FIFO after the data written first has been sent to the host (I bit in IFRO = 1).

The end of the data stage is identified when the host transmits an OUT token and the statistic entered.

Note: If the size of the data transmitted by the function is smaller than the data size required the host, the function indicates the end of the data stage by returning to the host a shorter than the maximum packet size. If the size of the data transmitted by the function integral multiple of the maximum packet size, the function indicates the end of stage by transmitting a zero-length packet.

Rev. 2.00 Sep. 24, 2008 Page 1014 of 1468
REJ09B0412-0200




Figure 20.14 Data Stage (Control-Out) Operation

The application first analyzes command data from the host in the setup stage, and detern subsequent data stage direction. If the result of command data analysis is that the data st transfer, the application waits for data from the host, and after data is received (EP0oTS IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read contempties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the status entered.



Rev. 2.00 Sep. 24, 2008 Page




Figure 20.15 Status Stage (Control-In) Operation

The control-in status stage starts with an OUT token from the host. The application receivable data from the host, and ends control transfer.




Figure 20.16 Status Stage (Control-Out) Operation

The control-out status stage starts with an IN token from the host. When an IN-token is the start of the status stage, there is not yet any data in the EP0i FIFO, and so an EP0i tracequest interrupt is generated. The application recognizes from this interrupt that the state has started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i pack bit but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte of transmitted to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be we the EP0i packet enable bit.

Rev. 2.00 Sep. 24, 2008 Page




Figure 20.17 EP1 Bulk-Out Transfer Operation

EP1 has two 64-byte FIFOs, but the user can receive data and read receive data without be aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the EP1FULL bit in IFR0 is set. After receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is er so the next packet can be received immediately. When both FIFOs are full, NACK is returned to the host automatically. When reading of the receive data is completed following data receives written to the EP1RDFN bit in TRG. This operation empties the FIFO that has just bee and makes it ready to receive the next packet.




Figure 20.18 EP2 Bulk-In Transfer Operation

EP2 has two 64-byte FIFOs, but the user can transmit data and write transmit data without aware of this dual-FIFO configuration. However, one data write is performed for one FI example, even if both FIFOs are empty, it is not possible to perform EP2PKTE at one to consecutively writing 128 bytes of data. EP2PKTE must be performed for each 64-byte

When performing bulk-in transfer, as there is no valid data in the FIFOs on reception of IN token, an EP2TR bit interrupt in IFR0 is requested. With this interrupt, 1 is written to EP2EMPTY bit in IER0, and the EP2 FIFO empty interrupt is enabled. At first, both EF are empty, and so an EP2 FIFO empty interrupt is generated immediately.

Rev. 2.00 Sep. 24, 2008 Page




Figure 20.19 Operation of EP3 Interrupt-In Transfer

RENESAS

, , ,	, , , , ,
Clear Feature	Get Descriptor
Get Configuration	Class/Vendor command
Get Interface	Set Descriptor
Get Status	Sync Frame
Set Address	
Set Configuration	
Set Feature	
Set Interface	

Decoding Necessary on Applicatio

Decoding not Necessary on Application Side

stage processing are performed automatically. No processing is necessary by the user. Are is not generated in this case.

If decoding is necessary on the application side, this module stores the command in the EFFO. After reception is completed successfully, the IFRO/SETUP TS flag is set and an in request is generated. In the interrupt routine, eight bytes of data must be read from the EFFO.

If decoding is not necessary on the application side, command decoding and data stage as

FIFO. After reception is completed successfully, the IFRO/SETUP TS flag is set and an in request is generated. In the interrupt routine, eight bytes of data must be read from the EF register (EPDROs) and decoded by firmware. The necessary data stage and status stage probability should then be carried out according to the result of the decoding operation.

Rev. 2.00 Sep. 24, 2008 Page 1022 of 1468 REJ09B0412-0200

RENESAS

The USB function module has internal status bits that hold the status (stall or non-stall) endpoint. When a transaction is sent from the host, the module references these internal and determines whether to return a stall to the host. These bits cannot be cleared by the application; they must be cleared with a Clear Feature command from the host.

However, the internal status bit for EP0 is automatically cleared only when the setup co received.

The application uses the EPSTL register to issue a stall request for the USB function mo

20.7.2 Forcible Stall by Application

When the application wishes to stall a specific endpoint, it sets the corresponding bit in 1 in figure 20.20). The internal status bits are not changed at this time. When a transactifrom the host for the endpoint for which the EPSTL bit was set, the USB function modureferences the internal status bit, and if this is not set, references the corresponding bit in (1-2 in figure 20.20). If the corresponding bit in EPSTL is set, the USB function module internal status bit and returns a stall handshake to the host (1-3 in figure 20.20). If the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transaccepted.

host, without regard to the EPSTL register. Even after a bit is cleared by the Clear Feature command (3-1 in figure 20.20), the USB function module continues to return a stall han while the bit in EPSTL is set, since the internal status bit is set each time a transaction is for the corresponding endpoint (1-2 in figure 20.20). To clear a stall, therefore, it is nece the corresponding bit in EPSTL to be cleared by the application, and also for the internate to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 20.20).

Once an internal status bit is set, it remains set until cleared by a Clear Feature comman




Figure 20.20 Forcible Stall by Application

REJ09B0412-0200



the internal status bit must be cleared with a Clear Feature command (3-1) in figure 20.2 by the application, EPSTL should also be cleared (2-1) in figure 20.21).




Figure 20.21 Automatic Stall by USB Function Module

Rev. 2.00 Sep. 24, 2008 Page

Page REJ09 to 1, zero-length data reception at endpoint 1 is ignored. When the DMA transfer is enable RDFN bit for EP1 and PKTE bit for EP2 do not need to be set to 1 in TRG (note that the must be set to 1 when the transfer data is less than the maximum number of bytes). When data received at EP1 is read, the FIFO automatically enters the EMPTY state. When the number of bytes (64 bytes) are written to the EP2 FIFO, the FIFO automatically enters the state, and the data in the FIFO can be transmitted (see figures 20.22 and 20.23).

20.8.2 DMA Transfer for Endpoint 1

When the data received at EP1 is transferred by the DMA, the USB function module autoperforms the same processing as writing 1 to the RDFN bit in TRG if the currently select becomes empty. Accordingly, in DMA transfer, do not write 1 to the RDFN bit for EPI in the user writes 1 to the RDFN bit in DMA transfer, correct operation cannot be guaranteed.

Figure 20.22 shows an example of receiving 150 bytes of data from the host. In this case, processing which is the same as writing 1 to the RDFN bit in TRG is automatically performed three times. This internal processing is performed when the currently selected data FIFO empty. Accordingly, this processing is automatically performed both when 64-byte data is and when data less than 64 bytes is sent.




Figure 20.22 RDFN Bit Operation for EP1

REJ09B0412-0200



processing which is the same as writing 1 to the PKTE bit in TRG is automatically performed. This internal processing is performed when the currently selected data FIFO beconsected that processing is automatically performed only when 64-byte data is sent.

When the last 22 bytes are sent, the internal processing for writing 1 to the PKTE bit is performed, and the user must write 1 to the PKTE bit by software. In this case, the applied

performed, and the user must write 1 to the PKTE bit by software. In this case, the appli no more data to transfer but the USB function module continues to output DMA request as long as the FIFO has an empty space. When all data has been transferred, write 0 to the EP2DMAE bit in DMAR to cancel DMA requests for EP2.




Figure 20.23 PKTE Bit Operation for EP2

connection/disconnection is necessary. The power supply signal (VBUS) in the USB used for this purpose. However, if the cable is connected to the USB host/hub when the function (system installing this LSI) power is off, a voltage (5 V) will be applied from host/hub. Therefore, an IC (such as an HD74LV1G08A or 2G08A) that allows voltage application when the system power is off should be connected externally.




Figure 20.24 Example of Circuitry in Bus Power Mode

Rev. 2.00 Sep. 24, 2008 Page 1028 of 1468

REJ09B0412-0200






Figure 20.25 Example of Circuitry in Self Power Mode

2. Prevent noise from the VBUS pin while the USB is performing communication.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoint, t received at the next setup cannot be read correctly.

20.10.2 **Clearing the FIFO**

If a USB cable is disconnected during data transfer, the data being received or transmitted remain in the FIFO. When disconnecting a USB cable, clear the FIFO.

While a FIFO is transferring data, it must not be cleared.

20.10.3 Overreading and Overwriting the Data Registers

Note the following when reading or writing to a data register of this module.

(1) Receive data registers

The receive data registers must not be read exceeding the valid amount of receive data, the number of bytes indicated by the receive data size register. Even for EPDR1 which has de-FIFO buffers, the maximum data to be read at one time is 64 bytes. After the data is read current valid FIFO buffer, be sure to write 1 to EP1RDFN in TRG, which switches the va buffer, updates the receive data size to the new number of bytes, and enables the next dat received.

(2) Transmit data registers

The transmit data registers must not be written to exceeding the maximum packet size. E EPDR2 which has double FIFO buffers, write data within the maximum packet size at on After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable the

data to be written. Data must not be continuously written to the two FIFO buffers.

Rev. 2.00 Sep. 24, 2008 Page 1030 of 1468 RENESAS

REJ09B0412-0200

20.10.6 Notes on TR Interrupt

Note the following when using the transfer request interrupt (TR interrupt) for IN transf EP2, or EP3.

The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token from the USB host. However, at the timing shown in figure 20.26, multiple TR interrup successively. Take appropriate measures against malfunction in such a case.

Note: This module determines whether to return NAKC if the FIFO of the target EP h when receiving the IN token, but the TR interrupt flag is set after a NAKC hand sent. If the next IN token is sent before PKTE of TRG is written to, the TR interset again.




Figure 20.26 TR Interrupt Flag Set Timing

1

20.10.8 Notes on Deep Software Standby Mode when USB is Used

- 1. Unlike software standby mode, deep standby software mode is canceled from the rese For details, see section 28.8, Deep Software Standby Mode.
- 2. If the RAMCUT bit is set to 1 when the USB enters deep software standby mode, the states of the USB cannot be retained. When USB is used, set the RAMCUT bit to 1, a make the USB enter deep software standby mode.
- 3. Set the USB module stop (MSTPC11) bit to 0 after canceling deep software standby i
- 4. If the DUSBIE bit is set to 0 when the USB enters deep software standby mode, softw standby mode cannot be canceled through USB RESUME interrupt. Set the DUSBIE and then, make the USB enter deep software standby mode.

21.1 Features

• Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission or reception is not yet possible, drive the SCL signal l preparations are completed

• Six interrupt sources

Transmit-data-empty (including slave-address match), transmit-end, receive-data-ful (including slave-address match), arbitration lost, NACK detection, and stop condition detection

• Direct bus drive

Two pins, the SCL and SDA pins function as NMOS open-drain outputs.

• Module stop state can be set.



Rev. 2.00 Sep. 24, 2008 Page




Figure 21.1 Block Diagram of I²C Bus Interface 2

Rev. 2.00 Sep. 24, 2008 Page 1034 of 1468 REJ09B0412-0200






Figure 21.2 Connections to the External Circuit by the I/O Pins

21.2 Input/Output Pins

Table 21.1 shows the pin configuration of the I²C bus interface 2.

Table 21.1 Pin Configuration of the I²C Bus Interface 2

Channel	Abbreviation	I/O	Function
0	SCL0	I/O	Channel 0 serial clock I/O pin
	SDA0	I/O	Channel 0 serial data I/O pin
1	SCL1	I/O	Channel 1 serial clock I/O pin
	SDA1	I/O	Channel 1 serial data I/O pin

Note: The pin symbols are represented as SCL and SDA; channel numbers are omitted manual.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09

- I C dus status register_0 (ICSK_0)
 - Slave address register_0 (SAR_0)
 - I²C bus transmit data register_0 (ICDRT_0)
 - I²C bus receive data register_0 (ICDRR_0)
 - I²C bus shift register_0 (ICDRS_0)

Channel 1:

- I²C bus control register A_1 (ICCRA_1)
- I²C bus control register B_1 (ICCRB_1)
- I²C bus mode register_1 (ICMR_1)
- I²C bus interrupt enable register_1 (ICIER_1)
- I²C bus status register_1 (ICSR_1)
- Slave address register_1 (SAR_1)
- I²C bus transmit data register_1 (ICDRT_1)
- I²C bus receive data register_1 (ICDRR_1)
- I²C bus shift register_1 (ICDRS_1)

				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				When arbitration is lost in master mode, MS TRS are both reset by hardware, causing a to slave receive mode. Modification of the should be made between transfer frames.
				Operating modes are described below accommod and TRS combination.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits are valid only in master mode. N
1	CKS1	0	R/W	setting according to the required transfer radetails on the transfer rate, see table 21.2.
0	CKS0	0	R/W	dotallo off the transfer rate, see table 21.2.

initiai

Value

0

0

Bit Name

ICE

RCVD

R/W

R/W

R/W

Description

I²C Bus Interface Enable 0: This module is halted

TRS is 0 and ICDRR is read.

Reception Disable

1: This bit is enabled for transfer operations SDA pins are bus drive state)

This bit enables or disables the next operation

Bit

7

6

Rev. 2.00 Sep. 24, 2008 Page

0	0	0
		1
	1	0
		1
1	0	0
		1
	1	0
		1

1

1

1

0

1

P₀/100

P₀/112

P₀/128

P₀/56

P₀/80

Ρφ/96

P₀/128

P₀/336

P₀/200

P₀/224

P₀/256

80.0 kHz

71.4 kHz

62.5 kHz

143 kHz

100 kHz

83.3 kHz

62.5 kHz

31.3 kHz

100 kHz

89.3 kHz

78.1 kHz

179 kHz

125 kHz

104 kHz

78.1 kHz

23.8 kHz 29.8 kHz 59.5 kHz

40.0 kHz 50.0 kHz 100 kHz

35.7 kHz 44.6 kHz 89.3 kHz

39.1 kHz 78.1 kHz

250 kHz

223 kHz

195 kHz

446 kHz

313 kHz

260 kHz

195 kHz

74.4 kHz

125 kHz

112 kHz

97.7 kHz

200 kHz

179 kHz

156 kHz

357 kHz

250 kHz

208 kHz

156 kHz

330 kHz

295 kHz

258 kHz

589 kHz

413 kHz

344 kHz

258 kHz

98.2 kHz

165 kHz

147 kHz

129 kHz

3

3

Rev. 2.00 Sep. 24, 2008 Page 1038 of 1468

				changes from low to high under the condition high, assuming that the stop condition has be issued. Follow this procedure also when re-tra a start condition. To issue a start or stop condition the MOV instruction.
6	SCP	1	R/W	Start/Stop Condition Issue
				This bit controls the issuance of start or stop of in master mode.
				To issue a start condition, write 1 to BBSY an SCP. A re-transmit start condition is issued in way. To issue a stop condition, write 0 to BBS to SCP. This bit is always read as 1. If 1 is wr data is not stored.
5	SDAO	1	R	This bit monitors the output level of SDA.
				0: When reading, the SDA pin outputs a low le
				1: When reading the SDA pin outputs a high I
4	_	1	R/W	Reserved
				The write value should always be 1.

Initial

Value

0

R/W

R/W

Description

This bit indicates whether the I2C bus is occup released and to issue start and stop condition master mode. This bit is set to 1 when the SD changes from high to low under the condition high, assuming that the start condition has be issued. This bit is cleared to 0 when the SDA


Bus Busy

Bit Name

BBSY

Bit







				failure during I ² C operation, by setting this bit to I ² C control module can be reset without initializ registers.
0	_	1	_	Reserved
				This bit is always read as 1.

				the low period is extended for two transfer clo When this bit is cleared to 0, data and the acl bit are transferred consecutively with no waits The setting of this bit is invalid in slave mode.
5	_	1	_	Reserved
4	_	1	_	These bits are always read as 1.
3	BCWP	1	R/W	BC Write Protect
				This bit controls the modification of the BC2 to bits. When modifying, this bit should be cleared and the MOV instruction should be used.
				0: When writing, the values of BC2 to BC0 are
				1: When reading, 1 is always read
				When writing, the settings of BC2 to BC0 are

Initial Value

0

0

R/W

R/W

R/W

Description

Wait Insertion

The write value should always be 0.

This bit selects whether to insert a wait after of transfer except for the acknowledge bit. When set to 1, after the falling of the clock for the la

Reserved

Bit Name

WAIT

Bit

6

Rev. 2.00 Sep. 24, 2008 Page

001. Z
010: 3
011: 4
100: 5
101: 6
110: 7
111: 8

21.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge be transferred, and confirms the acknowledge bit to be received.

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	/
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	

				(TEI) request at the rising of the ninth clock w TDRE bit in ICSR is set to 1. The TEI request canceled by clearing the TEND bit or the TEI
				0: Transmit end interrupt (TEI) request is disa
				1: Transmit end interrupt (TEI) request is ena
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive full in (RXI) request when receive data is transferred ICDRS to ICDRR and the RDRF bit in ICSR is The RXI request can be canceled by clearing RDRF or RIE bit to 0.

0

R/W

NAKIE

Rev. 2.00 Sep. 24, 2008 Page


0: Receive data full interrupt (RXI) request is1: Receive data full interrupt (RXI) request is

This bit enables or disables the NACK receive (NAKI) request when the NACKF and AL bits are set to 1. The NAKI request can be cancel clearing the NACKF or AL bit, or the NAKIE bits 0: NACK receive interrupt (NAKI) request is called the nake of th

NACK Receive Interrupt Enable

1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowled that are returned by the receive device. This be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be the acknowledge timing.
				0: 0 is sent at the acknowledge timing
				1: 1 is sent at the acknowledge timing

suspended



				 and ICDRT becomes empty When the TRS bits are set When the start (re-transmit included) c
				 been issued When switched from reception to trans slave mode
				[Clearing conditions]
				When 0 is written to this bit after readir
				(When the CPU is used to clear this flat 0 while the corresponding interrupt is e sure to read the flag after writing 0 to it
				When data is written to ICDRT
6	TEND	0 1	R/W	Transmit End
				[Setting condition]
				 When the ninth clock of SCL rises whill flag is 1
				[Clearing conditions]
				When 0 is written to this bit after readir
				(When the CPU is used to clear this flat 0 while the corresponding interrupt is a sure to read the flag after writing 0 to it
				 When data is written to ICDRT
				Rev. 2.00 Sep. 24, 2008 Pa
				RENESAS RE

BIT

7

Bit Name

TDRE

value

0

K/W

R/W

Description

[Setting condition]

Transmit Data Register Empty

• When data is transferred from ICDRT to I

				 When data is read from ICDRR
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Setting condition]
				 When no acknowledge is detected from the device in transmission while the ACKE bit i is set to 1
				[Clearing condition]
				 When 0 is written to this bit after reading N 1
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)
3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting condition]
				 When a stop condition is detected after fraction transfer

Sure to read the may after writing o to it.)

When 0 is written to this bit after reading S' (When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1046 of 1468

RENESAS

[Clearing condition]

				 When the SDA pin outputs a high level in mode while a start condition is detected [Clearing condition] When 0 is written to this bit after reading
				(When the CPU is used to clear this flag 0 while the corresponding interrupt is en sure to read the flag after writing 0 to it.)
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 w frame following a start condition matches bit SVA0 in SAR.
				[Setting conditions]

mode

receive mode

receive mode [Clearing condition]

When the internal SDA and the SDA pin Indisagree at the rising of SCL in master transfer

• When the slave address is detected in sla

· When the general call address is detected

When 0 is written to this bit after reading A

21.3.6 Slave Address Register (SAR)

SAR is sets the slave address. In slave mode, if the upper 7 bits of SAR match the upper the first frame received after a start condition, the LSI operates as the slave device.

Bit	7	6	5	4	3	2	1	
Bit Name	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to	0	R/W	Slave Address 6 to 0
	SVA0			These bits set a unique address differing from addresses of other slave devices connected to bus.
0	_	0	R/W	Reserved
				Although this bit is readable/writable, only 0 sh

Rev. 2.00 Sep. 24, 2008 Page 1048 of 1468

REJ09B0412-0200



I²C Bus Receive Data Register (ICDRR) 21.3.8

R/W

R/W

R/W

ICDRR is an 8-bit read-only register that stores the receive data. When one byte of data received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data ca received. ICDRR is a receive-only register; therefore, this register cannot be written to be CPU.

R/W

R/W

R/W

R/W

R/W

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R	R	R	R	R	R	R	

21.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is an 8-bit register that is used to transmit/receive data. In transmission, data is t from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is trans from ICDRS to ICDRR after one by of data is received. This register cannot be read fro written to by the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	

RENESAS REJ09

Rev. 2.00 Sep. 24, 2008 Page




Figure 21.3 I²C Bus Formats

m1 and m2: Transfer frame count (m1 and m2 ≥




Figure 21.4 I²C Bus Timing

[Legend]

S: Start condition. The master device drives SDA from high to low while SCL is hi

SLA: Slave address

 R/\overline{W} : Indicates the direction of data transfer; from the slave device to the master device R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.

A: Acknowledge. The receive device drives SDA low.

DATA: Transferred data

P: Stop condition. The master device drives SDA from low to high while SCL is hi

Rev. 2.00 Sep. 24, 2008 Page 1050 of 1468
REJ09B0412-0200

- instruction. (The start condition is issued.) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first b the slave address and R/W) to ICDRT. After this, when TDRE is automatically clear data is transferred from ICDRT to ICDRS. TDRE is set again.
 - 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR:
- at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to conf the slave device has been selected. Then, write the second byte data to ICDRT. Whe is 1, the slave device has not been acknowledged, so issue a stop condition. To issue condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a lo
 - until the transmit data is prepared or the stop condition is issued. 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
 - 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1)
 - receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TE NACKF.
 - 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mo

Rev. 2.00 Sep. 24, 2008 Page




Figure 21.5 Master Transmit Mode Operation Timing 1




Figure 21.6 Master Transmit Mode Operation Timing 2

Rev. 2.00 Sep. 24, 2008 Page 1052 of 1468 REJ09B0412-0200 specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.

3. After the reception of the first frame data is completed, the RDRF bit in ICSR is set

rising of the ninth receive clock pulse. At this time, the received data is read by read ICDRR. At the same time, RDRF is cleared.

4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 e RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other pro-

while RDRF is 1, SCL is fixed to a low level until ICDRR is read. 5. If the next frame is the last receive data, set the RCVD bit in ICCRA before reading

This enables the issuance of the stop condition after the next reception. 6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop

is issued. 7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.

8. The operation returns to the slave receive mode.






Figure 21.7 Master Receive Mode Operation Timing 1


ICDRR Data n Data n-1 User [5] Set RCVD then read ICDRR [6] Issue stop condition [7] Read ICDRR and clear RCVD processing [8] Set slave re

Figure 21.8 Master Receive Mode Operation Timing 2

21.4.4 **Slave Transmit Operation**

In slave transmit mode, the slave device outputs the transmit data, and the master device the receive clock pulse and returns an acknowledge signal. Figures 21.9 and 21.10 show operation timings in slave transmit mode. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1 WAIT in ICMR and CKS3 to CKS0 in ICCRA(initial setting). Set the MST and TR ICCRA to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following the detection of the star condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, rising of the ninth clock pulse. At this time, if the eighth bit data (R/W) is 1, TRS in and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode autom The continuous transmission is performed by writing the transmit data to ICDRT even TDRE is set.
- 3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICS 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for end processing, and read ICDRR (dummy read) to release SCL.
- 5. Clear TDRE.






Figure 21.9 Slave Transmit Mode Operation Timing 1




Figure 21.10 Slave Transmit Mode Operation Timing 2

Rev. 2.00 Sep. 24, 2008 Page

the slave address outputs the level specified by ACKBT in ICIER to SDA, at the risin ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy rea (Since the read data shows the slave address and R/\overline{W} , it is not used).

- 3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is 1 fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) s before reading ICDRR to be returned to the master device is reflected in the next tran frame.
- 4. The last byte data is read by reading ICDRR.




Figure 21.11 Slave Receive Mode Operation Timing 1




Figure 21.12 Slave Receive Mode Operation Timing 2

21.4.6 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before latched internally. Figure 21.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input (or SDA) is sampled on the system clock, but is not passed forward to the next circuit us outputs of both latches agree. If they do not agree, the previous value is held.




Figure 21.13 Block Diagram of Noise Canceler

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RENESAS




Figure 21.14 Sample Flowchart of Master Transmit Mode

Rev. 2.00 Sep. 24, 2008 Page 1060 of 1468

REJ09B0412-0200

RENESAS




Figure 21.15 Sample Flowchart for Master Receive Mode




Figure 21.16 Sample Flowchart for Slave Transmit Mode




Figure 21.17 Sample Flowchart for Slave Receive Mode

Stop Recognition	STPI	(STOP = 1) · (STIE = 1)
NACK Detection	NAKI	$\{(NACKF = 1) + (AL = 1)\} \cdot (NAKIE = 1)$
Arbitration Lost		

 $(RDRF = 1) \cdot (RIE = 1)$

RXI

interrupt exception handling. Clear the interrupt sources during interrupt exception handl that the TDRE and TEND bits are automatically cleared to 0 by writing data to ICDRT, a RDRF bit is cleared to 0 by reading ICDRR. In particular, the TDRE bit can be set again same time as data are for transmission written to ICDRT, and 1 extra byte can be transmi TDRE is again cleared to 0.

When one of the interrupt conditions in table 21.3 is 1 and the I bit in CCR is 0, the CPU

21.6 Bit Synchronous Circuit

This module has a possibility that the high-level period is shortened in the two states describelow.

In master mode,

pull-up resistance)

Receive Data Full

- When SCL is driven low by the slave device
- When the rising speed of SCL is lowered by the load on the SCL line (load capacitane

Therefore, this module monitors SCL and communicates bit by bit in synchronization.

Figure 21.18 shows the timing of the bit synchronous circuit, and table 21.4 shows the tir SCL output changes from low to Hi-Z and the period which SCL is monitored.

Rev. 2.00 Sep. 24, 2008 Page 1064 of 1468

RENESAS

Table 21.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL	
0	0	7.5 tcyc	
	1	19.5 tcyc	
1	0	17.5 tcyc	
	1	41.5 tcyc	

21.7 Usage Notes

1. Confirm the ninth falling edge of the clock before issuing a stop or a repeated start c.

The ninth falling edge can be confirmed by monitoring the SCLO bit in the I²C bus of

register B (ICCRB).

the stop or repeated start condition may be issued incorrectly.

— The rising time of the SCL signal exceeds the time given in section 21.6, Bit Syr.

If a stop or a repeated start condition is issued at certain timing in either of the follow

- Circuit, because of the load on the SCL bus (load capacitance or pull-up resistance)

 The bit synchronous circuit is activated because a slave device holds the SCL bu
- during the eighth clock.

 2. The WAIT bit in the I²C bus mode register (ICMR) must be held 0.
- If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than transfer clock cycle during the eighth clock, the high level period of the ninth clock shorter than a given period.

- ionowing methods to avoid this phenomenon.
- In multi-master mode, set the MST and TRS bits by MOV instruction.
- When arbitration is lost, confirm that the MST and TRS bits are set to 0. If these
- 5. Notes on master receive mode

In master receive mode, the RDRF bit is set to 0 at the eighth rising clock, the SCL si pulled to "Low" state. When ICDRR is read near at the eighth falling clock, the SCL

- level is released and the ninth clock is outputted by fixing the eighth clock of receive "Low" state. Reading ICDRR is not required. As a result, the failure to receive data of There are the following methods to avoid this phenomenon.
- In master receive mode, read ICDRR by the eighth rising clock.
- In master receive mode, set the RCVD bit to 1 and process the bit by the communications are the set of the set
- of every one byte.

set to other than 0, set these bits to 0.

6. Setting of the module stop function

module stop state. For details, see section 28, Power-Down Modes.

Rev. 2.00 Sep. 24, 2008 Page 1066 of 1468

- Eight or four input channels (total eight input channels for the two units) Four channels x two units (for unit 0 and unit 1) Eight channels x one unit (for unit 0)
 - Conversion time: Unit 0: (2.7 µs per channel)
 - Unit 1: (2.7 µs per channel)
 - Two kinds of operating modes — Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
 - Eight data registers for the A/D converter unit 0 and four data registers for unit 1 (to
 - Results of A/D conversion are held in a 16-bit data register for each channel.
 - Sample and hold functionality
 - Three types of conversion start
 - Conversion can be started by software, a conversion start trigger by the 16-bit timer

data registers for the two units)

- (TPU)*¹ or 8-bit timer (TMR)*², or an external trigger signal.
- A/D conversion for multiple units can be started by external trigger (ADTRG0). Interrupt source
- A/D conversion end interrupt (ADI) request can be generated.
- Module stop state specifiable

• Function of starting units simultaneously

- Notes: 1. Only supported in the A/D converter unit 0.

trigger by the TMR units 2 and 3.

2. For unit 0, A/D conversion can be started by a conversion start trigger by the



units 0 and 1 whereas for unit 1 A/D conversion can be started by a conversion




Figure 22.1 Block Diagram of A/D Converter Unit 0 (AD_0)




Figure 22.2 Block Diagram of A/D Converter Unit 1 (AD_1)

	* · ·		-	
	Analog input pin 6	AN6	Input	_
	Analog input pin 7	AN7	Input	_
	A/D external trigger input pin 0	ADTRG0	Input	External trigger starting A/D cor
1 AD_1	Analog input pin 4	AN4	Input	Analog inputs
	Analog input pin 5	AN5	Input	_
	Analog input pin 6	AN6	Input	_
	Analog input pin 7	AN7	Input	_
	A/D external trigger input pin 0	ADTRG0	Input	External trigger starting A/D cor
	A/D external trigger input pin 1	ADTRG1	Input	External trigger starting A/D cor
Common	Analog power supply pin	AV _{cc}	Input	Analog block po
	Analog ground pin	$AV_{\mathtt{SS}}$	Input	Analog block gr
	Reference voltage pin	Vref	Input	A/D conversion voltage
Note: * Sele	ctable by setting of the TR	GS1, TRGS0, a	and EXTRG	S bits in ADCR.

Analog Input pin 3

Analog input pin 4

Analog input pin 5

AINS

AN4

AN5

mput

Input

Input

External trigger inp

starting A/D conver

External trigger inp

starting A/D conver External trigger inp

starting A/D conver

Analog block powe

Analog block groun

A/D conversion refe

Rev. 2.00 Sep. 24, 2008 Page 1070 of 1468

REJ09B0412-0200

RENESAS

- A/D data register E_0 (ADDRE_0) A/D data register F_0 (ADDRF_0)

 - A/D data register G_0 (ADDRG_0)
 - A/D data register H_0 (ADDRH_0)
 - A/D control/status register_0 (ADCSR_0)
 - A/D control register_0 (ADCR_0)
 - Unit 1 (A/D_1) registers

- A/D data register A_1 (ADDRA_1)
- A/D data register B_1 (ADDRB_1)
- A/D data register C_1 (ADDRC_1)
- A/D data register D_1 (ADDRD_1)
- A/D data register E_1 (ADDRE_1)
- A/D data register F_1 (ADDRF_1)
 - A/D data register G_1 (ADDRG_1)
 - A/D data register H_1 (ADDRH_1)
 - A/D control/status register_1 (ADCSR_1)
- A/D control register 1 (ADCR 1)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Bit Name											_	_	_	_	-
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
R/W	R	B	B	B	B	B	B	B	B	B	B	R	B	B	

Table 22.2 Analog Input Channels and Corresponding ADDR Registers

Analog	A/D Data Register Storing Conversion Result							
Input Channel	Unit 0	Unit 1*²						
AN0	ADDRA_0 (Unit 0)	_						
AN1	ADDRB_0 (Unit 0)	_						
AN2	ADDRC_0 (Unit 0)	_						
AN3	ADDRD_0 (Unit 0)	_						
AN4	ADDRE_0 (Unit 0)*1	ADDRE_1 (Unit 1)*1						
AN5	ADDRF_0 (Unit 0)*1	ADDRF_1 (Unit 1)*1						
AN6	ADDRG_0 (Unit 0)*1	ADDRG_1 (Unit 1)*1						
AN7	ADDRH_0 (Unit 0)*1	ADDRH_1 (Unit 1)*1						
Notes: 1	A/D conversion should be not	performed on the same channel by multiple unit						

Notes: 1. A/D conversion should be not performed on the same channel by multiple unit

2. The ADDRA_1 to ADDRD_1 registers for unit 1 are not used.

				[Clearing conditions]
				Writing of 0 after reading ADF = 1 (When the CPU is used to clear this flag b while the corresponding interrupt is enable to read the flag after writing 0 to it.) The state of the corresponding interrupt is enable to read the flag after writing 0 to it.)
				 Reading from ADDR after activation of the DTC by an ADI interrupt
6	ADIE	0	R/W	A/D Interrupt Enable
				Setting this bit to 1 enables ADI interrupts by A
5	ADST	0	R/W	A/D Start
				Clearing this bit to 0 stops A/D conversion, an converter enters wait state.
				Setting this bit to 1 starts A/D conversion. In sthis bit is cleared to 0 automatically when A/D on the specified channel ends. In scan mode, conversion continues sequentially on the specification channels until this bit is cleared to 0 by softward or hardware standby mode.
				Note: Do not write to ADST when activation is external trigger. For details, see section Notes on A/D activation by an External
4	_	0	R/W	Reserved
				This bit is always read as 0. The write value s always be 0.
				Rev. 2.00 Sep. 24, 2008 Page
				REJU

Initial

Value

0

Bit Name ADF

Bit

R/W

R/(W)*

Description

A/D End Flag

[Setting conditions]

channels in scan mode

A status flag that indicates the end of A/D conv

Completion of A/D conversion in single mod Completion of A/D conversion on all specific

0101. ANS 0110: ANS

0111: AN7
1xxx: Setting prohibited

• When SCANE = 1 and SCANS = 0
0000: AN0
0001: AN0 and AN1
0010: AN0 to AN2
0011: AN0 to AN3
0100: AN4
0101: AN4 and AN5

0110: AN4 to AN6 0111: AN4 to AN7 1xxx: Setting prohibited

 When SCANE = 1 and SCANS = 1 0000: AN0

0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6

0111: AN0 to AN7 1xxx: Setting prohibited

RENESAS

[Legend]

x: Don't care

Note: $\,\,^*\,\,$ Only 0 can be written to this bit, to clear the flag.

				 [Clearing conditions] Writing of 0 after reading ADF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.) Reading from ADDR after activation of the DTC by an ADI interrupt
6	ADIE	0	R/W	A/D Interrupt Enable Setting this bit to 1 enables ADI interrupts by A
5	ADST	0	R/W	A/D Start
J	7.501	ŭ		Clearing this bit to 0 stops A/D conversion, and converter enters wait state.
				Setting this bit to 1 starts A/D conversion. In sit this bit is cleared to 0 automatically when A/D on the specified channel ends. In scan mode, a conversion continues sequentially on the specific channels until this bit is cleared to 0 by softwar or hardware standby mode.
				Note: Do not write to ADST when activation is external trigger. For details, see section
				Notes on A/D activation by an External
				Rev. 2.00 Sep. 24, 2008 Page

R/W

R/(W)*

Value

0

Description

A/D End Flag

[Setting conditions]

channels in scan mode

A status flag that indicates the end of A/D conv

Completion of A/D conversion in single mod Completion of A/D conversion on all specific

Bit

7

Bit Name

ADF



0100: AN4 0101: AN5

0110: AN6

0111: AN7

1XXX: Setting prohibited

• When SCANE = 1 and SCANS = 0

00XX: Setting prohibited

0100: AN4

0101: AN4 and AN5

0110: AN4 to AN6

0111: AN4 to AN7

1XXX: Setting prohibited

• When SCANE = 1 and SCANS = 1

XXXX: Setting prohibited

[Legend]

x: Don't care

Note: $\,\,^*\,\,$ Only 0 can be written to this bit, to clear the flag.

REJ09B0412-0200



100: Enables A/D conversion start by external TMR (units 0 and 1) 110: Enables A/D conversion start by the AD 001: External trigger disabled 011: Setting prohibited 101: Setting prohibited 111: Enables A/D conversion start by the AD (starts units simultaneously) Note: Do not write to ADST when activation is trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation on the section of the		TPU (unit 0)				
001: External trigger disabled 011: Setting prohibited 101: Setting prohibited 111: Enables A/D conversion start by the AD (starts units simultaneously) Note: Do not write to ADST when activation i trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation 0x: Single mode 10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8.	al trigg	-				
011: Setting prohibited 101: Setting prohibited 111: Enables A/D conversion start by the AD (starts units simultaneously) Note: Do not write to ADST when activation i trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation 0x: Single mode 10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8.	TRG0	Enables A/D conversion start by the $\overline{\text{AD}}$				
101: Setting prohibited 111: Enables A/D conversion start by the AD (starts units simultaneously) Note: Do not write to ADST when activation i trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation 0x: Single mode 10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8.		External trigger disabled				
111: Enables A/D conversion start by the AD (starts units simultaneously) Note: Do not write to ADST when activation i trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation 0x: Single mode 10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8.		Setting prohibited				
(starts units simultaneously) Note: Do not write to ADST when activation i trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation on the second of the second		Setting prohibited				
trigger. For details, see section 22.7.3, activation by an External Trigger. 5 SCANE 0 R/W Scan Mode 4 SCANS 0 R/W These bits select the A/D conversion operation of the select the A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8.	TRG0					
4 SCANS 0 R/W These bits select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion is performed contained by the select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion operation of the select the A/D conversion operation operation of the select the A/D conversion operation operation of the select the A/D conversion operation operation of the select the A/D conversion operation operation operation of the select the A/D conversion operation	-	trigger. For details, see section 22.7.3,				
0x: Single mode 10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8. Rev. 2.00 Sep. 24, 2008		n Mode	R/W	0	SCANE	5
10: Scan mode. A/D conversion is performed channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8. Rev. 2.00 Sep. 24, 2008	ing mo	se bits select the A/D conversion operation	R/W	0	SCANS	4
channels 1 to 4. 11: Scan mode. A/D conversion is performed channels 1 to 8. Rev. 2.00 Sep. 24, 2008		Single mode				
channels 1 to 8. Rev. 2.00 Sep. 24, 2008	d conti	•				
	d conti	•				
•(ENES/12)	•					
	REJ((ENES/IS				

DIT

7

6

0

Dit mame

TRGS1

TRGS0

EXTRGS

value

0

0

0

IK/VV

R/W

R/W

R/W

Description

conversion by a trigger signal.

Timer Trigger Select 1 and 0, extended trigger select

These bits select enabling or disabling of the start of

000: Disables A/D conversion start by external trigg 010: Enables A/D conversion start by external trigge



11: A/D conversion time = 73 states*2 (max.) R/W 1 0 Reserved This bit is always read as 0. The write value sho

always be 0.

corresponding pin should be set to 0 and 1, respectively. For details, see secti

[Legend]

x: Don't care

Notes: 1. To set A/D conversion to start by the ADTRG0 pin, the DDR bit and ICR bit for

2. Po criterion

Ports.

				110: Enables A/D conversion start by the ADTRG1
				001: Setting prohibited
				011: External trigger disabled
				101: Enables A/D conversion start by external trigge TMR (units 2 and 3)
				111: Enables A/D conversion start by the ADTRG0 (starts units simultaneously)
				Note: Do not write to ADST when activation is by an trigger. For details, see section 22.7.3, Notes activation by an External Trigger.
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating mod
				0x: Single mode
				 Scan mode. A/D conversion is performed contin channels 1 to 4.
				11: Setting prohibited

DIT

7

6

0

Dit name

TRGS1

TRGS0

EXTRGS

value

0

0

0

K/VV

R/W

R/W

R/W

Description

conversion by a trigger signal.

010: Setting prohibited100: Setting prohibited

RENESAS

Timer Trigger Select 1 and 0, extended trigger select

These bits select enabling or disabling of the start of

000: Disables A/D conversion start by external trigg

Rev. 2.00 Sep. 24, 2008 Page

010.7VD conversion time = 100 states (max.)
011: A/D conversion time = 73 states*2 (max.)
100: A/D conversion time = 336 states*2 (max.)
101: A/D conversion time = 172 states*2 (max.)
110: A/D conversion time = 90 states*2 (max.)
111: A/D conversion time = 49 states*2 (max.)

R/W

(max.) (max.)

This bit enables or disables automatic clearing o ADST bit in scan mode.
 The ADST bit is not automatically cleared to 0 mode.
1: Clears the ADST bit to 0 upon completion of the conversion for all of the selected channels in second

A/D Start Clear

mode.

corresponding pin should be set to 0 and 1, respectively. For details, see secti

[Legend] x: Don't care

1

Notes: 1. To set A/D conversion to start by the ADTRG0 pin, the DDR bit and ICR bit for

Ports.

2. Po criterion

ADSTCLR 0

Rev. 2.00 Sep. 24, 2008 Page 1080 of 1468

- single channel.
 - 1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is software, TPU*1, TMR*2, or an external trigger input.
 - 2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
 - 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE to 1 at this time, an ADI interrupt request is generated.
 - 4. The ADST bit remains at 1 during A/D conversion, and is automatically cleared to 0 A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters a wait st

available in unit 0, and unit 1, respectively.

- Notes: 1. Only possible in unit 0.
 - 2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR




Figure 22.3 Example of A/D Converter Operation (Single Mode, Channel 1 Sele

22,4,2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight*1 channels. Two types of scan mode are provided, that is, co scan mode where A/D conversion is repeatedly performed and one-cycle scan mode when conversion is performed for the specified channels for one cycle.

Continuous Scan Mode (1)

input, A/D conversion starts on the first channel in the specified channel group. Conse A/D conversion on a maximum of four channels (SCANE and SCANS = B'10) or on maximum of eight channels*1 (SCANE and SCANS = B'11) can be selected. When consecutive A/D conversion is performed on four channels, A/D conversion starts on when CH3 and CH2 of unit 0 = B'00, on AN4 when CH3 and CH2 of units 0 and 1 =

1. When the ADST bit in ADCSR is set to 1 by software, TPU*1, TMR*2, or an external

RENESAS

the first channel in the group.

- Notes: 1. Consecutive A/D conversion on eight channels is only possible in unit 0.
 - 2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR available in unit 0, and unit 1, respectively.




Figure 22.4 Example of A/D Conversion (Continuous Scan Mode, Three Channels (AN0 to AN2) Selected)



Rev. 2.00 Sep. 24, 2008 Page

5. The ADST bit is automatically cleared when A/D conversion is completed for all of the channels that have been selected. A/D conversion stops and the A/D converter enters state.




Figure 22.5 Example of A/D Conversion (One-Cycle Scan Mode, Three Channels (AN4 to AN6) Selected)

Rev. 2.00 Sep. 24, 2008 Page 1084 of 1468

REJ09B0412-0200



In scan mode, the values given in tables 22.3 and 22.4 apply to the first conversion time values given in table 22.5 apply to the second and subsequent conversions. In either case CKS1 and CKS0 in ADCR should be set so that the conversion time is within the range by the A/D conversion characteristics.




Figure 22.6 A/D Conversion Timing

Rev. 2.00 Sep. 24, 2008 Page

Table 22.4 A/D Conversion Characteristics (EXCKS1 = 1: Unit 1)

			CK31 = 0					CK51 = 1				
			CKS = (0		CKS =	1		CKS =	0		CK
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Ty
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	3	_
Input sampling time	t _{SPL}	_	120	_	_	60	_	_	30	_	_	15
A/D conversion time	t _{conv}	326	_	336	166	_	172	86	_	90	45	

Note: Values in the table are the number of states.

Table 22.5 A/D Conversion Time (Scan Mode) (Unit 0)

CKS1	CKS0	Conversion Time (Number of States
0	0	512 (fixed)
	1	256 (fixed)
1	0	128 (fixed)
	1	64 (fixed)

RENESAS

1

22.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. For unit 0, an external trigger is input from ADTRG0 pin when the TRGS1, TRGS0, and EXTRGS bits are set to B'110 in ADCR_1, an external trigger is input from the ADTRG1 pin when the TRGS1, TRGS0, and EX are set to B'110 in ADCR_1. A/D conversion starts when the ADST bit in ADCSR is set the falling edge of the ADTRG pin. Other operations, in both single and scan modes, are swhen the ADST bit has been set to 1 by software. Figure 22.7 shows the timing.

Also, A/D conversion for multiple units can be externally triggered (multiple units can simultaneously). For units 0 and 1, an external trigger is input from the $\overline{ADTRG0}$ pin w TRGS1, TRGS0, and EXTRGS bits are set to B'111 in ADCR_0 and ADCR_1. A/D constarts when the ADST bit in ADCSR is set to 1 on the falling edge of the \overline{ADTRG} pin. To is different from the one when multiple units do not start simultaneously. Figure 22.8 sh timing.

Figure 22.7 External Trigger Input Timing (TRGS1, TRGS0, and EXTRGS ≠ I




Figure 22.8 External Trigger Input Timing when Multiple Units Start Simultane (TRSG1, TRGS0, and EXTRGS = B'111)

Table 22.7 A/D Converter Interrupt Source

Name	interrupt Source	interrupt Flag	DIC Activation	DIVIAC ACTI
ADI0	A/D conversion end	ADF	Possible*	Possible
Note: *	Only possible in unit	0.		

when the digital output changes from the minimum voltage value B'0000000000 (H'0 B'0000000001 (H'001) (see figure 22.10).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics and the ideal A/D conversion characteristics.

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero vol

the full-scale voltage. Does not include the offset error, full-scale error, or quantization

Rev. 2.00 Sep. 24, 2008 Page 1090 of 1468

REJ09B0412-0200

RENESAS

The deviation between the digital value and the analog input value. Includes the offse

full-scale error, quantization error, and nonlinearity error.

(see figure 22.10). • Absolute accuracy

figure 22.10).

when the digital output changes from B'11111111110 (H'3FE) to B'11111111111 (H'3F




Figure 22.9 A/D Conversion Accuracy Definitions




Figure 22.10 A/D Conversion Accuracy Definitions

Rev. 2.00 Sep. 24

Rev. 2.00 Sep. 24, 2008 Page REJ09

22.7.2 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog in retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, set the CKS1 and C to 1 and clear the ADST, TRGS1, TRGS0, and EXTRGS bits all to 0 to disable A/D conversion. After that, enter software standby mode after executing a dummy read by one word.

22.7.3 Notes on A/D Activation by an External Trigger

If any of actions (1 to 3 below) is performed while activation by an external trigger* is in stopping A/D conversion may be impossible.

Note: * External trigger refers to input on the ADTRG pin or the conversion trigger fr peripheral module (TMR or TPU).

- 1. When the setting for activation by an external trigger is in use, writing to change the the ADST bit in ADCSR from 0 to 1.
- 2. Changing the setting from activation by an external trigger to prohibition of external trigger trigger trigger trigger trigger to prohibition of external trigger trigg
- Changing the scan mode (SCANE and ADSTLCR bits; from continuous scan mode to mode or single-cycle scan mode) while the setting is for activation by an external trig

If any of the above points apply, make the corresponding settings listed below.

1. If point 1 is applicable

Do not perform writing to change the value of the ADST bit in ADCSR from 0 to 1 w setting for activation by an external trigger is in use.

2. If points 2 or 3 is applicable

Rev. 2.00 Sep. 24, 2008 Page 1092 of 1468

REJ09B0412-0200






Figure 22.11 Procedure for Changing the Mode When the Setting for Activation

External Trigger is in Use

22.7.4 **Permissible Signal Source Impedance**

This LSI's analog input is designed so that the conversion accuracy is guaranteed for an signal for which the signal source impedance is $5 \text{ k}\Omega$ or less. This specification is provide enable the A/D converter's sample-and-hold circuit input capacitance to be charged with sampling time; if the sensor output impedance exceeds 5 k Ω , charging may be insufficient may not be possible to guarantee the A/D conversion accuracy. However, if a large capa

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RENESAS




Figure 22.12 Example of Analog Input Circuit

22.7.5 **Influences on Absolute Accuracy**


Adding capacitance results in coupling with GND, and therefore noise in GND may adve affect absolute accuracy. Be sure to make the connection to an electrically stable GND su AVss.

Care is also required to insure that filter circuits do not communicate with digital signals mounting board, acting as antennas.

22.7.6 **Setting Range of Analog Power Supply and Other Pins**

If the conditions shown below are not met, the reliability of the LSI may be adversely aff

- Analog input voltage range The voltage applied to analog input pin ANn during A/D conversion should be in the $AVss \le Van \le Vref.$
 - Relation between AVcc, AVss and Vcc, Vss As the relationship between AVcc, AVss and Vcc, Vss, set AVcc = Vcc \pm 0.3 V and a Vss. If the A/D converter is not used, set AVcc = Vcc and AVss = Vss.
- Vref setting range



analog ground (AVss) should be connected at one point to a stable ground (Vss) on the

22.7.8 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an surge at the analog input pins (AN0 to AN7) should be connected between AVcc and A shown in figure 22.13. Also, the bypass capacitors connected to AVcc and the filter cap connected to the AN0 to AN7 pins must be connected to AVss.

If a filter capacitor is connected, the input currents at the AN0 to AN7 pins are averaged error may arise. Also, when A/D conversion is performed frequently, as in scan mode, is current charged and discharged by the capacitance of the sample-and-hold circuit in the converter exceeds the current input via the input impedance $(R_{\rm in})$, an error will arise in the input pin voltage. Careful consideration is therefore required when deciding the circuit of




Figure 22.13 Example of Analog Input Protection Circuit

Table 22.8 Analog Pin Specifications

Item	Min.	Max.	Unit
Analog input capacitance		20	pF
Permissible signal source impedance	_	5	kΩ




Figure 22.14 Analog Input Pin Equivalent Circuit

Module stop state specifiable




Figure 23.1 Block Diagram of D/A Converter

Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

Analog output pin o	DAU	Output	Channel o analog output
Analog output pin 1	DA1	Output	Channel 1 analog output

23.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

23.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR0 and DADR1 are 8-bit readable/writable registers that store data to which D/A co is to be performed. Whenever an analog output is enabled, the values in DADR are convecutput to the analog output pins.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

				 D/A conversion of channel 0 is enabled. Ana of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 bits D/A conversion. When this bit is cleared to 0, D conversion is controlled independently for chan 1. When this bit is set to 1, D/A conversion for and 1 is controlled together.
				Output of conversion results is always controlle DAOE0 and DAOE1 bits. For details, see table Control of D/A Conversion.
4 to 0		All 1	R	Reserved
				These are read-only bits and cannot be modified

BIT

7

6

Bit Name

DAOE1

DAOE0

value

0

0

K/W

R/W

R/W

Description

D/A Output Enable 1

D/A Output Enable 0

Controls D/A conversion and analog output. 0: Analog output of channel 1 (DA1) is disabled 1: D/A conversion of channel 1 is enabled. Ana

Controls D/A conversion and analog output. 0: Analog output of channel 0 (DA0) is disabled

of channel 1 (DA1) is enabled.



Rev. 2.00 Sep. 24, 2008 Page

		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.
0	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is disabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled.
1	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is disabled and are output of channel 1 (DA1) is enabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.

1

1

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1100 of 1468

RENESAS

Analog output of channel 0 (DA0) is disabled and ar

D/A conversion of channels 0 and 1 is enabled.

output of channel 1 (DA1) is enabled.

from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The corresult continues to be output until DADR0 is written to again or the DAOE0 bit is cl. The output value is expressed by the following formula:

Contents of DADR/256 \times V_{ref}

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time t_{DCONV} has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 23.2 Example of D/A Converter Operation

Rev. 2.0

Rev. 2.00 Sep. 24, 2008 Page

When this LSI makes a transition to software standby mode with D/A conversion enabled D/A outputs are retained, and the analog power supply current is equal to as during D/A conversion. If the analog power supply current needs to be reduced in software standby n clear the DAOE0, DAOE1 and DAE bits all to 0 to disable D/A conversion.

23.5.3 **Notes on Deep Software Standby Mode**

When this LSI makes a transition to deep software standby mode, the D/A outputs enter l impedance state.

 H8SX/1668M

RAM Size

40 Kbytes

56 Kbytes

Product Classification

H8SX/1663R

H8SX/1663M H8SX/1664R H8SX/1664M

H8SX/1668R

Flash memory version

REJ09

RAM Address

H'FF2000 to H'

H'FEE000 to H



H8SX/1664	R5F61664R	512 Kbytes	H'000000 to H'07FFFF
	R5F61664M		(modes 1, 2, 3, 6, and 7
H8SX/1668	R5F61668R	1 Mbyte	H'000000 to H'0FFFFF
	R5F61668M		(modes 1, 2, 3, 6, and 7

 Two memory MATs The start addresses of two memory spaces (memory MATs) are allocated to the sam

The mode setting in the initiation determines which memory MAT is initiated first. memory MATs can be switched by using the bank-switching method after initiation.

- User MAT initiated at a reset in user mode: 384 Kbytes/512 Kbytes/1 Mbyte — User boot MAT is initiated at reset in user boot mode: 16 Kbytes
- Programming/erasing interface by the download of on-chip program
- This LSI has a programming/erasing program. After downloading this program to the RAM, programming/erasure can be performed by setting the parameters.
- Programming/erasing time Programming time: 1 ms (typ.) for 128-byte simultaneous programming

Erasing time: 600 ms (typ.) per 1 block (64 Kbytes) • Number of programming

- The number of programming can be up to 100 times at the minimum. (1 to 100 time guaranteed.)
- Three on-board programming modes
- SCI Boot mode: Using the on-chip SCI_4, the user MAT and user boot MAT can be

programmed/erased. In SCI boot mode, the bit rate between the host and this LSI ca adjusted automatically.

USB boot mode: Using the on-chip USB, the user MAT can be programmed/erased.



Realtime emulation of the flash memory programming can be performed by overlaying of the flash memory (user MAT) area and the on-chip RAM.

Rev. 2.00 Sep. 24, 2008 Page 1106 of 1468






Figure 25.1 Block Diagram of Flash Memory




Figure 25.2 Mode Transition of Flash Memory

All erasure	O (Automatic)	O (Automatic)	0	0	O (A
Block division erasure	O*1	O*1	0	0	×
Program data transfer	From host via SCI	From host via USB	From desired device via RAM	From desired device via RAM	Via prog
RAM emulation	×	×	0	0	×
Reset initiation MAT	Embedded program storage area	Embedded program storage area	User MAT	User boot MAT* ²	_
Transition to user mode	Changing mode and reset	Changing mode and reset	Completing Programming/ erasure* ³	Changing mode and reset	
Notes: 1. All-erasure is performed. After that, the specified block can be erased. 2. First, the reset vector is fetched from the embedded program storage area. A					

Command

Programming/

erasing

interface

boot MAT. 3. In this LSI, the user programming mode is defined as the period from the timi program concerning programming and erasure is started to the timing when t

Programming/

erasing control

Command

program is completed. For details on a program concerning programming and see section 25.8.3, User Program Mode.

flash memory related registers are checked, the reset vector is fetched from t

Programming/ Com

erasing

interface

The size of the user MAT is different from that of the user boot MAT. Addresses which e the size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is made, date as an undefined value.




Figure 25.3 Memory MAT Configuration (H8SX/1644)

Rev. 2.00 Sep. 24, 2008 Page 1110 of 1468 RENESAS




Figure 25.4 (1) User MAT Block Structure of H8SX/1663





Figure 25.4 (2) User MAT Block Structure of H8SX/1664




Figure 25.4 (3) User MAT Block Structure of H8SX/1668



Rev. 2.00 Sep. 24, 2008 Page




Figure 25.5 Procedure for Creating Procedure Program

(1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip Roon-chip program to be downloaded is selected by the programming/erasing interface registart address of the on-chip RAM where an on-chip program is downloaded is specified by flash transfer destination address register (FTDAR).

Rev. 2.00 Sep. 24, 2008 Page 1114 of 1468

REJ09B0412-0200



(5) Initialization of Programming/Erasure

A pulse with the specified period must be applied when programming or erasing. The spulse width is made by the method in which wait loop is configured by the CPU instructional Accordingly, the operating frequency of the CPU needs to be set before programming/e operating frequency of the CPU is set by the programming/erasing interface parameter.

(4) Execution of Programming/Erasure

units when programming. The block to be erased is specified with the erase block number erase-block units when erasing. Specifications of the start address of the programming of program data, and erase block number are performed by the programming/erasing interformal parameters, and the on-chip program is initiated. The on-chip program is executed by us JSR or BSR instruction and executing the subroutine call of the specified address in the RAM. The execution result is returned to the programming/erasing interface parameter.

The start address of the programming destination and the program data are specified in

The area to be programmed must be erased in advance when programming flash memorinterrupts are disabled during programming/erasure.

(5) When Programming/Erasure is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasure can be realized by updating the start address of the programming and program data, or the erase block number. Since the downloaded on-chip program is on-chip RAM even after programming/erasure completes, download and initialization a required when the same processing is executed consecutively.

TxD4	Output	Serial transmit data output (used in SCI boot
RxD4	Input	Serial receive data input (used in SCI boot me
USD+, USD-	I/O	USB data I/O (used in USB boot mode)
VBUS	Input	USB cable connection/disconnection detect (USB boot mode)
PM3	Input	USB bus power mode/self power mode settin in USB boot mode)
PM4	Output	D+ pull-up control (used in USB boot mode)
		·

Input

SCI boot mode/USB boot mode setting (for boot

setting by MD3 to MD0)

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1116 of 1468

PM2

RENESAS

• Flash transfer destination address register (FTDAR)

Programming/Erasing Interface Parameters:

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

There are several operating modes for accessing the flash memory. Respective operating registers, and parameters are assigned to the user MAT and user boot MAT. The corresponding modes and registers/parameters for use is shown in table 25.3.

	Programming/ erasing interface parameters	DPFR	0	_	_	_	
		FPFR	_	0	0	0	_
		FPEFEQ	_	0	_	_	_
		FMPAR	_	_	0	_	_
		FMPDR	_	_	0	_	—
		FEBS	_	_	_	0	_
	RAM emulation	RAMER	_	_	_	_	_
	Notes: 1. The se	tting is requ	uired when	programmin	g or erasing	the user M	AT in ι
	2 The se	tting may h	e required :	according to	the combin	ation of initi	ation m

The setting is required when programming or erasing the user MAT in user bo
 The setting may be required according to the combination of initiation mode ar target memory MAT.

0

25.7.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a reset.

(1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the or

R/W R R R R R

Note: * This is a write-only bit. This bit is always read as 0.

6

0

program to be downloaded to the on-chip RAM.

5

0

...., -..., -..., -..., -...

Rev. 2.00 Sep. 24, 2008 Page 1118 of 1468 REJ09B0412-0200

7

1

12-0200

Bit

Bit Name

Initial Value

RENESAS

4

FLER 0 3

0

R

2

0

R

1

0

R

9

(F

flash memory, the reset must be released after input period (period of $\overline{RES} = 0$) of at least 10 0: Flash memory operates normally (Error pro invalid) [Clearing condition] At a reset

- 1: An error occurs during programming/erasin
 - memory (Error protection is valid)
- [Setting conditions]
- · When an interrupt, such as NMI, occurs do programming/erasure.
- When the flash memory is read during programming/erasure (including a vector r an instruction fetch). When the SLEEP instruction is executed of
- programming/erasure (including software s
- mode). When a bus master other than the CPU, s DMAC and DTC, obtains bus mastership of programming/erasure.

must be canceled, H'A5 must be written to FKE this operation must be executed in the on-chip Dummy read of FCCS must be executed twice immediately after setting this bit to 1. All interru

when download is completed. During program download initiated with this bit, particular processing which accompanies bank switching of the program storage area is execu

be disabled during download. This bit is cleared

Before a download request, initialize the VBR of to H'00000000. After download is completed, the

0: Download of the programming/erasing progr

[Setting conditions] (When all of the following c

requested.

contents can be changed.

[Clearing condition]

are satisfied)

- When download is completed

1: Download of the programming/erasing progr requested.

Not in RAM emulation mode (the RAMS bit

- RAMER is cleared to 0)
- H'A5 is written to FKEY
- Setting of this bit is executed in the on-chip
- Note: This is a write-only bit. This bit is always read as 0.

REJ09B0412-0200



				These are read-only bits and cannot be modif
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program to be down
				0: Programming program is not selected.
				[Clearing condition]
				When transfer is completed
				1: Programming program is selected.

Reserved

$(3) \quad Flash \ Erase \ Code \ Select \ Register \ (FECS)$

All 0

R

7 to 1

FECS selects the erasing program to be downloaded.

Bit		7		6		5	4	3	2	1	
Bit Nan	ne	_	-	_		_	_	_	_	_	
Initial V	alue	0		0		0	0	0	0	0	
R/W		R		R		R	R	R	R	R	
Bit	Bit N	lame	Init Val		R/\	w	Description	1			
7 to 1	_		All ()	R		Reserved				
							These are re	ead-only bi	ts and car	not be mo	difi
0	EPV	В	0		R/۱	W	Erase Pulse	Verify Blo	ck		
							Selects the	erasing pro	ogram to b	e downloa	ıde
							0: Erasing p	rogram is ı	not selecte	ed.	
							[Clearing co	ndition]			

When transfer is completed
1: Erasing program is selected.

Bit Name	Value	R/W	Description
K7	0	R/W	Key Code
K6	0	R/W	When H'A5 is written to FKEY, writing to the S0
K5	0	R/W	FCCS is enabled. When a value other than H'A written, the SCO bit cannot be set to 1. Therefore
K4	0	R/W	on-chip program cannot be downloaded to the
K3	0	R/W	RAM.
K2	0	R/W	Only when H'5A is written can programming/era
K1	0	R/W	the flash memory be executed. When a value of H'5A is written, even if the programming/erasing
K0	0	R/W	program is executed, programming/erasure car performed.
			H'A5: Writing to the SCO bit is enabled. (The S cannot be set to 1 when FKEY is a value than H'A5.)
			H'5A: Programming/erasure of the flash memore enabled. (When FKEY is a value other the the software protection state is entered.)

RENESAS

H'00: Initial value

Bit

	- /	R/W	The memory MATs can be switched by writing to FMATS.
MS5	0/1*	R/W	
MS4	0	R/W	When H'AA is written to FMATS, the user boo selected. When a value other than H'AA is wri
MS3	0/1*	R/W	user MAT is selected. Switch the MATs follow
MS2	0	R/W	memory MAT switching procedure in section 2
MS1	0/1*	R/W	Switching between User MAT and User Boot I user boot MAT cannot be selected by FMATS
MS0	0	R/W	programming mode. The user boot MAT can be selected in boot mode or programmer mode.
			H'AA: The user boot MAT is selected. (The us selected when FMATS is a value other H'AA.) (Initial value when initiated in user boot
			H'00: The user MAT is selected. (Initial value when initiated in a mode ex user boot mode.)
	MS3 MS2 MS1	MS4 0 MS3 0/1* MS2 0 MS1 0/1*	MS4 0 R/W MS3 0/1* R/W MS2 0 R/W MS1 0/1* R/W

Description

MAT Select

Initial

0/1*

R/W

R/W

Bit Name Value

MS7

Bit

7

Bit	Bit Name	Value	R/W	Description
7	TDER	0	R/W	Transfer Destination Address Setting Error
				This bit is set to 1 when an error has occurred in the start address specified by bits TDA6 to TDA6.
				A start address error is determined by whether set in bits TDA6 to TDA0 is within the range of H'02 when download is executed by setting the in FCCS to 1. Make sure that this bit is cleared before setting the SCO bit to 1 and the value sp by bits TDA6 to TDA0 should be within the range H'00 to H'02.
				The value specified by bits TDA6 to TDA0 is the range.
				 The value specified by bits TDA6 to TDA0 is H'03 and H'FF and download has stopped.
6	TDA6	0	R/W	Transfer Destination Address
5	TDA5	0	R/W	Specifies the on-chip RAM start address of the
4	TDA4	0	R/W	download destination. A value between H'00 ar
3	TDA3	0	R/W	and up to 4 Kbytes can be specified as the star of the on-chip RAM.
2	TDA2	0	R/W	H'00: H'FF9000 is specified as the start addres
1	TDA1	0	R/W	H'01: H'FFA000 is specified as the start addres
0	TDA0	0	R/W	H'02: H'FFB000 is specified as the start addres
				H'03 to H'7F: Setting prohibited. (Specifying a value from H'03 to l the TDER bit to 1 and stops down the on-chip program.)

Rev. 2.00 Sep. 24, 2008 Page 1124 of 1468

RENESAS



processing result is written in R0. The programming/erasing interface parameters are us download control, initialization before programming or erasing, programming, and eras 25.4 shows the usable parameters and target modes. The meaning of the bits in the flash

fail result parameter (FPFR) varies in initialization, programming, and erasure.

Table 25.4 Parameters and Target Modes

Initialization

Download

DPFR	0	_	_	_	R/W	Undefined	On
FPFR	0	0	0	0	R/W	Undefined	R0
FPEFEQ	_	0	_	_	R/W	Undefined	ER
FMPAR	_	_	0	_	R/W	Undefined	ER
FMPDR	_	_	0	_	R/W	Undefined	ER
FEBS	_	_	_	0	R/W	Undefined	ER

Programming

Erasure

Note: A single byte of the start address of the on-chip RAM specified by FTDAR

Download Control

Parameter

The on-chip program is automatically downloaded by setting the SCO bit in FCCS to 1. chip RAM area to download the on-chip program is the 4-Kbyte area starting from the s address specified by FTDAR. Download is set by the programming/erasing interface res the download pass and fail result parameter (DPFR) indicates the return value.

REJ09

Initial

Value

ΑII

R/W

The start address of the programming destination on the user MAT must be stored in genregister ER1. This parameter is called the flash multipurpose address area parameter (FM

The program data is always in 128-byte units. When the program data does not satisfy 12 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of the address of the programming destination on the user MAT is aligned at an address where the eight bits (A7 to A0) are H'00 or H'80.

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of th and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be segeneral register ER0. This parameter is called the flash multipurpose data destination are parameter (FMPDR).

For details on the programming procedure, see section 25.8.3, User Program Mode.

(d) Erasure

erasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This parameter is program which is downloaded.

When the flash memory is erased, the erase block number on the user MAT must be pass

called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 19 as the erase block number.

For details on the erasing procedure, see section 25.8.3, User Program Mode.

Rev. 2.00 Sep. 24, 2008 Page 1126 of 1468

REJ09B0412-0200

1468



				0: Download program selection is normal
				1: Download program selection is abnormal
1	FK	_	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'A5) and returns the
				0: FKEY setting is normal (H'A5)
				1: FKEY setting is abnormal (value other than
0	SF	_	R/W	Success/Fail
		Returns the download result. Reads back the downloaded to the on-chip RAM and determi whether it has been transferred to the on-chip		
				Download of the program has ended normerror)
				1: Download of the program has ended abno (error occurs)

Unused

R/W

These bits return 0.

Source Select Error Detect

Only one type can be specified for the on-chip which can be downloaded. When the program downloaded is not selected, more than two typograms are selected, or a program which is

mapped is selected, an error occurs.

7 to 3

SS

2

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_	_	_	Unused
				These bits return 0.
1	FQ	_	R/W	Frequency Error Detect
				Compares the specified CPU operating frequer the operating frequencies supported by this LS returns the result.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
0	SF	_	R/W	Success/Fail
				Returns the initialization result.
				0: Initialization has ended normally (no error)
				1: Initialization has ended abnormally (error occ



				performed (FLER = 1)
5	EE	_	R/W	Programming Execution Error Detect
				Writes 1 to this bit when the specified data conwritten because the user MAT was not erased is set to 1, there is a high possibility that the unhas been written to partially. In this case, after the error factor, erase the user MAT. If FMATS H'AA and the user boot MAT is selected, an enwhen programming is performed. In this case, user MAT and user boot MAT have not been user mode or programmer mode.
				0: Programming has ended normally
				 Programming has ended abnormally (progr result is not guaranteed)
				Rev. 2.00 Sep. 24, 2008 Page
				REJOS

R/W

Programming Mode Related Setting Error Det

Detects the error protection state and returns When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. conditions to enter the error protection state s

1: Error protection state, and programming ca

25.9.3, Error Protection.

0: Normal operation (FLER = 0)

6

MD

				specified as the start address of the storage de for the program data, an error occurs.
				 Setting of the start address of the storage defor the program data is normal
				 Setting of the start address of the storage defor the program data is abnormal
1	WA	_	R/W	Write Address Error Detect
				When the following items are specified as the saddress of the programming destination, an erroccurs.
				An area other than flash memory
				 The specified address is not aligned with the byte boundary (lower eight bits of the address)

When an address not in the flash memory area

other than H'00 and H'80)

destination is normal

destination is abnormal

Returns the programming result.

0: Setting of the start address of the programm

1: Setting of the start address of the programm

0: Programming has ended normally (no error) 1: Programming has ended abnormally (error of

RENESAS

Success/Fail

Rev. 2.00 Sep. 24, 2008 Page 1130 of 1468

R/W

SF

0

				performed (FLER = 1)	
5 E	Ε	_	R/W	Erasure Execution Error Detect	
				Returns 1 when the user MAT could not be when the flash memory related register sett partially changed. If this bit is set to 1, there possibility that the user MAT has been eras In this case, after removing the error factor, user MAT. If FMATS is set to H'AA and the MAT is selected, an error occurs when eras performed. In this case, both the user MAT boot MAT have not been erased. Erasing or boot MAT should be performed in boot mod programmer mode.	tin e i: e e u su a f t
				0: Erasure has ended normally	
				1: Erasure has ended abnormally	
				Rev. 2.00 Sep. 24, 2008 Pag	

R/W

Erasure Mode Related Setting Error Detect

25.9.3, Error Protection.

0: Normal operation (FLER = 0)

Detects the error protection state and returns When the error protection state is entered, this to 1. Whether the error protection state is entered to 2. Whether the error protection state is entered by conditions to enter the error protection state, so

1: Error protection state, and programming ca

6

MD

				U: Setting of erase block number is normal
				1: Setting of erase block number is abnormal
2, 1	_	_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.

(4) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER0

0: Erasure has ended normally (no error)1: Erasure has ended abnormally (error occurs)

FPEFEQ sets the operating frequency of the CPU. The operating frequency available in t

Bit	31	30	29	28	27	26	25	
Bit Name	_							
Bit	23	22	21	20	19	18	17	
Bit Name	_	_	_	_	_	_		
'								
Bit	15	14	13	12	11	10	9	
Bit Name	F15	F14	F13	F12	F11	F10	F9	
Bit	7	6	5	4	3	2	1	
Bit Name	F7	F6	F5	F4	F3	F2	F1	

ranges from 8 MHz to 50 MHz.

be shown in a number of two decimal place

2. The value multiplied by 100 is converted to binary digit and is written to FPEFEQ (gen register ER0).

For example, when the operating frequency o is 35.000 MHz, the value is as follows:

1. The number of three decimal places of 35 rounded.

2. The formula of $35.00 \times 100 = 3500$ is conv the binary digit and B'0000 1101 1010 110 (H'0DAC) is set to ER0.

RENESAS

Bit Name	MOA23	MOA22	MOA21	MOA20	MOA19	MOA18	MOA17
Bit	15	14	13	12	11	10	9
Bit Name	MOA15	MOA14	MOA13	MOA12	MOA11	MOA10	MOA9
Bit	7	6	5	4	3	2	1
Bit Name	MOA7	MOA6	MOA5	MOA4	МОАЗ	MOA2	MOA1

Bit	Bit Name	Initi Valu		W De	scription				
31 to 0	MOA31 to MOA0	_	R/\	des pro sta sta 128	ese bits station of ogramming art address art address 8-byte bouared to 0.	n the user g is execut s of the use s of the pro	MAT. Cor ed starting er MAT. The ogramming	nsecutive g from the herefore, t g destination	128- spec he s

Rev. 2.00 Sep. 24, 2008 Page 1134 of 1468

Bit	15	14	13	12	11	10	9	
Bit Name	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	
Bit	7	6	5	4	3	2	1	
Bit Name	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	П
Initial it Bit Name Value R/W Description								
1 to 0 MOI MOI	D31 to — DA0	R/	sto 12	nese bits st ores the pr 28-byte dat om the spe	rogram dat ta is progra	ta for the u ammed to	ıser MAT. (Со

21

MOD21

20

MOD20

MOD19

MOD18

MOD17

23

MOD23

Bit Name

Bit 31 to 22

MOD22

REJ09

H8SX/1668

FEBS specifies the erase block number. Settable values range from 0 to 23 (H'0000 to A value of 0 corresponds to block EB0 and a value of 23 corresponds to block EB23. occurs when a value over the range (from 0 to 23) is set.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value		_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ı
Bit	23	22	21	20	19	18	17	
Bit Name	20	22		20	10	10	17	
Initial Value		_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	- 1
Bit	15	14	13	12	11	10	9	
Bit Name	10		10			10		
Initial Value							_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
D::	_		_					
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	_	_	_	_	_	_	_	

R/W

R/W

R/W

REJ09B0412-0200

R/W



R/W

R/W

R/W

R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	0	R	Reserved
				These are read-only bits and cannot be modif
3	RAMS	0	R/W	RAM Select
				Selects the function which emulates the flash using the on-chip RAM.
				0: Disables RAM emulation function
				Enables RAM emulation function (all blocks user MAT are protected against programmi erasing)
2	RAM2	0	R/W	Flash Memory Area Select
1	RAM1	0	R/W	These bits select the user MAT area overlaid
0	RAM0	0	R/W	on-chip RAM when RAMS = 1. The following a correspond to the 4-Kbyte erase blocks.
				000: H'000000 to H'000FFF (EB0)
				001: H'001000 to H'001FFF (EB1)
				010: H'002000 to H'002FFF (EB2)
				011: H'003000 to H'003FFF (EB3)
				100: H'004000 to H'004FFF (EB4)
				101: H'005000 to H'005FFF (EB5)

Initial Value

R

R

R

R

R/W

110: H'006000 to H'006FFF (EB6) 111: H'007000 to H'007FFF (EB7)

R/W

R/W

Table 25.5 On-Board Programming Mode Setting

Mod	de Setting	EMLE	MD3	MD2	MD1	MD0	PI
Use	r boot mode	0	0	0	0	1	
SCI	boot mode	0	0	0	1	0	0
USE	B boot mode	0	0	0	1	0	1
User program mode	0	0	1	1	0		
	0	0	1	1	1	_	




Figure 25.6 System Configuration in Boot Mode

adjustment end sign. When the host receives this bit adjustment end sign normally, it transbyte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again bit rate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 25.6.




Figure 25.7 Automatic-Bit-Rate Adjustment Operation

Table 25.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LS
9,600 bps	8 to 18 MHz
19,200 bps	8 to 18 MHz




Figure 25.8 SCI Boot Mode State Transition Diagram

erasing command is transmitted. When the erasure is finished, the erase block number set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when the specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are eras entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and

waiting for crase block data is entered. The crase block number must be transmitted a

Memory read of the user MAT/user boot MAT can only read the data programmed after MAT/user boot MAT has automatically been erased. No other data can be read.

read of the user MAT/user boot MAT and acquisition of current status information.

Rev. 2.00 Sep. 24, 2008 Page 1142 of 1468 REJ09B0412-0200

RENESAS




Figure 25.9 System Configuration in USB Boot Mode

	For bus power mode (PM3 = 1)	5
Endpoint configuration	EP0 Control (in out) 8 bytes	
	Configuration 1	
	└─ InterfaceNumber0	
	L AlternateSetting0	
	EP1 Bulk (out) 64 bytes	
	EP2 Bulk (in) 64 bytes	




Figure 25.10 USB Boot Mode State Transition Diagram

- After a transition to the USB boot mode is made, the boot program embedded in this
 initialized. This LSI performs enumeration to the host after the USB boot program is
 initialized.
- 2. Inquiry information about the size, configuration, start address, and support status of MAT is transmitted to the host.
- 3. After inquiries have finished, all user MAT are automatically erased.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

REJ09

- For details, refer to section 27, Clock Pulse Generator.
- Use the PM4 pin for the D+ pull-up control connection.
- For the stable supply of the power during the flash memory programming and erasing
- cable should not be connected via the bus powered HUB. • If the bus powered HUB is disconnected during the flash memory programming and e
- permanent damage to the LSI may result. • If the USB bus in the bus power mode enters the suspend mode, this does not make the
- transition to the software standby mode in the power-down state.

Rev. 2.00 Sep. 24, 2008 Page 1146 of 1468




Figure 25.11 Programming/Erasing Flow




Figure 25.12 RAM Map when Programming/Erasure is Executed




Figure 25.13 Programming Procedure in User Program Mode

REJ09

H'FF, the program processing time can be shortened.

1. Select the on-chip program to be downloaded and the download destination. When th bit in FPCS is set to 1, the programming program is selected. Several programming/e programs cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the c destination is specified by FTDAR.

procedure program. The download result can be confirmed by the return value of the parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR paramete value other than the return value (e.g. H'FF). Since particular processing that is accon by bank switching as described below is performed when download is executed, initia VBR contents to H'00000000. Dummy read of FCCS must be performed twice imme

- 2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be to request download of the on-chip program. 3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s
- SCO bit to 1, all of the following conditions must be satisfied. RAM emulation mode has been canceled.
 - H'A5 is written to FKEY.
 - Setting the SCO bit is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be

- after the SCO bit is set to 1. — The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.

RENESAS REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1150 of 1468

- operation cannot be guaranteed. Make sure that an access request by the DMAC not generated.
- 4. FKEY is cleared to H'00 for protection.
 - 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specifically).

CPU).

FTDAR). If the value of the DPFR parameter is H'00, download has been performed if the value is not H'00, the source that caused download to fail can be investigated by description below.

— If the value of the DPFR parameter is the same as that before downloading, the start address of the download destination in ETDAR may be abnormal. In this

— If access to the flash memory is requested by the DMAC or DTC during download

- the start address of the download destination in FTDAR may be abnormal. In thi confirm the setting of the TDER bit in FTDAR.If the value of the DPFR parameter is different from that before downloading, ch
- bit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.6. The operating frequency of the CPU is set in the FPEFEQ parameter for initialization.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initializatio settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initialized program and initialization is not performed. For details on setting the frequency, see

25.7.2, (4) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register F

- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su program storage area and stack area in the on-chip RAM and register values are no overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasure. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other the CPU during programming/erasure, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control modern Accordingly, interrupts other than NMI are held and not executed. Configure the user
 - so that NMI interrupts do not occur. The interrupts that are held must be executed after programming completes. When the bus mastership is moved to other than the CPU, si the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM
- not acquire the bus. 10. FKEY must be set to H'5A and the user MAT must be prepared for programming.
- 11. The parameters required for programming are set. The start address of the programmi
 - destination on the user MAT (FMPAR parameter) is set in general register ER1. The address of the program data storage area (FMPDR parameter) is set in general registe — Example of FMPAR parameter setting: When an address other than one in the use
 - area is specified for the start address of the programming destination, even if the programming program is executed, programming is not executed and an error is re-

boundary.

the FPFR parameter. Since the program data for one programming operation is 12 the lower eight bits of the address must be H'00 or H'80 to be aligned with the 128

- The general registers other than Livo and Livi are note in the programming program — R0L is a return value of the FPFR parameter.
 - Since the stack area is used in the programming program, a stack area of 128 byt
 - maximum must be allocated in RAM.
 - 13. The return value in the programming program, the FPFR parameter is determined.

 - 14. Determine whether programming of the necessary data has finished. If more than 12 data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte repeat steps 11 to 14. Increment the programming destination address by 128 bytes a
 - the programming data pointer correctly. If an address which has already been progra written to again, not only will a programming error occur, but also flash memory will damaged. restarted by a reset immediately after programming has finished, secure the reset inp
 - 15. After programming finishes, clear FKEY and specify software protection. If this LS (period of $\overline{RES} = 0$) of at least 100 µs.




Figure 25.14 Erasing Procedure in User Program Mode

on in fecs is set to 1, the programming program is selected. Several programming/ programs cannot be selected at one time. If several programs are selected, a downloa returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR. For the procedures to be carried out after setting FKEY, see section 25.8.3 (2), Progr

2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS pa of the user MAT in general register ER0. If a value other than an erase block numbe user MAT is set, no block is erased even though the erasing program is executed, an is returned to the FPFR parameter.

Procedure in User Program Mode.

3. Erasure is executed. Similar to as in programming, the entry point of the erasing pro the address which is 16 bytes after #DLTOP (start address of the download destinati specified by FTDAR). Call the subroutine to execute erasure by using the following MOV.L #DLTOP+16, ER2 ; Set entry address to ER2

@ER2 ; Call erasing routine **JSR** NOP The general registers other than ER0 and ER1 are held in the erasing program.

- Since the stack area is used in the erasing program, a stack area of 128 bytes at the maximum must be allocated in RAM.
- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one blocks
- be erased, update the FEBS parameter and repeat steps 2 to 5. 6. After erasure completes, clear FKEY and specify software protection. If this LSI is a
 - a reset immediately after erasure has finished, secure the reset input period (period o of at least 100 µs.

R0L is a return value of the FPFR parameter.



Rev. 2.00 Sep. 24, 2008 Page




Figure 25.15 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Program Mode

Initialization must be executed for both entry addresses: #DLTOP (start address of destination for erasing program) + 32 bytes, and #DLTOP (start address of download destination for programming program) + 32 bytes.

25.8.4 User Boot Mode

Branching to a programming/erasing program prepared by the user enables user boot mois a user-arbitrary boot mode to be used.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasuruser boot MAT is only enabled in boot mode or programmer mode.

(1) Initiation in User Boot Mode

When the reset start is executed with the mode pins set to user boot mode, the built-in claroutine runs and checks the user MAT and user boot MAT states. While the check routing running, NMI and all other interrupts cannot be accepted. Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, the user bits selected (FMATS = H'AA) as the execution memory MAT.




Figure 25.16 Procedure for Programming User MAT in User Boot Mode

Rev. 2.00 Sep. 24, 2008 Page 1158 of 1468 REJ09B0412-0200 description in section 25.11, Switching between User MAT and User Boot MAT.

Except for memory MAT switching, the programming procedure is the same as that in uprogram mode.

The area that can be executed in the steps of the procedure program (on-chip RAM, use and external space) is shown in section 25.8.5, On-Chip Program and Storable Area for Data.




Figure 25.17 Procedure for Erasing User MAT in User Boot Mode

Data.

25.8.5

On-Chip Program and Storable Area for Program Data

In the descriptions in this manual, the on-chip programs and program data storage areas assumed to be in the on-chip RAM. However, they can be executed from part of the flas

which is not to be programmed or erased as long as the following conditions are satisfie

1. The on-chip program is downloaded to and executed in the on-chip RAM specified I

- FTDAR. Therefore, this on-chip RAM area is not available for use.


 2. Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a
- area.3. Download requested by setting the SCO bit in FCCS to 1 should be executed from the RAM because it will require switching of the memory MATs.
- 4. In an operating mode in which the external address space is not accessible, such as s mode, the required procedure programs, NMI handling vector table, and NMI handling should be transferred to the on-chip RAM before programming/erasure starts (down is determined).
- 5. The flash memory is not accessible during programming/erasure. Programming/eras executed by the program downloaded to the on-chip RAM. Therefore, the procedure that initiates operation, the NMI handling vector table, and the NMI handling routing stored in the on-chip RAM other than the flash memory.
- 6. After programming/erasure starts, access to the flash memory should be inhibited unis cleared. The reset input state (period of $\overline{RES} = 0$) must be set to at least 100 μ s who perating mode is changed and the reset start executed on completion of programming. Transitions to the reset state are inhibited during programming/erasure. When the resist input, a reset input state (period of $\overline{RES} = 0$) of at least 100 μ s is needed before the signal is released.

executed are determined by the combination of the processing contents, operating mode, structure of the memory MATs, as shown in tables 25.8 to 25.12.

Table 25.8 Executable Memory MAT

Operating ModeProcessing ContentsUser Program ModeUser Boot Mode*ProgrammingSee table 25.9See table 25.11ErasingSee table 25.10See table 25.12

Note: * Programming/Erasure is possible to the user MAT.





FCCS (download)			
Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Operation for writing H'5A to FKEY	0	0	0
Operation for setting programming parameter	0	×	0
Execution of programming	0	×	0
Decision of programming result	0	×	0
Operation for programming error	0	×	0
Operation for clearing FKEY	0	×	0

Note: * Transferring the program data to the on-chip RAM beforehand enables this a used.

Rev. 2.00 Sep. 24, 2008 Page

Operation for clearing FKEY	0	0	0	
Decision of download result	0	0	0	
Operation for download error	0	0	0	
Operation for setting initialization parameter	0	0	0	_
Execution of initialization	0	×	0	
Decision of initialization result	0	0	0	
Operation for initialization error	0	0	0	
NMI handling routine	0	×	0	
Operation for disabling interrupts	0	0	0	
Operation for writing H'5A to FKEY	0	0	0	
Operation for setting erasure parameter	0	×	0	
Execution of erasure	0	×	0	
Decision of erasure result	0	×	0	
Operation for erasure error	0	×	0	
Operation for clearing FKEY	0	×	0	



FCCS (download)			
Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Switching memory MATs by FMATS	0	×	0
Operation for writing H'5A to FKEY	0	×	0
Operation for setting programming parameter	0	×	0
Execution of programming	0	×	0
Decision of programming result	0	×	0
Operation for programming error	0	X* ²	0
Operation for clearing FKEY	0	×	0

Switching memory MATs by FMATS O

Notes: 1. Transferring the program data to the on-chip RAM beforehand enables this a 2. Switching memory MATs by FMATS by a program in the on-chip RAM enable

×

area to be used.

RENESAS

O

Operation for clearing FKEY	0	0		0	
Decision of download result	0	0		0	
Operation for download error	0	0		0	
Operation for setting initialization parameter	0	0		0	
Execution of initialization	0	×		0	
Decision of initialization result	0	0		0	
Operation for initialization error	0	0		0	
NMI handling routine	0	×		0	
Operation for disabling interrupts	0	0		0	
Switching memory MATs by FMATS	0	×	0		
Operation for writing H'5A to FKEY	0	×	0		
Operation for setting erasure parameter	0	×	0		
Execution of erasure	0	×	0		
Decision of erasure result	0	×	0		
Operation for erasure error	0	×*	0		
Operation for clearing FKEY	0	×	0		
Switching memory MATs by FMATS	0	×	0		
Note: * Switching memory MATs by FMATS by a program in the on-chip RAM enables					

area to be used.

Rev. 2.00 Sep. 24, 2008 Page 1166 of 1468

program is initiated, and the error in programming/erasure is indicated by the FFFK part

Table 25.13 Hardware Protection

		Function t	o be Pr
Item	Description	Download	Progr Erasiı
Reset protection	The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered.	0	0
	The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.		

by SCO bit	entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.		
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasure are disabled unless the required key code is written in FKEY.	0	0
Emulation protection	The programming/erasing protection state is entered when the RAMS bit in the RAM emulation	0	0

25.9.3 Error Protection

register (RAMER) is set to 1.

occurs or operations not according to the programming/erasing procedures are detected d programming/erasure of the flash memory. Aborting programming or erasure in such cas prevents damage to the flash memory due to excessive programming or erasing.

If an error occurs during programming/erasure of the flash memory, the FLER bit in FCC

Error protection is a mechanism for aborting programming or erasure when a CPU runaw

to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasure.
- When the flash memory is read from during programming/erasure (including a vector an instruction fetch).
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasure.
 When a bus master other than the CPU such as the DMAC and DTC obtains bus
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus ma during programming/erasure.

Rev. 2.00 Sep. 24, 2008 Page 1168 of 1468

REJ09B0412-0200






Figure 25.18 Transitions to Error Protection State




Figure 25.19 RAM Emulation Flow




Figure 25.20 Address Map of Overlaid RAM Area (H8SX/1664)

The flash memory area that can be emulated is the one area selected by bits RAM2 to R RAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download of the on-chip program must be executed. At this time, the download area should be spe that the overlaid RAM area is not overwritten by downloading the on-chip program. Sin in which the tuned data is stored is overlaid with the download area when FTDAR = H'(tuned data must be saved in an unused area beforehand.

Rev. 2.00 Sep. 24, 2008 Page




Figure 25.21 Programming Tuned Data (H8SX/1664)

- After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cance overlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- Start the procedure program and download the on-chip program to the on-chip RAM. address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program mudownloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR at FMPDR parameters and then execute programming.


Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the regardless of the regardless of the RAM2 to RAM0 bits. Under this condition, the on-chip program cannot be downloaded. When data is to be actually programmed and erased, clear the RAM to 0.

Rev. 2.00 Sep. 24, 2008 Page 1172 of 1468 REJ09B0412-0200



for eight times (this prevents access to the flash memory during memory MAT switch

- 3. If an interrupt request has occurred during memory MAT switching, there is no guar which memory MAT is accessed. Always mask the maskable interrupts before switch memory MATs. In addition, configure the system so that NMI interrupts do not occumemory MAT switching.
- 4. After the memory MATs have been switched, take care because the interrupt vector also have been switched. If interrupt processing is to be the same before and after me MAT switching, transfer the interrupt processing routines to the on-chip RAM and s
- VBR to place the interrupt vector table in the on-chip RAM.5. The size of the user MAT is different from that of the user boot MAT. Addresses whether the size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is made read as an undefined value.



2. Write other than H'AA to FMATS.

Figure 25.22 Switching between User MAT and User Boot MAT

3. Before access to the user MAT, execute the NOP instruction for eight tin

	H8SX/1664	512 Kbytes	FZTAT1024V3
	H8SX/1668	1 Mbyte	FZTAT1024V3
User boot MAT	H8SX/1663	16 Kbytes	FZTATUSBT1
	H8SX/1664		
	H8SX/1668		

Standard Serial Communications Interface Specifications for 25.13 Mode

The boot program initiated in boot mode performs serial communications using the host chip SCI_4. The serial communications interface specifications are shown below.

The boot program has three states.

1. Bit-rate-adjustment state

In this state, the boot program adjusts the bit rate to achieve serial communications w host. Initiating boot mode enables starting of the boot program and entry to the bit-rat adjustment state. The program receives the command from the host to adjust the bit ra adjusting the bit rate, the program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The devi clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to chip RAM and erases the user MATs and user boot MATs before the transition.




Figure 25.23 Boot Program States

Rev. 2.00 Sep. 24, 2008 Page RENESAS




Figure 25.24 Bit-Rate-Adjustment Sequence

(2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host boot program is as shown below.

- 1. One-byte commands and one-byte responses
 - These one-byte commands and one-byte responses consist of the inquiries and the AC successful completion.
- 2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selections responses to inquiries.

The program data size is not included under this heading because it is determined in a command.

- 3. Error response
 - The error response is a response to inquiries. It consists of an error response and an er and comes two bytes.
- 4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

Rev. 2.00 Sep. 24, 2008 Page 1176 of 1468 REJ09B0412-0200



	Error resp	onse	
128-byte programming	Address	Data (n bytes)	
	Command		Che
Memory read	Size	Data	
response	Response		Che

Figure 25.25 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasi checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amou and checksum
- Checksum (one byte): The checksum is calculated so that the total of all values from command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read



Rev. 2.00 Sep. 24, 2008 Page REJ09

H'25 User MAT information inquiry H'26 Block for erasing information In	Inquiry regarding the a number of us and the start and last addresses of
H'26 Block for erasing information In	nquiry Inquiry regarding the number of bloo
	the start and last addresses of each
H'27 Programming unit inquiry	Inquiry regarding the unit of program
H'3F New bit rate selection	Selection of new bit rate
H'40 Transition to programming/era state	sing Erasing of user MAT and user boot entry to programming/erasing state
H'4F Boot program status inquiry	Inquiry into the operated status of th program

Rev. 2.00 Sep. 24, 2008 Page 1178 of 1468

Device selection

Clock mode inquiry

Clock mode selection

Multiplication ratio inquiry

Operating clock frequency inquiry



Selection of device code

and values of each mode

multiple

Inquiry regarding numbers of clock n

Indication of the selected clock mode

Inquiry regarding the number of frequentiplied clock types, the number of multiplication ratios, and the values of

Inquiry regarding the maximum and values of the main clock and periphe

REJ09B0412-0200

H'10

H'21

H'11

H'22

H'23

response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size	Number of devices	
	Number of characters	Devic	e code	Product name
	•••			
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, ar checksum, that is, the amount of data contributes by the number of devices, characte codes and product names
- Number of devices (one byte): The number of device types supported by the boot pr
 Number of characters (one byte): The number of characters in the device codes and
- program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

SUM (one byte): Checksum

Response H'06

 Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90

• Error response, H'90, (one byte): Error response to the device selection command

ERROR : (one byte): Error code

H'11: Sum check error

ERROR

H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode in

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response H'31 Size Mode ... SUM

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the modes
- Mode (two bytes): Values of the supported clock modes (i.e. H'01 means clock mode

 $H'00: MD_CLK = 0 (8 to 18 MHz input)$

H'01: MD_CLK = 1 (16 MHz input)

• SUM (one byte): Checksum

Rev. 2.00 Sep. 24, 2008 Page 1180 of 1468

REJ09B0412-0200



• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comma
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Number of multiplication ratios	Multiplica- tion ratio			
SUM				

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
- Size (one byte): The amount of data that represents the number of types of multiplication ratios, and the multiplication ratios
- Number of types of multiplication (one byte): The number of types of multiplication to the device can be set

(e.g. when there are two multiplied clock types, which are the main and peripheral clonumber of types will be H'02.)

- Number of multiplication ratios (one byte): The number of types of multiplication rate
 each type
 (e.g. the number of multiplication ratios to which the main clock can be set and the per
- (e.g. the number of multiplication ratios to which the main clock can be set and the perclock can be set.)
- Multiplication ratio (one byte)
 Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequent multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be H'FE. H'FE = [-2]

The number of multiplication ratios returned is the same as the number of multiplicate and as many groups of data are returned as there are types of multiplication.

• SUM (one byte): Checksum



	SUM		
nse	e. H'33. (one b	vte): Response	e to operating clock frequency inquiry

- Respons
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operati frequency types (e.g. when there are two operating clock frequency types, which are the main and pe
 - clocks, the number of types will be H'02.)
- Minimum value of operating clock frequency (two bytes): The minimum value of th multiplied or divided clock frequency. The minimum and maximum values of the operating clock frequency represent the v

MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the v 17.00 MHz, it will be 2000, which is H'07D0.) • Maximum value (two bytes): Maximum value among the multiplied or divided clock

frequencies. There are as many pairs of minimum and maximum values as there are operating clo

SUM (one byte): Checksum

frequencies.

- Response, H'34, (one byte): Response to user boot MAT information inquiry
 - Size (one byte): The number of bytes that represents the number of areas, area-start ac and area-last address
 - Number of Areas (one byte): The number of consecutive user boot MAT areas When user boot MAT areas are consecutive, the number of areas returned is H'01.
 - Area-start address (four byte): Start address of the area • Area-last address (four byte): Last address of the area
 - There are as many groups of data representing the start and last addresses as there are • SUM (one byte): Checksum

(h) User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

H'25 Command

Command, H'25, (one byte): Inquiry regarding user MAT information

				_
Response	H'35	Size	Number of areas	
	Start ac	ddress ar	ea	Last address area
	•••			
	SUM			

- Response, H'35, (one byte): Response to the user MAT information inquiry Size (one byte): The number of bytes that represents the number of areas, area-start ac
- Number of areas (one byte): The number of consecutive user MAT areas When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area

Rev. 2.00 Sep. 24, 2008 Page 1184 of 1468 REJ09B0412-0200

and area-last address

RENESAS

•				
	Block start address			
	SUM			

• Response, H'36, (one byte): Response to the number of erased blocks and addresses
• Size (three bytes): The number of bytes that represents the number of blocks, block

Block last address

- Size (three bytes): The number of bytes that represents the number of blocks, block-addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
 - Block start address (four bytes): Start address of a block
- Block last Address (four bytes): Last address of a block

There are as many groups of data representing the start and last addresses as there are SUM (one byte): Checksum

(j) Programming Unit Inquiry

The boot program will return the programming unit used to program data.

Command H'27

Command, H'27, (one byte): Inquiry regarding programming unit

Response H'37 Size Programming unit SUM

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fit
- Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
- SUM (one byte): Checksum



- Size (one byte): The number of bytes that represents the bit rate, input frequency, nur types of multiplication, and multiplication ratio • Bit rate (two bytes): New bit rate
- Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by 19 when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
 - Number of types of multiplication (one byte): The number of multiplication to which device can be set. Multiplication ratio 1 (one byte): The value of multiplication or division ratios for the

One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which is

- operating frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the clo frequency is multiplied by four, the multiplication ratio will be H'04.) Division ratio: The inverse of the division ratio, as a negative number (e.g. when the
- frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2) Multiplication ratio 2 (one byte): The value of multiplication or division ratios for the peripheral frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the cle

frequency is multiplied by four, the multiplication ratio will be H'04.)

- (Division ratio: The inverse of the division ratio, as a negative number (E.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- SUM (one byte): Checksum

Response H'06 • Response, H'06, (one byte): Response to selection of a new bit rate

When it is possible to set the bit rate, the response will be ACK.

RENESAS REJ09B0412-0200



Rev. 2.00 Sep. 24, 2008 Page 1186 of 1468

The frequency is not within the specified range.

(4) Receive Data Check

The methods for checking of receive data are listed below.

1. Input frequency

The received value of the input frequency is checked to ensure that it is within the raminimum to maximum frequencies which matches the clock modes of the specified When the value is out of this range, an input-frequency error is generated.

2. Multiplication ratio

The received value of the multiplication ratio or division ratio is checked to ensure the matches the clock modes of the specified device. When the value is out of this range frequency error is generated.

3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI at the operating frequency. The expression is given below.

Operating frequency = Input frequency × Multiplication ratio, or Operating frequency = Input frequency ÷ Division ratio

The calculated operating frequency should be checked to ensure that it is within the minimum to maximum frequencies which are available with the clock modes of the

minimum to maximum frequencies which are available with the clock modes of device. When it is out of this range, an operating frequency error is generated.



response. The host will send an ACK with the new bit rate for confirmation and the boot will response with that rate.

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

The sequence of new bit-rate selection is shown in figure 25.26.




Figure 25.26 New Bit-Rate Selection Sequence

• Command, H'40, (one byte): Transition to programming/erasing state

Response H'06

Response, H'06, (one byte): Response to transition to programming/erasing state
 The boot program will send ACK when the user MAT and user boot MAT have bee
 by the transferred erasing program.

Error Response H'C0 H'51

- Error response, H'CO, (one byte): Error response for user boot MAT blank check
- Error code, H'51, (one byte): Erasing error
 An error occurred and erasure was not completed.

(6) Command Error

A command error will occur when a command is undefined, the order of commands is it or a command is unacceptable. Issuing a clock-mode selection command before a device or an inquiry command after the transition to programming/erasing state command, are

Error Response H'80 H'xx

- Error response, H'80, (one byte): Command error
- Command, H'xx, (one byte): Received command

- be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inquir which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, acc to the returned information on multiplication ratios and operating frequencies.
- 7. After selection of the device and clock mode, the information of the user boot MAT a MAT should be made to inquire about the user boot MATs information inquiry (H'24 MATs information inquiry (H'25), erased block information inquiry (H'26), and programme to the programme of unit inquiry (H'27).
 - 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

	User boot MAT blank check	Checks the blank data of the use
1'4D	User MAT blank check	Checks the blank data of the use
1'4C	User boot MAT blank check	Checks whether the contents of t boot MAT are blank
1'4D	User MAT blank check	Checks whether the contents of the MAT are blank
H'4F	Boot program status inquiry	Inquires into the boot program's s

User MAT programming selection

128-byte programming

User boot MAT sum check

User MAT sum check

Erasing selection

Block erasing

Memory read

H'43

H'50

H'48

H'58

H'52

H'4A

H'4B

Rev. 2.00 Sep. 24, 2008 Page

Transfers the user MAT programn

Programs 128 bytes of data

Erases a block of data

Transfers the erasing program

Reads the contents of memory

Checks the checksum of the user

Checks the checksum of the user

program

command represents the data programmed according to the method specified by the s command. When more than 128-byte data is programmed, 128-byte commands shoul repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFF address will stop the programming. On completion of programming, the boot program wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programming another method or of another MAT, the procedure must be repeated from the program selection command.

The sequence for the programming selection and 128-byte programming commands i in figure 25.27.




Figure 25.27 Programming Sequence

Rev. 2.00 Sep. 24, 2008 Page 1192 of 1468

REJ09B0412-0200






Figure 25.28 Erasure Sequence

Rev. 2.00 Sep. 24, 2008 Page

Error Response H'C2 ERROR

- Error response: H'C2 (1 byte): Error response to user boot MAT programming select
 - ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

User MAT Programming Selection

The boot program will transfer a program for user MAT programming selection. The data programmed to the user MATs by the transferred program for programming.

H'43 Command

Command, H'43, (one byte): User MAT programming selection

H'06 Response

When the programming program has been transferred, the boot program will return A Error Response H'C3 **ERROR**

• Response, H'06, (one byte): Response to user MAT programming selection

- Error response: H'C3 (1 byte): Error response to user MAT programming selection
- ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

REJ09B0412-0200



- Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'01000000)
- Program data (128 bytes): Data to be programmed

 The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming
 On completion of programming, the boot program will return ACK.

Error Response H'D0 ERROR

- Error response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code

H'11: Checksum Error

H'2A: Address error

The address is not in the specified MAT.

H'53: Programming error

A programming error has occurred and programming cannot be contin

The specified address should match the unit for programming of data. For example, who programming is in 128-byte units, the lower eight bits of the address should be H'00 or 1 When there are less than 128 bytes of data to be programmed, the host should fill the rest H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFF will sto programming operation. The boot program will interpret this as the end of the programm wait for selection of programming or erasing.

- Error Response, in Do, (one byte). Error response for 126-byte programming
 - ERROR: (one byte): Error code
 - H'11: Checksum error

H'53: Programming error

An error has occurred in programming and programming cannot be cor

(d) Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the tran erasure program.

Command H'48

• Command, H'48, (one byte): Erasure selection

Response H'06

• Response, H'06, (one byte): Response for erasure selection After the erasure program has been transferred, the boot program will return ACK.

Error Response H'C8 **ERROR**

- Error Response, H'C8, (one byte): Error response to erasure selection
- ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

Response H'06 Response, H'06, (one byte): Response to Erasure

Response, H'06, (one byte): Response to Erasure
 After erasure has been completed, the boot program will return ACK.

Error Response H'D8 ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code

H'11: Sum check error

H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

On receiving block number H'FF, the boot program will stop erasure and wait for a sele command.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size, (one byte): The number of bytes that represents the block number This is fixed to 1.
- Block number (one byte): H'FF Stop code for erasure
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to end of erasure (ACK)
 When erasure is to be performed after the block number H'FF has been sent, the procession of the executed from the erasure selection command.

Rev. 2.00 Sep. 24, 2

Rev. 2.00 Sep. 24, 2008 Page

An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response

H'52	Read size					
Data	•••					
SUM						

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

Error Response

H'D2 ERROR

- Error response: H'D2 (1 byte): Error response to memory read
- ERROR: (1 byte): Error code

H'11: Sum check error

H'2A: Address error

The read address is not in the MAT.

H'2B: Size error

The read size exceeds the MAT.

This is fixed to 4.

- Checksum of user boot program (four bytes): Checksum of user boot MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

(h) User MAT Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the us program.

Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

- Error Response, H'CC, (one byte): Response to blank check for user boot MAT

 - Error Code, H'52, (one byte): Erasure has not been completed.

1100 1102

User MAT Blank Check (j)

The boot program will check whether or not all user MATs are blank and return the resul

Command H'4D

Command, H'4D, (one byte): Blank check for user MATs

H'06 Response

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation.

ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

Table 25.18 Status Code

Code	Description
- l'11	Device selection wait
1 '12	Clock mode selection wait
-l '13	Bit rate selection wait
-1'1F	Programming/erasing state transition wait (bit rate selection is completed)
- 1'31	Programming state for erasure
H'3F	Programming/erasing selection wait (erasure is completed)
-1'4F	Program data receive wait
∃'5F	Erase block specification wait (erasure is completed)

H'26	Multiplication ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate-adjustment confirmation error

- 3.3-V programming voltage. Use only the specified socket adapter. 5. Do not turn off the Vcc power supply nor remove the chip from the PROM program
- reset input period of at least 100ms. 6. The flash memory is not accessible until FKEY is cleared after programming/erasure the operating mode is changed and this LSI is restarted by a reset immediately after

programming/erasure in which a high voltage is applied to the flash memory. Doing damage the flash memory permanently. If a reset is input, the reset must be released

- programming/erasure has finished, secure the reset input period (period of RES = 0) 100µs. Transition to the reset state during programming/erasure is inhibited. If a rese accidentally, the reset must be released after the reset input period of at least 100µs.
 - 7. At powering on or off the Vcc power supply, fix the RES pin to low and set the flash to hardware protection state. This power on/off timing must also be satisfied at a poven power-on caused by a power failure and other factors. 8. In on-board programming mode or programmer mode, programming of the 128-byte
 - programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased. 9. When the chip is to be reprogrammed with the programmer after execution of program erasure in on-board programming mode, it is recommended that automatic programming
 - performed after execution of automatic erasure. 10. To program the flash memory, the program data and program must be allocated to a

maximum.

- which are higher than those of the external interrupt vector table and H'FF must be v all the system reserved areas in the exception handling vector table.
- 11. The programming program that includes the initialization routine and the erasing program. includes the initialization routine are each 4 Kbytes or less. Accordingly, when the C frequency is 35 MHz, the download for each program takes approximately 60 µs at 1

Rev. 2.00 Sep. 24, 2008 Page

Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.

15. The contents of general registers ER0 and ER1 are not saved during download of an o program, initialization, programming, or erasure. When needed, save the general regis before a download request or before execution of initialization, programming, or eras the procedure program.

valid

• Six test modes:

BYPASS mode

EXTEST mode

SAMPLE/PRELOAD mode

CLAMP mode

HIGHZ mode

IDCODE mode




Figure 26.1 Block Diagram of Boundary Scan Function

26.3 Input/Output Pins

Table 26.1 shows the I/O pins used in the boundary scan function.

Table 26.1 Pin Configuration

Pin Name	I/O	Description
TCK	Input	Test clock input pin
		Clock signal for boundary scan. Input the clock the duty cycle of wherever when boundary scan function is used.
TMS	Input	Test mode select pin
TDI	Input	Test data input pin
TDO	Output	Test data output pin
TRST	Input	Test reset input pin

Rev. 2.00 Sep. 24, 2008 Page 1206 of 1468

REJ09B0412-0200



TDI and TDO pins in BYPASS mode. The boundary scan register (JTBSR), which is a register (see table 26.4), is connected between the TDI and TDO pins when test data are shifted in. None of the registers is accessible from the CPU.

Table 26.2 shows the availability of serial transfer for the registers.

Table 26.2 Serial Transfers for Registers

Register Abbreviation	Serial Input	Serial Output
JTIR	Available	Not available
JTBPR	Available	Available
JTBSR	Available	Available
JTID	Not available	Available

Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	_	_	_	_	_	_	_	
		Initial						

R/W	_	_	_	
Bit	Bit Name	Initial Value	R/W	Descriptions
15 to 12	TS[3:0]	All 0	R/W	Test Bit Set
				Specify an instruction as shown in table 26.3.
11 to 0	_	All 0	R	Reserved
				These bits are always read as 0. The write valual always 0.

0	1	1	1	Reserved	
1	0	0	0	Reserved	
1	0	0	1	Reserved	
1	0	1	0	Reserved	
1	0	1	1	Reserved	
1	1	0	0	Reserved	
1	1	0	1	Reserved	
1	1	1	0	Reserved	
1	1	1	1	BYPASS	

26.4.2 Bypass Register (JTBPR)

JTBPR is a 1-bit register and is connected between the TDI and TDO pins when JTIR is BYPASS mode. JTBPR cannot be read from or written to by the CPU.

26.4.3 Boundary Scan Register (JTBSR)

JTBSR is a shift register to control the external input and output pins of this LSI and is a across the pads. The initial values are undefined. JTBSR cannot be accessed by the CPU EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ instructions are issued to apply boundary-scan testing conformant to the JTAG standard.

Table 26.4 shows the correspondence between the JTBSR bits and the pins of this LSI.



			Output	283	20
10	E1	PM2	Input	281	
			Output enable	280	
			Output	279	21
11	F3	PF7	Input	275	
			Output enable	274	
			Output	273	22
12	F1	PF6	Input	272	
			Output enable	271	
			Output	270	24
13	F2	PF5	Input	269	
			Output enable	268	
			Output	267	26
14	G4	PF4	Input	266	
			Output enable	265	

Output enable

Output enable

Output enable

Output

Input

Input

Output

Input

7

8

9

D2

E4

E3

MD2

PM0

PM1

292

291

290

289

288

287

285

284

18

19

НЗ

H1

H2

J4

J3

J2

K1

PF1

PF0

PE7

PE6

PE5

PE4

PE3

Output enabl

Output enabl

Output enabl

Output

Input

Output

Input

Output

Input
Output enabl
Output

Input
Output enabl
Output


Input
Output enabl
Output

Input
Output enabl
Output

Input
Output enabl
Output



264



Output

			Output enable	223				Output
			Output	222	51	R8	P21	Input
33	МЗ	PD5	Input	221	=			Output ena
			Output enable	220				Output
			Output	219	52	P8	P22	Input
34	N1	PD4	Input	218	=			Output ena
			Output enable	217				Output
			Output	216	53	M9	P23	Input
35	M4	PD3	Input	215	_			Output ena
			Output enable	214				Output
			Output	213	54	N9	P24	Input
36	N2	PD2	Input	212	_			Output ena
			Output enable	211				Output
			Output	210	55	P9	P25	Input
37	P1	PD1	Input	209	=			Output ena

208

207

Output enable

Output enable

Output enable

Output

Output

Input

Output

Input

30

31

L2

L4

PD7

PD6

229

228

227

226

225

224

46

47

49

R5

M7

M8



Rev. 2.00 Sep. 24, 2008 Page

Output ena

Output

Input

Input

Input

Output

REJ09

Output ena

VBUS

P20

MD_CLK

61	N11	NMI	Input	151	76
62	R11	P33	Input	150	
			Output enable	149	
			Output	148	77
63	P11	P34	Input	147	
			Output enable	146	
			Output	145	78
65	R12	PH0	Input	144	
			Output enable	143	
			Output	142	75
66	P12	PH1	Input	141	
			Output enable	140	
			Output	139	80
67	N12	PH2	Input	138	
			Output enable	137	

Output enable

Output enable

Output enable

Output

Input

Output

Input

Output

59

60

R10

P10

P26

P27

159

158

157

156

155

154

153

152

71

72

R14

P14

N15

M14

L12

M13

L13

PH5

PH6

PI1

PI2

PI3

PI0

PI4

Output enabl Output

Output enabl

Output enabl

Input

Output

Input

Output

Input Output enabl Output

Input Output enabl Output

Input Output enabl Output

Input Output enabl Output

Input Output enabl Output

Rev. 2.00 Sep. 24, 2008 Page 1212 of 1468 RENESAS

REJ09B0412-0200

Output

136

			· ·					
			Output	91				Output
86	K14	P12	Input	90	108	B15	P61	Input
			Output enable	89				Output ena
			Output	88				Output
87	J12	P13	Input	87	115	B12	MD0	Input
			Output enable	86	116	D11	PC2	Input
			Output	85				Output enal
93	G15	P14	Input	78				Output
			Output enable	77	117	A12	PC3	Input
			Output	76				Output enal
94	G14	P15	Input	75				Output
			Output enable	74	129	B7	MD1	Input
			Output	73	130	D6	PB4	Input
100	E14	P16	Input	72				Output enal
			Output enable	71				Output

70

Output enable

Output enable

Output enable

Output

Input

Output

Input

Output

84

85

K13

K15

P10

P11

98

97

96

95

94

93

92

C14

D12

107

106

P60

P37



Rev. 2.00 Sep. 24, 2008 Page

REJ09

Output ena

Output ena

Output ena

Output

Input

Output

Input

			Output enable	Output enable 36					Output enabl
			Output	35					Output
133	B6	MD3	Input	34		142	В3	PA7	Input
134	C5	PA0	Input	33					Output enabl
			Output enable	32					Output
			Output	31		144	B2	PB0	Input
135	A5	PA1	Input	30					Output enabl
			Output enable	29					Output
			Output	28		1	A1	PB1	Input
136	B5	PA2	Input	27					Output enabl
			Output enable	26					Output
			Output	25		2	C3	PB2	Input
137	D5	PA3	Input	24					Output enabl
			Output enable	23					Output
			Output	22		to TDO			

Bit	Bit Name	Initial Value R/W	Descriptions
31 to 0	DID31 to DID0	H'0803A447 —	JTID is a register the value showing the decid IDCODE is fixed.

R/W

R/W

Initial Value

R/W

R/W

R/W

R




Figure 26.2 State Transitions of the TAP Controller

EXTEST (**Instruction Code: B'0000**): The EXTEST instruction is used to test external when this LSI is installed on the printed circuit board. If this instruction is executed, out are used to output test data (specified by the SAMPLE/PRELOAD instruction) from the scan register to the print circuit board, and input pins are used to input test result.

SAMPLE/PRELOAD (Instruction Code: B'0100): The SAMPLE/PRELOAD instructure used to input data from the LSI internal circuits to the boundary scan register, output data scan path, and reload the data to the scan path. While this instruction is executed, input a directly input to the LSI and output signals are also directly output to the external circuit system circuit is not affected by this function.

In SAMPLE operation, the boundary scan register latches the snap shot of data transferr input pins to internal circuit or data transferred from internal circuit to output pins. The data is read from the scan path. The scan register latches the snap data at the rising edge TCK in Capture-DR state. The scan register latches snap shot without affecting the LSI operation.

In PRELOAD operation, initial value is written from the scan path to the parallel output the boundary scan register prior to the EXTEST instruction execution. If the EXTEST is without executing this PRELOAD operation, undefined values are output from the begin the end (transfer to the output latch) of the EXTEST sequence. (In EXTEST instruction, parallel latches are always output to the output pins.)

IDCODE (**Instruction Code: B'0001**): When the IDCODE instruction is selected, IDC register value is output to the TDO in Shift-DR state of the TAP controller. In this case, register value is output from the LSB. During this instruction execution, test circuit does the system circuit. INSTR is initialized by the IDCODE instruction in Test-Logic-Reset

the TAP controller.

register is maintained regardless of the state of the TAP controller.

BYPASS is connected between TDI and TDO pins, leading to the same operation as whe BYPASS instruction has been selected.




Figure 26.3 Serial Data Input/Output

- 2. If a pin with open-drain function is SAMPLEed while its open-drain function is enal while the corresponding OUT register is set to 1, the corresponding Control register to 0 (the pin status is Hi-Z). If the pin is SAMPLEed while the corresponding OUT cleared to 0, the corresponding Control register is 1 (the pin status is 0)
- 3. Pins of the boundary scan (TCK, TDI, TMS, and TRST) have to be pulled up by pul resistors.
- 4. Power supply pins (Vcc, VcL, Vss, AVcc, AVss, AVref, PLLVcc, PLLVss, DrVcc, DrVss) cannot be boundary-scanned.
- 5. Clock pins (EXTAL and XTAL) cannot be boundary-scanned.
- 6. Reset and standby signals (RES and STBY) cannot be boundary-scanned.
- 7. Boundary scan pins (TCK, TMS, TRST, TDI, and TDO) cannot be boundary-scanned
- 8. The boundary scan function is not available when this LSI are in the following states
- (1) Reset state
- (2) Hardware standby mode, software standby mode, and deep software standby mode



Rev. 2.00 Sep. 24, 2008 Page REJ09 changes the frequency through the setting of the system clock control register (SCKCR) subclock control register (SUBCKCR).

This LSI supports five clocks: a system clock provided to the CPU and bus masters, a produle clock provided to the peripheral modules, an external bus clock provided to the bus, a 32K timer clock, and a USB clock provided to the USB module. Frequencies of the peripheral module clock, the external bus clock, and the system clock can be set independent although the peripheral module clock and the external bus clock operate with the frequent than the system clock frequency.

The system clock, peripheral module clock, and external bus clock can be uniformly set 32.768 kHz subclock.

The USB module requires the 48-MHz clock. Set the external clock frequency and the Min so that the USB clock (cku) frequency becomes 48 MHz.

Note that the MD_CLK pin setting also changes the frequencies of the peripheral module the external bus clock, and the system clock.




Figure 27.1 Block Diagram of Clock Pulse Generator

Table 27.1 Selection of Clock Pulse Generator

MD_CLK	EXTAL Input Clock Frequencies	Ιφ/Ρφ/Βφ	USB Clock (cku)
0	8 MHz to 18 MHz	EXTAL ×4, ×2, ×1, ×1/2	EXTAL ×4
1	16 MHz	EXTAL $\times 2, \times 1, \times 1/2$	EXTAL ×3

0 40 01001								
Bit	15	14	13	12	11	10	9	
Bit Name	PSTOP1	PSTOP0	_	_	_	ICK2	ICK1	
Initial Val	ue 0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	· _	PCK2	PCK1	PCK0	_	BCK2	BCK1	
Initial Val	ue 0	0	1	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Initial V	alue	0	0	1	0	0	0	1
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit	Name	Initial Value	R/W	Descriptio	n		
15	PST	TOP1	0	R/W	B	utput Enab	ole	
					Controls o	output on F	PA7.	
					 Normal 	operation		
					0: φ output			
					1: Fixed hig	jh		
14	PST	OP0	0	R/W	φ Clock Ou	tput Enable)	
					Controls o	output (SD	φ) on PB7.	
					 Normal 	operation		
					0: ϕ output			
					1: Fixed hig	jh		

Rev. 2.00 Sep. 24, 2008 Page

				• . • .		· · · · -
				011:	× 1/2	Setting prohibite
				1XX:	Setting prohib	ited
				externa system	l bus clock chang	eripheral module clock e to the same frequer ency of the system clo o clocks.
7	_	0	R/W	Reserv	ed	
				Althoug written		ble/writable, only 0 sh
6	PCK2	0	R/W	Periphe	eral Module Clock	(P) Select
5	PCK1	1	R/W			juency of the peripher
4 P	PCK0	CK0 0	R/W	module	clock. The ratio to	o the input clock is as
				PCK (2	$:0) MD_CLK = 0$	$MD_CLK = 1$
				000:	× 4	× 2
				001:	× 2	× 1
				010:	× 1	× 1/2
				011:	× 1/2	Setting prohibite
				1XX:	Setting prohibite	ed
				lower th	nan that of the sys set so as to make	pheral module clock stem clock. Though the the frequency of the higher than that of the

001:

010:

 $\times 2$

 \times 1

 \times 1

 $\times 1/2$

clock, the clocks will have the same frequency

010:	× 1	× 1/2					
011:	× 1/2	Setting prohibite					
1XX:	Setting prohibited						
The frequency of the external bus clock shoul							
than that	of the system clock	k. Though these b					

set so as to make the frequency of the extern clock higher than that of the system clock, the will have the same frequency in reality.

Note: X: Don't care

27.1.2 Subclock Control Register (SUBCKCR)

SUBCKCR stops the main clock oscillator, selects the operating clock of the system closelects the operating clock after a transition from software standby mode.

001:

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	EXSTP	WAKE32K	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

				 The main clock oscillator and PLL are stopp subclock operation.
1	WAKE32K	0	R/W	Wakeup Clock Select
				Selects the operating clock for use as the syste after the transition from the subclock operation software standby mode has been initiated by a interrupt.
				0: On leaving software standby mode, the main the operating clock.
				1: On leaving software standby mode, the sub- the operating clock. This setting is valid whe (CK32K) is set to 1.

R/W

standby mode.

Subclock Select

clock.

0: The system clock (Iφ), peripheral module clo and external bus clock (B₀) operate on the r

1: The system clock (Iφ), peripheral module clo and external bus clock (B_{\$\phi\$}) operate on the s When the OSC32STP bit in TCR32K is 1, 1 ca written to this bit. This bit is cleared to 0 when software standby mode while the value of WAI is 0. Dummy read of this bit must be performed

immediately after this bit is written to.

RENESAS

REJ09B0412-0200

0

Rev. 2.00 Sep. 24, 2008 Page 1226 of 1468

CK32K

0




Figure 27.2 Connection of Crystal Resonator (Example)

Table 27.2 Damping Resistance Value

Frequency (MHz)	8	12	16	18
$R_{_{d}}(\Omega)$	200	0	0	0

Figure 27.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator the characteristics shown in table 27.3.




Figure 27.3 Crystal Resonator Equivalent Circuit

pin, put the external clock in high level during standby mode.




Figure 27.4 External Clock Input (Examples)




Figure 27.5 External Clock Input Timing

Rev. 2.00 Sep. 24, 2008 Page 1228 of 1468 REJ09B0412-0200 updated frequency.

27.5 Subclock Oscillator

27.5.1 Connecting 32.768 kHz Crystal Resonator

To supply a clock to the subclock oscillator, connect a 32.768-kHz crystal resonator, as figure 27.6. The usage notes given in section 27.6.3, Notes on Board Design, apply to the connection of this crystal resonator.




Figure 27.6 Connection Example of 32.768-kHz Crystal Resonator

Figure 27.7 Equivalent Circuit for 32.768-kHz Crystal Resonator

27.5.2 Handling of Pins when the Subclock is Not to be Used

If the subclock is not required, connect the OSC1 pin to Vss and leave the OSC2 pin open shown in figure 27.8.




Figure 27.8 Pin Handling when Subclock is not Used

I ϕ max = 50 MHz, P ϕ max = 35 MHz, and B ϕ max = 50 MHz,

the frequencies should satisfy the conditions 8 MHz \leq I ϕ \leq 50 MHz, 8 MHz \leq P ϕ \leq 3 and 8 MHz \leq B ϕ \leq 50 MHz.

- 2. All the on-chip peripheral modules (except for the EXDMAC, DMAC, and DTC) of the P\phi. Note therefore that the time processing of modules such as a timer and SCI d before and after changing the clock division ratio. In addition, wait time for clearing software standby mode differs by changing the clear
 - division ratio. For details, see section 28.7.3, Setting Oscillation Settling Time after Software Standby Mode.
- 3. The relationship among the system clock, peripheral module clock, and external bus \geq P ϕ and I ϕ \geq B ϕ . In addition, the system clock setting has the highest priority. Accordingly,
- Pφ or Bφ may have the frequency set by bits ICK2 to ICK0 regardless of the settings PCK2 to PCK0 or BCK2 to BCK0.f
 - 4. Note that the frequency of ϕ will be changed in the middle of a bus cycle when setting or SUBCKCR while executing the external bus cycle with the write-data-buffer fund EXDMAC.

frequency will be modified within one cycle (worst case) of the external input clock

5. Figure 27.9 shows the clock modification timing. After a value is written to SCKCR waits for the current bus cycle to complete. After the current bus cycle completes, ea

Figure 27.9 Clock Modification Timing

27.6.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board thorough evaluation is necessary on the user's part, using the resonator connection examp shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.

27.6.3 Notes on Board Design

When using the crystal resonator, place the crystal resonator and its load capacitors as clo XTAL and EXTAL pins as possible. Other signal lines should be routed away from the o circuit as shown in Figure 27.10 to prevent induction from interfering with correct oscilla




Figure 27.10 Note on Board Design for Oscillation Circuit


Rev. 2.00 Sep. 24, 2008 Page 1232 of 1468

REJ09B0412-0200

RENESAS

Note: * CB and CPB are laminated ceramic capacitors.

Figure 27.11 Recommended External Circuitry for PLL Circuit



RENESAS

All of the system clock, peripheral module clock, and external bus clock can be swit 32.768-kHz subclock.

• Module stop function

The functions for each peripheral module can be stopped to make a transition to a po mode.

• Transition function to power-down mode

Transition to a power-down mode is possible to stop the CPU, peripheral modules, a

oscillator.

• Five power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode Deep software standby mode

Hardware standby mode

Table 28.1 shows conditions to shift to a power-down mode, states of the CPU and peril modules, and clearing method for each mode. After the reset state, since this LSI operation normal program execution state, the modules, other than the DMAC, DTC, and EXDMA stopped.

On-chip RAMs 3 to 0 (H'FF4000 to H'FFBFFF)	Operating (retained)	Stopped (retained)	Stopped (retained)	Stoppe (retaine undefin
Universal Serial Bus interface	Operating	Stopped (retained)	Stopped (retained)	Stopped (retaine undefin
Watchdog timer	Operating	Operating	Stopped (retained)	Stopped (undefin
8-bit timer (unit 0/1)	Operating	Operating*4	Stopped (retained)	Stopped (undefin
32K timer	Operating	Operating	Operating	Operatir
Voltage detection circuit* ¹⁰	Operating	Operating	Operating	Operatii
Power-on reset circuit*10	Operating	Operating	Operating	Operatir
Other peripheral modules	Operating	Stopped*1	Stopped*1	Stopped (undefin

Operating*9

Stopped

(retained)

Operating

(retained)

Subclock oscillator CPU

On-chip RAMs

(H'FEE000 to

6 to 4

REJ09B0412-0200

- - - |- |- - - -

Stopped

Stopped

(undefined)

(undefined)

Operating*9

- - - |- |- - -

Stopped

(retained)

Stopped

RENESAS

(retained)

Operating*9

Operating*9

Stopped

(retained)

Stopped

(retained)

Stop (und

Stop

Stop

(und

Stop

(und

Stop

(und

Stop (und

Stop (und Stop Stop

Stop

Stop

(und

- 2. External interrupt and some internal interrupts (o-bit times, waterideg times, at timer). 3. All peripheral modules enter the reset state.

 - 4. "Functioning" or "Stopped" is selectable through the setting of bits MSTPA9 a
 - MSTPA8 in MSTPCRA. 5. "Retained" or "undefined" of the contents of RAM is selected by the setting of
 - RAMCUT2 to RAMCUT0 in DPSBYCR.
 - 6. Retention or high-impedance for the address bus and bus-control signals (CS
 - \overline{AS} , \overline{RD} , \overline{HWR} , and \overline{LWR}) is selected by the setting of the OPE bit in SBYCR
 - 7. Some peripheral modules enter a state where the register values are retained


10. External interrupt and voltage monitoring interrupt*11.

11. Supported only by the H8SX/1668M Group.

8. An external interrupt, 32K timer interrupt, or USB suspend/resume interrupt. 9. Start/stop can be selected by setting the OSC32STP bit in TCR32K.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page



[Legend] --- Transition after exception handling

Notes: 1. NMI, IRQ0 to IRQ11, 8-bit timer interrupt, watchdog timer interrupt, 32K timer interrupt, and voltage monitoring inter Note that the 8-bit timer interrupt is valid when the MSTPCRA9 or MSTPCRA8 bit is cleared to 0.

- 2. NMI, IRQ0 to IRQ11, 32K timer interrupt, USB suspend/resume interrupt, and voltage monitoring interrupt*6.
- Note that IRQ, 32K timer, or USB interrupts is valid only when the corresponding bit in SSIER is set to 1.
- 3. The SLPIE bit is cleared to 0.
- Note that IRQ, 32K timer, USB, suspend/resume, and voltage monitoring*6 interrupts are valid only when the corresponding bit in DPSIER is set to 1. 5. If a conflict between a transition to deep software standby mode and generation of software standby mode clearing source occurs, a mode transition may be made from software standby mode to program execution state through execution of interrupt exception handling. In this case, a transition to deep software standby mode is not

4. NMI, IRQO-A to IRQQ-A, 32K timer interrupts. USB suspend/resume interrupts, and voltage monitoring interrupts⁶.

6. Supported only by the H8SX/1668M Group

made. For details, refer to section 28.12, Usage Notes.

Note: From any state, a transition to hardware standby mode occurs when STBY is driven low. From any state except hardware standby mode, a transition to the reset state occurs when RES is driven low.

Figure 28.1 Mode Transitions

Rev. 2.00 Sep. 24, 2008 Page 1238 of 1468

REJ09B0412-0200



- Deep standby wait control register (DPSWCR)
- Deep standby interrupt enable register (DPSIER)
- Deep standby interrupt flag register (DPSIFR)
- Deep standby interrupt edge register (DPSIEGR)
- Reset status register (RSTSR)
- Deep standby backup register n (DPSBKRn) (n=15 to 0)

28.2.1 Standby Control Register (SBYCR)

SBYCR controls software standby mode.

Bit	15	14	13	12	11	10	9	
Bit name	SSBY	OPE	_	STS4	STS3	STS2	STS1	Γ
Initial value:	0	1	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	SLPIE	_	_	_	_	_	_	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

				disabled. In this case, a transition is always mad sleep mode or all-module-clock-stop mode after SLEEP instruction is executed. When the SLPIE to 1, this bit should be cleared to 0.
14	OPE	1	R/W	Output Port Enable
				Specifies whether the output of the address bus control signals (CS0 to CS7, AS, RD, HWR, and retained or these lines are set to the high-Z state software standby mode or deep software standb
				 In software standby mode or deep software st mode, address bus and bus control signal line high-impedance.
				1: In software standby mode or deep software st

always be 0.

is assa in waterlasg times mode, the setting of the

mode, output states of address bus and bus of

This bit is always read as 0. The write value sho

signals are retained. 13 R/W 0 Reserved

Rev. 2.00 Sep. 24, 2008 Page 1240 of 1468

While oscillation is being settled, the timer is co the Po clock frequency. Careful consideration is in multi-clock mode. 00000: Reserved 00001: Reserved 00010: Reserved 00011: Reserved 00100: Reserved

00101: Standby time = 64 states 00110: Standby time = 512 states

00111: Standby time = 1024 states 01000: Standby time = 2048 states

01001: Standby time = 4096 states

01010: Standby time = 16384 states 01011: Standby time = 32768 states 01100: Standby time = 65536 states

01101: Standby time = 131072 states

01110: Standby time = 262144 states 01111: Standby time = 524288 states 1xxxx: Reserved

			executed, this bit remains set to 1. For clearing, this bit.
6 to 0 —	All 0	R/W	Reserved
			These bits are always read as 0. The write value

always be 0.

[Legend]

x: Don't care

Note: With the F-ZTAT version, the flash memory settling time must be reserved.

28.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB control module stop state. Setting a bit to 1 makes the corres module enter module stop state, while clearing the bit to 0 clears module stop state.

MSTPCRA

Bit	15	14	13	12	11	10	9	
Bit name	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	М
Initial value:	0	0	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	М
Initial value:	1	1	1	1	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 1242 of 1468 REJ09B0412-0200

RENESAS

• MSTPCRA

		Initial		
Bit	Bit Name	Value	R/W	Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop state fo current consumption by stopping the bus control I/O ports operations when the CPU executes the instruction after module stop state has been seen on-chip peripheral modules controlled by MSTF
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	EXDMA controller (EXDMAC)
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write valualways be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write valualways be 1.

0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)
• N	MSTPCRB			
Bit	Bit Name	Initial Value	R/W	Module
	Dit Haine	Value	17/44	Wiodule
15	MSTPB15	1	R/W	Programmable pulse generator (PPG_0: PO15 t

Reserved

always be 1.

Reserved

always be 1.

RENESAS

16-bit timer pulse unit (TPU channels 11 to 6)

These bits are always read as 1. The write value

This bit is always read as 1. The write value sho

Serial communications interface_4 (SCI_4)

Serial communications interface_2 (SCI_2)

R/W

R/W

R/W

R/W

R/W

R/W

R/W

9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus interface 2_1 (IIC2_1)
6	MSTPB6	1	R/W	I ² C bus interface 2_0 (IIC2_0)
5	MSTPB5	1	R/W	User break controller (UBC)
4	MSTPB4	1	R/W	Reserved
3	MSTPB3	1	R/W	These bits are always read as 1. The write value
2	MSTPB2	1	R/W	always be 1.
1	MSTPB1	1	R/W	

1

Rev. 2.00 Sep. 24, 2008 Page 1244 of 1468

MSTPA1

MSTPB14

MSTPB13

MSTPB12

MSTPB11

MSTPB10 1

MSTPB0

REJ09B0412-0200

1

1

1

14

13

12

11

10

0

Bit r	name	MSTPC15	MSTPC14	MSTPC13	MSTPC12	MSTPC11	MSTPC10	MSTPC9	
Initia	al value:	1	1	1	1	1	1	1	
R/W	<i>I</i> :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	_	7	6	5	4	3	2	1	
Bit r	name	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	
Initia	al value:	0	0	0	0	0	0	0	
R/W	<i>I</i> :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		Ir	nitial						
Bit	Bit N		alue R/	N Modul	е				
Bit 15						ations interl	face_5 (SC	I_5), (IrDA)
	MST	lame V	alue R/	N Serial	communica	ations interl)
15	MST	lame V	alue R/	N Serial	communica communica		face_6 (SC)
15 14	MST MST	Iame V PC15 1 PC14 1	R/	N Serial N Serial N 8-bit til	communica communica mer (TMR_	ations inter	face_6 (SC)
15 14 13	MST MST MST	PC15 1 PC14 1 PC13 1	(alue R/ R/ R/ R/	W Serial W Serial W 8-bit til W 8-bit til	communica communica mer (TMR_ mer (TMR_	ations interl 4, TMR_5)	face_6 (SC)

R/W

R/W

13

12

11

10

9

15

MSTPC9

MSTPC8

9

1

1

Bit

14

Programmable pulse generator (PPG_1: PO31 to P

A/D converter (unit 1)

On-chip RAM 4 (H'FF2000 to H'FF3FFF)

				Always set the MSTPC5 and MSTPC4 bits to the sar
3	MSTPC3	0	R/W	On-chip RAM_3, 2 (H'FF4000 to H'FF7FFF)
2	MSTPC2	0	R/W	Always set the MSTPC3 and MSTPC2 bits to the sar
1	MSTPC1	0	R/W	On-chip RAM_1, 0 (H'FF8000 to H'FFBFFF)
0	MSTPC0	0	R/W	Always set the MSTPC1 and MSTPC0 bits to the sa value.
	•			

28.2.4 Deep Standby Control Register (DPSBYCR)

DPSBYCR controls deep software standby mode.

DPSBYCR is not initialized by the internal reset signal upon exit from deep software star mode.

Bit	7	6	5	4	3	2	1	
Bit name	DPSBY	IOKEEP	RAMCUT2	RAMCUT1	_	_	_	RA
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 24, 2008 Page 1246 of 1468 REJ09B0412-0200

RENESAS

1		
1		

0

1

When deep software standby mode is canceled interrupt, this bit remains at 1. Write a 0 here to Setting of this bit has no effect when the WDT i watchdog timer mode. In this case, executing the instruction always initiates entry to sleep mode module-clock-stop mode. Be sure to clear this I

when setting the SLPIE bit to 1.

Enters software standb after execution of a SLE

Enters deep software s mode after execution of

instruction.

instruction.

				In operation in external extended mode, however address bus, bus control signals (\overline{CSO} , \overline{AS} , \overline{RD} , and \overline{LWR}), and data bus are set to the initial state exit from deep software standby mode.
5	RAMCUT2	0	R/W	On-chip RAM Power Off 2
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software star mode. For details, see descriptions of the RAMC
4	RAMCUT1	0	R/W	On-chip RAM Power Off 1
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software star mode. For details, see descriptions of the RAMC
3 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
0	RAMCUT0	1	R/W	On-chip RAM Power Off 0
				RAMCUT 2, 1, and 0 control the internal power the on-chip RAM and USB in deep software star mode.
				RAMCUT 2 to 0
				000: Power is supplied to the on-chip RAM and
				111: Power is not supplied to the on-chip RAM a
				Settings other than above are prohibited.

1

simultaneously with exit from deep

The retained port states are releas when a 0 is written to this bit follow from deep software standby mode.

software standby mode.



Bit	Bit Name	Initial Value	R/W	Module
7, 6	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.
				<u> </u>

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

R/W

During the oscillation settling period, counting is performed with the clock frequency input to the I 000000: Reserved 000001: Reserved 000010: Reserved 000011: Reserved 000100: Reserved 000101: Wait time = 64 states 000110: Wait time = 512 states 000111: Wait time = 1024 states 001000: Wait time = 2048 states 001001: Wait time = 4096 states 001010: Wait time = 16384 states 001011: Wait time = 32768 states 001100: Wait time = 65536 states 001101: Wait time = 131072 states

001110: Wait time = 262144 states 001111: Wait time = 524288 states

[Legend]

x: Don't care

Rev. 2.00 Sep. 24, 2008 Page 1250 of 1468

REJ09B0412-0200



01xxxx: Reserved

Bit	Bit Name	Initial Value	R/W	Module
7	_	0	R/W	Reserved
				This bit is always read as 0. The write value should be 0.
6	DUSBIE	0	R/W	USB Suspend/Resume Interrupt Enable
				Enables/disables exit from deep software standby the USB suspend/resume interrupt signal.
				0: Disables exit from deep software standby mode USB suspend/resume interrupt signal.
				1: Enables exit from deep software standby mode USB suspend/resume interrupt signal.
5	DT32KIE	0	R/W	32K Timer Interrupt Enable
				Enables/disables exit from deep software standby the 32K timer interrupt signal.
				0: Disables exit from deep software standby mode 32K timer interrupt signal.
				 Enables exit from deep software standby mode timer interrupt signal.

				0: Disables exit from deep software standby mode b IRQ3-A.
				1: Enables exit from deep software standby mode b IRQ3-A.
2	DIRQ2E	0	R/W	IRQ2 Interrupt Enable
				Enables or disables exit from deep software standb by IRQ2-A.
				0: Disables exit from deep software standby mode b IRQ2-A.
				1: Enables exit from deep software standby mode b IRQ2-A.
1	DIRQ1E	0	R/W	IRQ1 Interrupt Enable
				Enables or disables exit from deep software standb by IRQ1-A.
				0: Disables exit from deep software standby mode b IRQ1-A.
				1: Enables exit from deep software standby mode b IRQ1-A.
0	DIRQ0E	0	R/W	IRQ0 Interrupt Enable

by IRQ0-A.

IRQ0-A.

by IRQ3-A.

Enables of disables exit from deep software startab

Enables or disables exit from deep software standb

0: Disables exit from deep software standby mode by

1: Enables exit from deep software standby mode b

Rev. 2.00 Sep. 24, 2008 Page 1252 of 1468

Note: *

RENESAS REJ09B0412-0200

Supported only by the H8SX/1668M Group

Note:	,	0 can be written to clear the flag. orted only by the H8SX/1668M Group.				
it	Bit Name	Initial Value	R/W	Module		
	DNMIF	0	R/(W)*1	NMI Flag		
				[Setting condition]		

0

R/(W)*1

DUSBIF

Initial value:

R/W:

6

0

R/(W)*1

0

R/(W)*1

R/(W)*1

[Clearing condition]

[Setting condition]

R/(W)*1 USB Suspend/Resume Interrupt Flag

R/(W)*1

NMI input specified in DPSIEGR is generated.

Writing a 0 to this bit after reading it as 1.

				When the USB suspend/resume interrupt occurs.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
5	DT32KIF	0	R/(W)*1	32K Timer Interrupt Flag
				[Setting condition]
				When the 32K timer interrupt occurs.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.

0

R/(W)*1

0

R/(W)*1

				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
	DIRQ2F	0	R/(W)*1	IRQ2 Interrupt Flag
				[Setting condition]
				IRQ2-A input specified in DPSIEGR is generated.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
	DIRQ1F	0	R/(W)*1	IRQ1 Interrupt Flag
				[Setting condition]
				IRQ1-A input specified in DPSIEGR is generated.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
)	DIRQ0F	0	R/(W)*1	IRQ0 Interrupt Flag
				[Setting condition]
				IRQ0-A input specified in DPSIEGR is generated.
				[Clearing condition]

Note: 1. Only 0 can be written to clear the flag.

2. Supported only by the H8SX/1668M Group.

Rev. 2.00 Sep. 24, 2008 Page 1254 of 1468

2

0

Writing a 0 to this bit after reading it as 1.

				These bits are always read as 0. The write valual always be 0.
3	DIRQ3EG	0	R/W	IRQ3 Interrupt Edge Select
				Selects the active edge for IRQ3-A pin input.
				0: The interrupt request is generated by a falling
				1: The interrupt request is generated by a rising
2	DIRQ2EG	0	R/W	IRQ2 Interrupt Edge Select
				Selects the active edge for IRQ2-A pin input.
				0: The interrupt request is generated by a falling
				1: The interrupt request is generated by a rising
1	DIRQ1EG	0	R/W	IRQ1 Interrupt Edge Select
				Selects the active edge for IRQ1-A pin input.
				0: The interrupt request is generated by a falling
				1: The interrupt request is generated by a rising

R/W

Bit Name

DNMIEG

Bit

6 to 4

7

R/W

Initial

Value

All 0

0

R/W

R/W

R/W

R/W

R/W

NMI Edge Select

Module

Reserved

R/W

Selects the active edge for NMI pin input.

0: The interrupt request is generated by a fallin

1: The interrupt request is generated by a rising

R/W

R/W

REJ09

Rev. 2.00 Sep. 24, 2008 Page

interrupt.

RSTSR is not initialized by the internal reset signal upon exit from deep software standby

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF*2	_	Ι
Initial value:	0	0	0	0	0	0*3	0*3	
R/W:	R/(W)*1	R/W	R/W	R/W	R/W	R/(W)*4	R/W	

Notes: 1. Only 0 can be written to clear the flag. 2. Supported only by the H8SX/1668M Group.

- - 3. Initial value is undefined in the H8SX/1668M Group.
 - 4. Only 0 can be written to clear the flag in the H8SX/1668M Group.
 - 5. Readable only in the H8SX/1668M Group.

		Initial		
Bit	Bit Name	Value	R/W	Module
7	DPSRSTF	0	R/(W)*	Deep Software Standby Reset Flag
				Indicates that deep software standby mode has canceled by an interrupt source specified in DPS DPSIEGR and an internal reset is generated.
				[Setting condition]
				Deep software standby mode is canceled by an source.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.


Rev. 2.00 Sep. 24, 2008 Page 1256 of 1468

•	H8SX/1668M G1	roup		
2	LVDF	Undefined	R/(W)*	LVD Flag
				This bit indicates that the voltage-detection of detected a low voltage (Vcc at or below Vdet)
				For details, see section 5, Voltage Detection (LVD).
1	_	Undefined	R/W	Reserved
				The write value should always be 0.
0	PORF	Undefined	R	Power-on reset flag
				Indicates the Power-on reset is generated.
				For details, see section 4, Resets.

Note: * Only 0 can be written to clear the flag.

Bit	7	6	5	4	3	2	1	
Bit name	BKUPn7	BKUPn6	BKUPn5	BKUPn4	BKUPn3	BKUPn2	BKUPn1	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W							

n: 15 to 0



frequency specified by bits ICK2 to ICK0, the specified values are not reflected in the p module and external bus clocks. The peripheral module and external bus clocks are restricted operating clock specified by bits ICK2 to ICK0.

28.3.2 Switching to Subclock

the 32.768-kHz subclock.

When the CK32K bit in SUBCKCR is set to 1, a transition from the main clock operation subclock operation is made at the end of the bus cycle regardless of the SCKCR setting subclock operation, the CPU, bus masters, peripheral modules, and all external buses operation.

clock operation is made at the end of the bus cycle. Since a transition from the subclock to the main clock operation is made via software standby mode, the oscillation settling t main clock must elapse. Set the oscillation settling time of the main clock with bits STS in SBYCR.

When the CK32K bit in SUBCKCR is set to 0 in the subclock operation, a transition to

The main clock oscillator can be operated or stopped by the EXSTP bit in SUBCKCR in subclock operation. When a transition is made from the subclock operation to the main operation with the main clock oscillator operating, the wait for the oscillation settling tin main clock oscillator is not necessary. A transition to the main clock operation can be minimum setting time with the setting of bits STS4 to STS0 in SBYCR.

In the same way as in the main clock operation, if a SLEEP instruction is executed in the operation while the SSBY bit in SBYCR is set to 1, this LSI enters software standby mode a transition is made to software standby mode in the subclock operation, the operating c system clock after clearing of software standby mode can be selected with the WAKE32

SUBCKCR. This LSI is placed in the subclock operation if the WAKE32K bit is 1, or p the main clock operation if the WAKE32K bit is 0.

After the reset state is cleared, all modules other than the EXDMAC, DMAC, and DTC a chip RAM are placed in a module stop state.

The registers of the module for which the module stop state is selected cannot be read frowritten to.

28.5 Sleep Mode

28.5.1 Entry to Sleep Mode

When the SLEEP instruction is executed when the SSBY bit in SBYCR is 0, the CPU en mode. In sleep mode, CPU operation stops but the contents of the CPU's internal register retained. Other peripheral functions do not stop.

28.5.2 Exit from Sleep Mode

Sleep mode is exited by any interrupt, signals on the \overline{RES} or \overline{STBY} pin, and a reset cause watchdog timer overflow, a voltage monitoring reset*, or a power-on reset*.

- Exit from sleep mode by interrupt
 - When an interrupt occurs, sleep mode is exited and interrupt exception processing sta mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked CPU.
- Exit from sleep mode by RES pin
 - Setting the \overline{RES} pin level low selects the reset state. After the stipulated reset input dudriving the \overline{RES} pin high makes the CPU start the reset exception processing.
- Exit from sleep mode by STBY pin

When the \overline{STBY} pin level is driven low, a transition is made to hardware standby mod



When the ACSE bit is set to 1 and all modules controlled by MSTPCRA and MSTPCRI stopped (MSTPCRA, MSTPCRB = H'FFFFFFFF), or all modules except for the 8-bit ti 0 and 1) are stopped (MSTPCRA, MSTPCRB = H'F[C to F]FFFFFF), executing a SLEI instruction with the SSBY bit in SBYCR cleared to 0 will cause all modules (except for

stop mode at the end of the bus cycle.

When power consumption should be reduced ever more in all-module-clock-stop mode, modules controlled by MSTPCRC (MSTPCRC[15:8] = H'FFFF).

timer*¹, watchdog timer, 32K timer, power-on reset circuit*² and voltage detection circubus controller, and the I/O ports to stop operating, and to make a transition to all-module

All-module-clock-stop mode is cleared by an external interrupt (NMI or IRQI to IRQI RES pin input, or an internal interrupt (8-bit timer*¹, watchdog timer, 32K timer, or volt detection circuit*²), and the CPU returns to the normal program execution state via the e handling state. All-module-clock-stop mode is not cleared if interrupts are disabled, if in other than NMI are masked on the CPU side, or if the relevant interrupt is designated as activation source.

When the STBY pin is driven low, a transition is made to hardware standby mode.

- Notes: 1. Operation or halting of the 8-bit timer can be selected by bits MSTPA9 and I in MSTPCRA.
 - . Supported only by the H8SX/1668M Group.



mode the oscillator stops, allowing power consumption to be significantly reduced.

If the WDT is used in watchdog timer mode, it is impossible to make a transition to softwatandby mode. The WDT should be stopped before the SLEEP instruction execution.

28.7.2 Exit from Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI, or $\overline{IRQ0}$ to $\overline{IRQ11}^{*1}$) or interrupt (32K timer, voltage detection interrupt *2, or USB suspend/resume), voltage-det reset*2, power-on reset*2 \overline{RES} pin or \overline{STBY} pin.

1. Exit from software standby mode by interrupt

When an NMI, IRQ0 to IRQ11*¹, 32K-timer, or USB suspend/resume interrupt reque is input, clock oscillation starts, and after the elapse of the time set in bits STS4 to ST SBYCR, stable clocks are supplied to the entire LSI, software standby mode is cleare interrupt exception handling is started.

When clearing software standby mode with an IRQ0 to IRQ11* interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than i IRQ0 to IRQ11* is generated. Software standby mode cannot be cleared if the interrupt

been masked on the CPU side or has been designated as a DTC activation source.

2. Exit from voltage monitoring reset*²

When a voltage monitoring reset is generated by the fall of power-voltage, software s mode is cleared and a clock oscillation starts. At the same time, a clock signal is supp throughout the LSI. After that, if power voltage rises, the voltage detection reset is relative to the transfer of the control of t

3. Exit from power-on reset*3

Rev. 2.00 Sep. 24, 2008 Page 1262 of 1468

RENESAS

When the STBY pin is driven low, a transition is made to hardware standby mode.

- Notes: 1. By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ11 can be used as a softw standby mode clearing source.
 - 2. Supported only by the H8SX/1668M Group.

28.7.3 Setting Oscillation Settling Time after Exit from Software Standby Mode

Bits STS4 to STS0 in SBYCR should be set as described below.

- 1. Using a crystal resonator
- Set bits STS4 to STS0 so that the standby time is at least equal to the oscillation sett Table 28.2 shows the standby times for operating frequencies and settings of bits ST

STS0.

2. Using an external clock A PLL circuit settling time is necessary. Refer to table 28.2 to set the standby time.

			1	1024	29.3	41.0	51.2	78.8	102.4
1	0	0	0	2048	58.5	81.9	102.4	157.5	204.8
			1	4096	0.12	0.16	0.20	0.32	0.41
		1	0	16384	0.47	0.66	0.82	1.26	1.64
			1	32768	0.94	1.31	1.64	2.52	3.28
	1	0	0	65536	1.87	2.62	3.28	5.04	6.55
			1	131072	3.74	5.24	6.55	10.08	13.11
		1	0	262144	7.49	10.49	13.11	20.16	26.21
			1	524288	14.98	20.97	26.21	40.33	52.43

14.6

20.5

25.6

39.4

51.2

64.0 128.0 256.0 0.51 2.05 4.10 8.19 16.38 32.77 65.54

0

0

0

[Legend]

: Recommended setting when external clock is in use

Reserved

Note:

: Recommended setting when crystal oscillator is in use

0

0

512

Rev. 2.00 Sep. 24, 2008 Page 1264 of 1468 RENESAS

 $P\phi$ is the output from the peripheral module frequency divider. The oscillation s

time, which includes a period where the oscillation by an oscillator is not stable depends on the resonator characteristics. The above figures are for reference.




Figure 28.2 Software Standby Mode Application Example

Rev. 2.00 Sep. 24, 2008 Page REJ09

standby mode is made, software standby mode will be cleared regardless of the DPSB1 to setting, and the interrupt exception handling starts after the oscillation settling time for so standby mode specified by the bits STS4 to STS0 in SBYCR has elapsed.

When both of the SSBY bit in SBYCR and the CPSBY bit in DPSBYCR are set to 1 and software standby mode clearing source occurs, a transition to deep software standby mode made immediately after software standby mode is entered.

In deep software standby mode, the CPU, on-chip peripheral functions (except for the US)

32K timer), on-chip RAMs 6 to 4, and oscillator functionality are all stopped. In addition internal power supply to these modules stops, resulting in a significant reduction in power consumption. At this time, the contents of all the registers of the CPU, on-chip peripheral functions (except for the USB and 32K timer), and on-chip RAMs 6 to 4 become undefined the contents of the CPU in the contents of the CPU in the contents of the CPU in the contents of the CPU in the contents of the CPU in the contents of the CPU in the contents of the contents of the CPU in the contents of the con

Contents of the on-chip RAMs 3 to 0 and USB registers can be retained when all the bits RAMCUT2 to RAMCUT0 in DPSBYCR have been cleared to 0. If these bits are set to a

internal power supply to the on-chip RAMs 3 to 0 and USB stops and the power consumply further reduced. At this time, the contents of the on-chip RAMs 3 to 0 and USB registers undefined.

The 32K timer, voltage detection circuit*, and power-on reset circuit* can be operated in

software standby mode.

The I/O ports can be retained in the same state as in software standby mode.

Note: * Supported only by the H8SX/1668M Group.

that has been enabled by the DIRQnE (n = 3 to 0) bit in DPSIER. The rising or fallir the signals can be specified with DPSIEGR. The DT32KIF bit is set to 1 when a 32F interrupt occurs. The DLVDIF bit is set to 1when a voltage-monitoring interrupt occ DUSBIF bit is set to 1 when a USB suspend/resume interrupt occurs. When deep software standby mode clearing source is generated, internal power supp

simultaneously with the start of clock oscillation, and internal reset signal is generate entire LSI. Once the time specified by the WTSTS5 to WTSTS0 bits in DPSWCR h a stable clock signal is being supplied throughout the LSI and the internal reset is cle Deep software standby mode is canceled on clearing of the internal reset, and then the exception handling starts. When deep software standby mode is canceled by an external interrupt pin or internal

signal, the DPSRSTF bit in RSTSR is set to 1. 2. Exit from deep software standby mode by a voltage-monitoring reset*

- When a voltage monitoring reset is generated by the power-supply voltage falling, the released from deep software standby mode and clock oscillation starts. At the same t clock signal is supplied throughout the LSI. When the power-supply voltage has rise sufficiently, the LSI is released from the voltage-detection reset state. The CPU then
 - 3. Exit from power-on reset*

reset-exception handling.

- When a power-on reset is generated by the power-supply voltage falling, the LSI is a
 - from deep software standby mode. If the power-supply voltage then rises sufficiently oscillation starts and the LSI is released from the power-on reset state after the clock oscillation stabilization time has been secured. As soon as the clock oscillation starts
- signal is provided to the LSI. After that, the CPU starts reset-exception handling.
- 4. Exit from deep software standby mode by the signal on the RES pin

Rev. 2.00 Sep. 24, 2008 Page 1268 of 1468

(2) Pins other than address bus, bus control and data bus pins

Whether the ports are initialized or retain the states that were held during software stand can be selected by the IOKEEP bit.

- When IOKEEP = 0
 Ports are initialized by an internal reset caused by deep software standby mode.
- When IOKEEP = 1

The port states that were held in deep software standby mode are retained regardless internal state though the internal of the LSI is initialized by an internal reset caused be software standby mode. At this time, the port states that were held in software standby are retained even if settings of I/O ports or peripheral modules are set. Subsequently retained port states are released when the IOKEEP bit is cleared to 0 and operation is performed according to the internal settings.

The IOKEEP bit is not initialized by an internal reset caused by canceling deep softward mode.

Rev. 2.00 Sep. 24, 2008 Page

- 1. Change the value of the PSTOP1 bit from 0 to 1 to fix the B ϕ output at the high level that the B ϕ output was already fixed high).
- 2. Clear the IOKEEP bit to 0 to end retention of the $B\phi$ state.
- 3. Clear the PSTOP1 bit to 0 to enable B\$\phi\$ output.

In case of the SDRAMφ, clock can be normally output by controlling the PSTOP0 bit ins the PSTOP1 bit in the same way as the procedure above mentioned. For the port state wh IOKEEP bit is set to 1, see section 28.8.3, Pin State on Exit from Deep Software Standby




Figure 28.3 Bo Operation after Exit from Deep Software Standby Mode

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09

				1	1024
	1	0	0	0	2048
				1	4096
			1	0	16384
				1	32768
		1	0	0	65536
				1	131072
			1	0	262144
				1	524288
•	0	0	0	0	Reserved

1

0

64

512

3.6

28.4

56.9

113.8

0.23

0.91

1.82

3.64

7.28

14.56

29.13

4.0

32.0

64.0

128.0

0.26

1.02

2.05

4.10

8.19

16.38

32.77

4.6

36.6

73.1

146.3

0.29

1.17

2.34

4.68

9.36

18.72

37.45

5.3

42.7

85.3

170.7

0.34

1.37

2.73

5.46

10.92

21.85

43.69

6.4

51.2

102.4

204.8

0.41

1.64

3.28

6.55

13.11

26.21

52.43

64

12

25

0.5

2.0

4.

16

32

65

[Legend]

: Recommended setting when external clock is in use

Note:

: Recommended setting when crystal oscillator is in use

The oscillation settling time, which includes a period where the oscillation by a oscillator is not stable, depends on the resonator characteristics.

The above figures are for reference.



transition to deep software standby mode is triggered by execution of a SLEEP instruction.

After that, deep software standby mode is canceled at the rising edge on the NMI pin.




Figure 28.4 Deep Software Standby Mode Application Example (IOKEEP =




Figure 28.5 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP = OPE = 1)

Rev. 2.00

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 28.6 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP = OPE = 0)

Rev. 2.00 Sep. 24, 2008 Page 1276 of 1468

REJ09B0412-0200



output is also set.

RENESAS

Rev. 2.00 Sep. 24, 2008 Page




Figure 28.7 Flowchart of Deep Software Standby Mode Operation

28.9.2 **Clearing Hardware Standby Mode**

Hardware standby mode is cleared by means of the STBY pin and the RES pin. When the pin is driven high while the RES pin is low, the reset state is entered and clock oscillation started. Ensure that the RES pin is held low until clock oscillation settles (for details on oscillation settling time, refer to table 28.2). When the \overline{RES} pin is subsequently driven h transition is made to the program execution state via the reset exception handling state.

28.9.3 **Hardware Standby Mode Timing**

Figure 28.8 shows an example of hardware standby mode timing.

When the STBY pin is driven low after the RES pin has been driven low, a transition is hardware standby mode. Hardware standby mode is cleared by driving the STBY pin hi waiting for the oscillation settling time, then changing the \overline{RES} pin from low to high.




Figure 28.8 Hardware Standby Mode Timing

Rev. 2.00 Sep. 24, 2008 Page RENESAS

Timing.

In a power-on reset*, power on while driving the STBY or RES pin to a high-level.

Note: * Supported only by the H8SX/1668M Group.




Figure 28.9 Timing Sequence at Power-On

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. Exit from the power-down state is initiated by an exit-initiating in source (see figure 28.10).

When an interrupt that causes exit from the power-down state is generated immediately execution of a SLEEP instruction, exception handling for the interrupt starts. On return exception service routine, the SLEEP instruction is executed to enter the power-down state, exit from the power-down state will not take place until the next time an exit-initial interrupt is generated (see figure 28.11).

As stated above, setting the SLPIE bit to 1 causes sleep instruction exception handling to the execution of the SLEEP instruction. If this setting is made in the exception service re-

an interrupt that initiates exit from the power-down state, handling of the sleep instruction exception due to the execution of a SLEEP instruction will proceed even if the interrupt generated immediately beforehand (see figure 28.12). Consequently, the CPU will execution struction that follows the SLEEP instruction, after handling of the sleep instruction ex and exception service routine, and will not enter the power-down state.

Thus, when the SLPIE bit is set to 1 to enable the sleep exception handling, clear the SS SBYCR to 0.



Figure 28.10 When an Interrupt that Initiates Exit from the Power-Down St is Generated after SLEEP Instruction Execution




Figure 28.11 When an Interrupt that Initiates Exit from the Power-Down St is Generated before SLEEP Instruction Execution (Sleep-Instruction Exception Handling does not Proceed)

Rev. 2.00 Sep. 24, 2008 Page 1282 of 1468

REJ09B0412-0200






Figure 28.12 When an Interrupt that Initiates Exit from the Power-Down S is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Proceeds)

Registe	er Setting Value	Normal		All- Module-		tware by Mode	•	Software by Mode
DDR	PSTOP1	Operating Mode	Sleep Mode	Clock-Stop Mode	OPE = 0	OPE = 1	IOKEEP = 0	IOKEEP
0	х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
1	0	B	B∳ output	B _{\$\phi\$} output	High	High	High	High
1	1	High	High	High	High	High	High	High
[Legen	d]							

x = Don't care

Table 28.5 \$\phi\$ Pin (PB7) State in Each Processing State (When SDRAM Interface is Enabled)

Register Setting Value	Normal		All- Module-	Stand	ware by Mode	•	Software by Mode
PSTOP0	Operating Mode	Sleep Mode	Clock-Stop Mode	OPE = 0	OPE = 1	IOKEEP = 0	IOKEEP
0	SD∳ output	SD¢ output	SDφ output	High	High	High	High
1	High	High	High	High	High	High	High

Rev. 2.00 Sep. 24, 2008 Page 1284 of 1468

REJ09B0412-0200

RENESAS

Current consumption increases during the oscillation settling standby period.

28.12.3 Module Stop State of EXDMAC, DMAC, or DTC

Depending on the operating state of the EXDMAC, DMAC, and DTC, bits MSTPA14, MSTPA13, and MSTPA12 may not be set to 1, respectively. The module stop state set to EXDMAC, DMAC, or DTC should be carried out only when the EXDMAC, DMAC, or

not activated.

For details, refer to section 10, DMA Controller (DMAC), section 11, EXDMA Control (EXDMAC), and section 12, Data Transfer Controller (DTC).

28.12.4 On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in a module stop state. Consequently module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DMAC or DTC activation source. Interrupts should ther disabled before entering a module stop state.

28.12.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.

in a conflict among the transition to deep software standary mode and generation of softw standby mode clearing source occurs, a transition to deep software standby mode is not n the software standby mode clearing sequence is executed. In this case, an interrupt excep handling for the input interrupt starts after the oscillation settling time for software standl (set by the STS4 to STS0 bits in SBYCR) has elapsed.

Note that if a conflict between a deep software standby mode transition and NMI interrupt the NMI interrupt exception handling routine is required.

If a conflict among a deep software standby mode transition, the IRQ0 to IRQ11 interrup timer interrupt, and voltage-monitoring interrupt* occurs, a transition to deep software sta mode can be made without executing the interrupt execution handling by clearing the SS SSIER to 0 beforehand.

Supported only by the H8SX/1668M Group

28.12.8 B\(\phi/\text{SDRAM}\phi\) Output State

Bφ/SDRAMφ output is undefined for a maximum of one cycle immediately after deep so

is cleared after cancellation of deep software standby mode with the IOKEEP bit set to 1. However, Bφ/SDRAMφ can be normally output by setting the IOKEEP, PSTOP1, and PS to 1. For details, see section 28.8.4, B\(\phi/SDRAM\(\phi\) Operation after Exit from Deep Softwa Standby Mode.

standby mode is canceled with the IOKEEP bit cleared to 0 or immediately after the IOK

- clock. For details, refer to section 9.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not these addresses; otherwise, the operation when accessing these bits and subsequent cannot be guaranteed.
- 2. Register bits
 - Bit configurations of the registers are listed in the same order as the register addresse • Reserved bits are indicated by — in the bit name column.
 - - Space in the bit name field indicates that the entire register is allocated to either the data.
 - For the registers of 16 or 32 bits, the MSB is listed first. Byte configuration description order is subject to big endian.

 - 3. Register states in each operating mode
 - Register states are listed in the same order as the register addresses.
 - For the initialized state of each bit, refer to the register description in the correspond
- section.
- The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

Time constant registerB_4	TCORB_4	8	H'FEA46	TMR_4	16	38
Time constant registerB_5	TCORB_5	8	H'FEA47	TMR_5	16	31
Timer counter_4	TCNT_4	8	H'FEA48	TMR_4	16	31
Timer counter_5	TCNT_5	8	H'FEA49	TMR_5	16	31
Timer counter control register_4	TCCR_4	8	H'FEA4A	TMR_4	16	31
Timer counter control register_5	TCCR_5	8	H'FEA4B	TMR_5	16	31
CRC control register	CRCCR	8	H'FEA4C	CRC	16	38
CRC data input register	CRCDIR	8	H'FEA4D	CRC	16	31
CRC data output register	CRCDOR	16	H'FEA4E	CRC	16	31
Timer control register_6	TCR_6	8	H'FEA50	TMR_6	16	31
Timer control register_7	TCR_7	8	H'FEA51	TMR_7	16	31
Timer control/status register_6	TCSR_6	8	H'FEA52	TMR_6	16	31
Timer control/status register_7	TCSR_7	8	H'FEA53	TMR_7	16	31
Time constant registerA_6	TCORA_6	8	H'FEA54	TMR_6	16	38
Time constant registerA_7	TCORA_7	8	H'FEA55	TMR_7	16	38
Time constant registerB_6	TCORB_6	8	H'FEA56	TMR_6	16	31
Time constant registerB_7	TCORB_7	8	H'FEA57	TMR_7	16	38
Timer counter_6	TCNT_6	8	H'FEA58	TMR_6	16	31
Timer counter_7	TCNT_7	8	H'FEA59	TMR_7	16	31
Timer counter control register_6	TCCR_6	8	H'FEA5A	TMR_6	16	38
Timer counter control register_7	TCCR_7	8	H'FEA5B	TMR_7	16	31
A/D data register A_1	ADDRA_1	16	H'FEA80	A/D_1	16	38
A/D data register B_1	ADDRB_1	16	H'FEA82	A/D_1	16	31

TCORA_5

8

H'FEA45

TMR_5

16

3

Time constant registerA_5

	REI	NESA		о вер. 24, 2	008 Pag RE
			Pov. 2.00	Sep. 24, 2	000 Bac
Configuration value register	CVR	8	H'FEE2E	USB	8
DMA transfer setting register	DMA	8	H'FEE2D	USB	8
Trigger register	TRG	8	H'FEE2C	USB	8
End point store register	EPSTL	8	H'FEE2A	USB	8
FIFO clear register	FCLR	8	H'FEE28	USB	8
Data status register	DASTS	8	H'FEE27	USB	8
EP1 receive data size register	EPSZ1	8	H'FEE25	USB	8
EP0o receive data size register	EPSZ0o	8	H'FEE24	USB	8
EP3 data register	EPDR3	8	H'FEE18	USB	8
EP2 data register	EPDR2	8	H'FEE14	USB	8
EP1 data register	EPDR1	8	H'FEE10	USB	8
EP0s data register	EPDR0s	8	H'FEE0E	USB	8
EP0o data register	EPDR0o	8	H'FEE0D	USB	8
EP0i data register	EPDR0i	8	H'FEE0C	USB	8
Interrupt select register 2	ISR2	8	H'FEE0A	USB	8
Interrupt select register 1	ISR1	8	H'FEE09	USB	8
Interrupt select register 0	ISR0	8	H'FEE08	USB	8
Interrupt enable register 2	IER2	8	H'FEE06	USB	8
Interrupt enable register 1	IER1	8	H'FEE05	USB	8
Interrupt enable register 0	IER0	8	H'FEE04	USB	8
Interrupt flag register 2	IFR2	8	H'FEE02	USB	8

A/D control register_1

Interrupt flag register 0
Interrupt flag register 1

8

8

8

H'FEAA1

H'FEE00

H'FEE01

A/D_1

USB

USB

16

8

8

ADCR_1

IFR0

IFR1

Geriai mode register_5	Sivil t_5	U	1111 000	301_3	U	J
Bit rate register_5	BRR_5	8	H'FF601	SCI_5	8	3
Serial control register_5	SCR_5	8	H'FF602	SCI_5	8	3
Transmit data register_5	TDR_5	8	H'FF603	SCI_5	8	3
Serial status register_5	SSR_5	8	H'FF604	SCI_5	8	3
Receive data register_5	RDR_5	8	H'FF605	SCI_5	8	3
Smart card mode register_5	SCMR_5	8	H'FF606	SCI_5	8	3
Serial extended mode register_5	SEMR_5	8	H'FF608	SCI_5	8	31
IrDA control register	IrCR	8	H'FF60C	SCI_5	8	3
Serial mode register_6	SMR_6	8	H'FF610	SCI_6	8	3
Bit rate register_6	BRR_6	8	H'FF611	SCI_6	8	3
Serial control register_6	SCR_6	8	H'FF612	SCI_6	8	3
Transmit data register_6	TDR_6	8	H'FF613	SCI_6	8	3
Serial status register_6	SSR_6	8	H'FF614	SCI_6	8	3
Receive data register_6	RDR_6	8	H'FF615	SCI_6	8	3
Smart card mode register_6	SCMR_6	8	H'FF616	SCI_6	8	3
Serial extended mode register_6	SEMR_6	8	H'FF618	SCI_6	8	3
PPG output control register_1	PCR_1	8	H'FF636	PPG_1	8	3
PPG output mode register_1	PMR_1	8	H'FF637	PPG_1	8	3
Next data enable register H_1	NDERH_1	8	H'FF638	PPG_1	8	3
Next data enable register L_1	NDERL_1	8	H'FF639	PPG_1	8	3
Output data register H_1	PODRH_1	8	H'FF63A	PPG_1	8	3
Output data register L_1	PODRL_1	8	H'FF63B	PPG 1	8	3

PMICR

SMR_5

8

RENESAS

H'FEE53

H'FF600

I/O port

SCI_5

8

8

3

3

Port M input buffer control register

Serial mode register_5

REJ09B0412-0200

			Day 0.00	Sep. 24, 200	30 D
Timer control register_6	TCR_6	8	H'FFB10	TPU_6	16
Timer synchronous register	TSYRB	8	H'FFB01	TPU (unit 1)	16
Timer start register	TSTRB	8	H'FFB00	TPU (unit 1)	16
Timer counter 3	TCNT32K3	8	H'FFABF	TM32K	8
Timer counter 2	TCNT32K2	8	H'FFABE	TM32K	8
Timer counter 1	TCNT32K1	8	H'FFABD	TM32K	8
Timer control register	TCR32K	8	H'FFABC	TM32K	8
Break control register D	BRCRD	16	H'FFA34	UBC	16
Break control register C	BRCRC	16	H'FFA30	UBC	16
Break control register B	BRCRB	16	H'FFA2C	UBC	16
Break control register A	BRCRA	16	H'FFA28	UBC	16
Break address mask register DL	BAMRDL	16	H'FFA1E	UBC	16
Break address mask register DH	BAMRDH	16	H'FFA1C	UBC	16
Break address register DL	BARDL	16	H'FFA1A	UBC	16
Break address register DH	BARDH	16	H'FFA18	UBC	16
Break address mask register CL	BAMRCL	16	H'FFA16	UBC	16
Break address mask register CH	BAMRCH	16	H'FFA14	UBC	16
Break address register CL	BARCL	16	H'FFA12	UBC	16
Break address register CH	BARCH	16	H'FFA10	UBC	16
Break address mask register BL	BAMRBL	16	H'FFA0E	UBC	16
Built all and a second at the Britanian and a second at the Britan	DALIDO	4.0		LIDO	
Break address mask register BH	BAMRBH	16	H'FFA0C	UBC	16

BAMRAL

BARBH

BARBL

16

16

16

H'FFA06

H'FFA08

H'FFA0A

UBC

UBC

UBC

16

16

16

Break address mask register AL

Break address register BH

Break address register BL

Timer general register D_6	TGRD_6	16	H'FFB1E	TPU_6	16	2
Timer control register_7	TCR_7	8	H'FFB20	TPU_7	16	21
Timer mode register_7	TMDR_7	8	H'FFB21	TPU_7	16	21
Timer I/O control register_7	TIOR_7	8	H'FFB22	TPU_7	16	21
Timer interrupt enable register_7	TIER_7	8	H'FFB24	TPU_7	16	21
Timer status register_7	TSR_7	8	H'FFB25	TPU_7	16	21
Timer counter_7	TCNT_7	16	H'FFB26	TPU_7	16	21
Timer general register A_7	TGRA_7	16	H'FFB28	TPU_7	16	21
Timer general register B_7	TGRB_7	16	H'FFB2A	TPU_7	16	21
Timer control register_8	TCR_8	8	H'FFB30	TPU_8	16	21
Timer mode register_8	TMDR_8	8	H'FFB31	TPU_8	16	21
Timer I/O control register_8	TIOR_8	8	H'FFB32	TPU_8	16	21
Timer interrupt enable register_8	TIER_8	8	H'FFB34	TPU_8	16	21
Timer status register_8	TSR_8	8	H'FFB35	TPU_8	16	21
Timer counter_8	TCNT_8	16	H'FFB36	TPU_8	16	21
Timer general register A_8	TGRA_8	16	H'FFB38	TPU_8	16	21
Timer general register B_8	TGRB_8	16	H'FFB3A	TPU_8	16	21
Timer control register_9	TCR_9	8	H'FFB40	TPU_9	16	21
Timer mode register_9	TMDR_9	8	H'FFB41	TPU_9	16	21
Timer I/O control register H_9	TIORH_9	8	H'FFB42	TPU_9	16	21
Timer I/O control register L_9	TIORL_9	8	H'FFB43	TPU_9	16	2
Timer interrupt enable register_9	TIER_9	8	H'FFB44	TPU_9	16	2

Rev. 2.00 Sep. 24, 2008 Page 1292 of 1468

REJ09B0412-0200

TGRB_6

TGRC_6

16

16

RENESAS

H'FFB1A

H'FFB1C

TPU_6

TPU_6

2

2

16

16

Timer general register B_6

Timer general register C_6

Timer counter_10	TCNT_10	16	H'FFB56	TPU_10	16
Timer general register A_10	TGRA_10	16	H'FFB58	TPU_10	16
Timer general register B_10	TGRB_10	16	H'FFB5A	TPU_10	16
Timer control register_11	TCR_11	8	H'FFB60	TPU_11	16
Timer mode register_11	TMDR_11	8	H'FFB61	TPU_11	16
Timer I/O control register_11	TIOR_11	8	H'FFB62	TPU_11	16
Timer interrupt enable register_11	TIER_11	8	H'FFB64	TPU_11	16
Timer status register_11	TSR_11	8	H'FFB65	TPU_11	16
Timer counter_11	TCNT_11	16	H'FFB66	TPU_11	16
Timer general register A_11	TGRA_11	16	H'FFB68	TPU_11	16
Timer general register B_11	TGRB_11	16	H'FFB6A	TPU_11	16
Port 1 data direction register	P1DDR	8	H'FFB80	I/O port	8
Port 2 data direction register	P2DDR	8	H'FFB81	I/O port	8
Port 3 data direction register	P3DDR	8	H'FFB82	I/O port	8
Port 6 data direction register	P6DDR	8	H'FFB85	I/O port	8
Port A data direction register	PADDR	8	H'FFB89	I/O port	8
Port B data direction register	PBDDR	8	H'FFB8A	I/O port	8
Port C data direction register	PCDDR	8	H'FFB8B	I/O port	8
Port D data direction register	PDDDR	8	H'FFB8C	I/O port	8
Port E data direction register	PEDDR	8	H'FFB8D	I/O port	8

TMDR_10

TIOR_10

TIER_10

TSR_10

8

8

8

8

H'FFB51

H'FFB52

H'FFB54

H'FFB55

TPU_10

TPU_10

TPU_10

TPU_10

Rev. 2.00 Sep. 24, 2008 Page

REJ09

16

16

16

16

Timer mode register_10

Timer status register_10

Timer I/O control register_10

Timer interrupt enable register_10



	· · · · · · · · · · · · · · · · · · ·						
Ī	Port D input buffer control register	PDICR	8	H'FFB9C	I/O port	8	2F
Ī	Port E input buffer control register	PEICR	8	H'FFB9D	I/O port	8	2F
F	Port F input buffer control register	PFICR	8	H'FFB9E	I/O port	8	2F
F	Port H register	PORTH	8	H'FFBA0	I/O port	8	2F
F	Port I register	PORTI	8	H'FFBA1	I/O port	8	2F
F	Port J register	PORTJ	8	H'FFBA2	I/O port	8	2F
F	Port K register	PORTK	8	H'FFBA3	I/O port	8	2F
ı	Port H data register	PHDR	8	H'FFBA4	I/O port	8	2F
ı	Port I data register	PIDR	8	H'FFBA5	I/O port	8	2F
F	Port J data register	PJDR	8	H'FFBA6	I/O port	8	2F
F	Port K data register	PKDR	8	H'FFBA7	I/O port	8	2F
ı	Port H data direction register	PHDDR	8	H'FFBA8	I/O port	8	2F
F	Port I data direction register	PIDDR	8	H'FFBA9	I/O port	8	2F
ı	Port J data direction register	PJDDR	8	H'FFBAA	I/O port	8	2F
F	Port K data direction register	PKDDR	8	H'FFBAB	I/O port	8	2F
ı	Port H input buffer control register	PHICR	8	H'FFBAC	I/O port	8	2F
F	Port I input buffer control register	PIICR	8	H'FFBAD	I/O port	8	2F
F	Port J input buffer control register	PJICR	8	H'FFBAE	I/O port	8	2F
F	Port K input buffer control register	PKICR	8	H'FFBAF	I/O port	8	2F
F	Port D pull-up MOS control register	PDPCR	8	H'FFBB4	I/O port	8	2F

PEPCR

PFPCR

8

RENESAS

H'FFBB5

H'FFBB6

I/O port

I/O port

PBICR

PCICR

8

H'FFB9A

H'FFB9B

I/O port

I/O port

8

8

2

2

2

2

8

8

Port B input buffer control register

Port C input buffer control register

Port E pull-up MOS control register

Port F pull-up MOS control register

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1294 of 1468

Port function control register 7	PFCR7	8	H'FFBC7	I/O port	8
Port function control register 8	PFCR8	8	H'FFBC8	I/O port	8
Port function control register 9	PFCR9	8	H'FFBC9	I/O port	8
Port function control register A	PFCRA	8	H'FFBCA	I/O port	8
Port function control register B	PFCRB	8	H'FFBCB	I/O port	8
Port function control register C	PFCRC	8	H'FFBCC	I/O port	8
Port function control register D	PFCRD	8	H'FFBCD	I/O port	8
Software standby release IRQ enable register	SSIER	16	H'FFBCE	INTC	8
Deep standby backup register 0	DPSBKR0	8	H'FFBF0	SYSTEM	8
Deep standby backup register 1	DPSBKR1	8	H'FFBF1	SYSTEM	8
Deep standby backup register 2	DPSBKR2	8	H'FFBF2	SYSTEM	8
Deep standby backup register 3	DPSBKR3	8	H'FFBF3	SYSTEM	8
Deep standby backup register 4	DPSBKR4	8	H'FFBF4	SYSTEM	8
Deep standby backup register 5	DPSBKR5	8	H'FFBF5	SYSTEM	8
Deep standby backup register 6	DPSBKR6	8	H'FFBF6	SYSTEM	8
Deep standby backup register 7	DPSBKR7	8	H'FFBF7	SYSTEM	8
Deep standby backup register 8	DPSBKR8	8	H'FFBF8	SYSTEM	8
Deep standby backup register 9	DPSBKR9	8	H'FFBF9	SYSTEM	8
Deep standby backup register 10	DPSBKR10	8	H'FFBFA	SYSTEM	8
Deep standby backup register 11	DPSBKR11	8	H'FFBFB	SYSTEM	8

PFCR1

PFCR2

PFCR4

PFCR6

8

8

8

8

H'FFBC1

H'FFBC2

H'FFBC4

H'FFBC6

I/O port

I/O port

I/O port

I/O port

8 8

8

8

REJ09

Port function control register 1

Port function control register 2

Port function control register 4

Port function control register 6



<u> </u>						
DMA block size register_0	DBSR_0	32	H'FFC10	DMAC_0	16	2
DMA mode control register_0	DMDR_0	32	H'FFC14	DMAC_0	16	2
DMA address control register_0	DACR_0	32	H'FFC18	DMAC_0	16	2
DMA source address register_1	DSAR_1	32	H'FFC20	DMAC_1	16	2
DMA destination address register_1	DDAR_1	32	H'FFC24	DMAC_1	16	2
DMA offset register_1	DOFR_1	32	H'FFC28	DMAC_1	16	2
DMA transfer count register_1	DTCR_1	32	H'FFC2C	DMAC_1	16	2
DMA block size register_1	DBSR_1	32	H'FFC30	DMAC_1	16	2
DMA mode control register_1	DMDR_1	32	H'FFC34	DMAC_1	16	2
DMA address control register_1	DACR_1	32	H'FFC38	DMAC_1	16	2
DMA source address register_2	DSAR_2	32	H'FFC40	DMAC_2	16	2
DMA destination address register_2	DDAR_2	32	H'FFC44	DMAC_2	16	2
DMA offset register_2	DOFR_2	32	H'FFC48	DMAC_2	16	2
DMA transfer count register_2	DTCR_2	32	H'FFC4C	DMAC_2	16	2
DMA block size register_2	DBSR_2	32	H'FFC50	DMAC_2	16	2
DMA mode control register_2	DMDR_2	32	H'FFC54	DMAC_2	16	2
DMA address control register_2	DACR_2	32	H'FFC58	DMAC_2	16	2
DMA source address register_3	DSAR_3	32	H'FFC60	DMAC_3	16	2
DMA destination address register_3	DDAR_3	32	H'FFC64	DMAC_3	16	2
DMA offset register_3	DOFR_3	32	H'FFC68	DMAC_3	16	2
DMA transfer count register_3	DTCR_3	32	H'FFC6C	DMAC_3	16	2
DMA block size register_3	DBSR_3	32	H'FFC70	DMAC_3	16	2
DMA mode control register_3	DMDR_3	32	H'FFC74	DMAC_3	16	:

DTCR_0

32

DMA transfer count register_0

2

16

DMAC_0

H'FFC0C

EXDMA block size register_1	EDBSR_1	32	H'FFCB0	EXDMAC_1	16
EXDMA mode control register_1	EDMDR_1	32	H'FFCB4	EXDMAC_1	16
EXDMA address control register_1	EDACR_1	32	H'FFCB8	EXDMAC_1	16
EXDMA source address register_2	EDSAR_2	32	H'FFCC0	EXDMAC_2	16
EXDMA destination address register_2	EDDAR_2	32	H'FFCC4	EXDMAC_2	16 :
EXDMA offset register_2	EDOFR_2	32	H'FFCC8	EXDMAC_2	16
EXDMA transfer count register_2	EDTCR_2	32	H'FFCCC	EXDMAC_2	16 :
EXDMA block size register_2	EDBSR_2	32	H'FFCD0	EXDMAC_2	16
EXDMA mode control register_2	EDMDR_2	32	H'FFCD4	EXDMAC_2	16
EXDMA address control register_2	EDACR_2	32	H'FFCD8	EXDMAC_2	16
EXDMA source address register_3	EDSAR_3	32	H'FFCE0	EXDMAC_3	16
EXDMA destination address register_3	EDDAR_3	32	H'FFCE4	EXDMAC_3	16
EXDMA offset register_3	EDOFR_3	32	H'FFCE8	EXDMAC_3	16
EXDMA transfer count register_3	EDTCR_3	32	H'FFCEC	EXDMAC_3	16
EXDMA block size register_3	EDBSR_3	32	H'FFCF0	EXDMAC_3	16
EXDMA mode control register_3	EDMDR_3	32	H'FFCF4	EXDMAC_3	16
EXDMA address control register_3	EDACR_3	32	H'FFCF8	EXDMAC_3	16
Cluster buffer register 0	CLSBR0	32	H'FFD00	EXDMAC	16
Cluster buffer register 1	CLSBR1	32	H'FFD04	EXDMAC	16
				Sep. 24, 200	J8 Page
RENESAS					

EDACR_0

EDSAR_1

EDDAR_1

EDOFR_1

EDTCR_1

32

32

32

32

32

H'FFC98

H'FFCA0

H'FFCA4

H'FFCA8

H'FFCAC

EXDMAC_0

EXDMAC_1

EXDMAC_1

EXDMAC_1

EXDMAC_1

16

16

16

16

16

EXDMA address control register_0

EXDMA source address register_1

EXDMA transfer count register_1

EXDMA offset register_1

EXDMA destination address register_1

DMA module request select register_1	DMRSR_1	8	H'FFD21	DMAC_1	16	21
DMA module request select register_2	DMRSR_2	8	H'FFD22	DMAC_2	16	21
DMA module request select register_3	DMRSR_3	8	H'FFD23	DMAC_3	16	21
Interrupt priority register A	IPRA	16	H'FFD40	INTC	16	21
Interrupt priority register B	IPRB	16	H'FFD42	INTC	16	21
Interrupt priority register C	IPRC	16	H'FFD44	INTC	16	21
Interrupt priority register D	IPRD	16	H'FFD46	INTC	16	21
Interrupt priority register E	IPRE	16	H'FFD48	INTC	16	21
Interrupt priority register F	IPRF	16	H'FFD4A	INTC	16	21
Interrupt priority register G	IPRG	16	H'FFD4C	INTC	16	21
Interrupt priority register H	IPRH	16	H'FFD4E	INTC	16	21
Interrupt priority register I	IPRI	16	H'FFD50	INTC	16	21
Interrupt priority register J	IPRJ	16	H'FFD52	INTC	16	21
Interrupt priority register K	IPRK	16	H'FFD54	INTC	16	21
Interrupt priority register L	IPRL	16	H'FFD56	INTC	16	21
Interrupt priority register M	IPRM	16	H'FFD58	INTC	16	21
Interrupt priority register N	IPRN	16	H'FFD5A	INTC	16	21
Interrupt priority register O	IPRO	16	H'FFD5C	INTC	16	21
Interrupt priority register Q	IPRQ	16	H'FFD60	INTC	16	21
Interrupt priority register R	IPRR	16	H'FFD62	INTC	16	21
IRQ sense control register H	ISCRH	16	H'FFD68	INTC	16	21
IRQ sense control register L	ISCRL	16	H'FFD6A	INTC	16	21
DTC vector base register	DTCVBR	32	H'FFD80	BSC	16	21
Bus width control register	ABWCR	16	H'FFD84	BSC	16	21

Rev. 2.00 Sep. 24, 2008 Page 1298 of 1468

	REN	IESA		Sep. 24, 20	800
Flash key code register	FKEY	8	H'FFDEC	FLASH	16
Flash erase code select register	FECS	8	H'FFDEA	FLASH	16
Flash program code select register	FPCS	8	H'FFDE9	FLASH	16
Flash code control/status register	FCCS	8	H'FFDE8	FLASH	10
Subclock control register	SUBCKCR	8	H'FFDCF	SYSTEM	10
Module stop control register C	MSTPCRC	16	H'FFDCC	SYSTEM	10
Module stop control register B	MSTPCRB	16	H'FFDCA	SYSTEM	1
Module stop control register A	MSTPCRA	16	H'FFDC8	SYSTEM	1
Standby control register	SBYCR	16	H'FFDC6	SYSTEM	1
System clock control register	SCKCR	16	H'FFDC4	SYSTEM	1
System control register	SYSCR	16	H'FFDC2	SYSTEM	1
Mode control register	MDCR	16	H'FFDC0	SYSTEM	1
RAM emulation register	RAMER	8	H'FFD9E	BSC	1
Refresh time constant register	RTCOR	8	H'FFDA9	BSC	1
Refresh timer counter	RTCNT	8	H'FFDA8	BSC	1
Refresh control register	REFCR	16	H'FFDA6	BSC	1
Synchronous DRAM control register	SDCR	16	H'FFDA4	BSC	1
DRAM access control register	DRACCR	16	H'FFDA2	BSC	1
DRAM control register	DRAMCR	16	H'FFDA0	BSC	1
Address/data multiplexed I/O control register	MPXCR	16	H'FFD9C	BSC	1
Burst ROM interface control register	BROMCR	16	H'FFD9A	BSC	1

BCR2

ENDIANCR

SRAMCR

8

8

16

H'FFD94

H'FFD95

H'FFD98

BSC

BSC

BSC

16

16

16

Bus control register 2

Endian control register

SRAM mode control register

Low voltage detection control register	LVDOIT		11111 1170	OTOTEM		
Serial extended mode register_2	SEMR_2	8	H'FFE84	SCI_2	8	21
Serial mode register_4	SMR_4	8	H'FFE90	SCI_4	8	21
Bit rate register_4	BRR_4	8	H'FFE91	SCI_4	8	21
Serial control register_4	SCR_4	8	H'FFE92	SCI_4	8	21
Transmit data register_4	TDR_4	8	H'FFE93	SCI_4	8	2
Serial status register_4	SSR_4	8	H'FFE94	SCI_4	8	21
Receive data register_4	RDR_4	8	H'FFE95	SCI_4	8	2
Smart card mode register_4	SCMR_4	8	H'FFE96	SCI_4	8	21
I ² C bus control register A_0	ICCRA_0	8	H'FFEB0	IIC2_0	8	21
I ² C bus control register B_0	ICCRB_0	8	H'FFEB1	IIC2_0	8	21
I ² C bus mode register_0	ICMR_0	8	H'FFEB2	IIC2_0	8	21
I ² C bus interrupt enable register_0	ICIER_0	8	H'FFEB3	IIC2_0	8	21
I ² C bus status register_0	ICSR_0	8	H'FFEB4	IIC2_0	8	21
Slave address register_0	SAR_0	8	H'FFEB5	IIC2_0	8	2
I ² C bus transmit data register_0	ICDRT_0	8	H'FFEB6	IIC2_0	8	21
I ² C bus receive data register_0	ICDRR_0	8	H'FFEB7	IIC2_0	8	21
I ² C bus control register A_1	ICCRA_1	8	H'FFEB8	IIC2_1	8	21
I ² C bus control register B_1	ICCRB_1	8	H'FFEB9	IIC2_1	8	2
I ² C bus mode register_1	ICMR_1	8	H'FFEBA	IIC2_1	8	2
I ² C bus interrupt enable register_1	ICIER_1	8	H'FFEBB	IIC2_1	8	2
I ² C bus status register_1	ICSR_1	8	H'FFEBC	IIC2_1	8	2
Slave address register_1	SAR_1	8	H'FFEBD	IIC2_1	8	2

RSTSR

LVDCR

8

H'FFE75

H'FFE78

SYSTEM

SYSTEM

8

8

2

2

Reset status register

Low voltage detection control register

Timer counter control register_2	TCCR_2	8	H'FFECA	TMR_2	16
Timer counter control register_3	TCCR_3	8	H'FFECB	TMR_3	16
Timer control register_4	TCR_4	8	H'FFEE0	TPU_4	16
Timer mode register_4	TMDR_4	8	H'FFEE1	TPU_4	16
Timer I/O control register_4	TIOR_4	8	H'FFEE2	TPU_4	16
Timer interrupt enable register_4	TIER_4	8	H'FFEE4	TPU_4	16 :
Timer status register_4	TSR_4	8	H'FFEE5	TPU_4	16
Timer counter_4	TCNT_4	16	H'FFEE6	TPU_4	16
Timer general register A_4	TGRA_4	16	H'FFEE8	TPU_4	16
Timer general register B_4	TGRB_4	16	H'FFEEA	TPU_4	16
Timer control register_5	TCR_5	8	H'FFEF0	TPU_5	16
Timer mode register_5	TMDR_5	8	H'FFEF1	TPU_5	16
Timer I/O control register_5	TIOR_5	8	H'FFEF2	TPU_5	16
Timer interrupt enable register_5	TIER_5	8	H'FFEF4	TPU_5	16
Timer status register_5	TSR_5	8	H'FFEF5	TPU_5	16 :
Timer counter_5	TCNT_5	16	H'FFEF6	TPU_5	16 :
Timer general register A_5	TGRA_5	16	H'FFEF8	TPU_5	16

TGRB_5

DTCERA

TCORA_3

TCORB_2

TCORB_3

TCNT_2

TCNT_3

8

8

8

8

8

H'FFEC5

H'FFEC6

H'FFEC7

H'FFEC8

H'FFEC9

TMR_3

TMR_2

TMR_3

TMR_2

TMR_3

16

16

16

16

16

Time constant register A_3

Time constant register B_2

Time constant register B_3

Timer general register B_5

DTC enable register A

Timer counter_2

Timer counter_3





Rev. 2.00 Sep. 24, 2008 Page

IRQ status register	ISR	16	H'FFF36	INTC	16
Port 1 register	PORT1	8	H'FFF40	I/O port	8
Port 2 register	PORT2	8	H'FFF41	I/O port	8
Port 3 register	PORT3	8	H'FFF42	I/O port	8
Port 5 register	PORT5	8	H'FFF44	I/O port	8
Port 6 register	PORT6	8	H'FFF45	I/O port	8
Port A register	PORTA	8	H'FFF49	I/O port	8
Port B register	PORTB	8	H'FFF4A	I/O port	8
Port C register	PORTC	8	H'FFF4B	I/O port	8
Port D register	PORTD	8	H'FFF4C	I/O port	8
Port E register	PORTE	8	H'FFF4D	I/O port	8
Port F register	PORTF	8	H'FFF4E	I/O port	8
Port 1 data register	P1DR	8	H'FFF50	I/O port	8
Port 2 data register	P2DR	8	H'FFF51	I/O port	8
Port 3 data register	P3DR	8	H'FFF52	I/O port	8
Port 6 data register	P6DR	8	H'FFF55	I/O port	8
Port A data register	PADR	8	H'FFF59	I/O port	8
Port B data register	PBDR	8	H'FFF5A	I/O port	8
Port C data register	PCDR	8	H'FFF5B	I/O port	8
Port D data register	PDDR	8	H'FFF5C	I/O port	8
Port E data register	PEDR	8	H'FFF5D	I/O port	8
Port F data register	PFDR	8	H'FFF5E	I/O port	8

CPUPCR

IER

CPU priority control register

IRQ enable register

INTC

INTC

H'FFF33

H'FFF34

Next data enable register H	NDERH	8	H'FFF78	PPG_0	8	
Next data enable register L	NDERL	8	H'FFF79	PPG_0	8	:
Output data register H	PODRH	8	H'FFF7A	PPG_0	8	:
Output data register L	PODRL	8	H'FFF7B	PPG_0	8	2
Next data register H*1	NDRH	8	H'FFF7C	PPG_0	8	:
Next data register L*1	NDRL	8	H'FFF7D	PPG_0	8	:
Next data register H*1	NDRH	8	H'FFF7E	PPG_0	8	2
Next data register L*1	NDRL	8	H'FFF7F	PPG_0	8	
Serial mode register_0	SMR_0	8	H'FFF80	SCI_0	8	:
Bit rate register_0	BRR_0	8	H'FFF81	SCI_0	8	:
Serial control register_0	SCR_0	8	H'FFF82	SCI_0	8	:
Transmit data register_0	TDR_0	8	H'FFF83	SCI_0	8	2
Serial status register_0	SSR_0	8	H'FFF84	SCI_0	8	2
Receive data register_0	RDR_0	8	H'FFF85	SCI_0	8	:
Smart card mode register_0	SCMR_0	8	H'FFF86	SCI_0	8	
Serial mode register_1	SMR_1	8	H'FFF88	SCI_1	8	:
Bit rate register_1	BRR_1	8	H'FFF89	SCI_1	8	1
Serial control register_1	SCR_1	8	H'FFF8A	SCI_1	8	1
Transmit data register_1	TDR_1	8	H'FFF8B	SCI_1	8	

DADR0

DADR1

DACR01

PCR

8

8

8

8

H'FFF68

H'FFF69

H'FFF6A

H'FFF76

D/A

D/A D/A

PPG_0

8

8

8

8

REJ09

D/A data register 0

D/A data register 1

D/A control register 01

PPG output control register



A/D data register F_0	ADDRF_0	16	H'FFF9A	A/D_0	16	2
A/D data register G_0	ADDRG_0	16	H'FFF9C	A/D_0	16	2
A/D data register H_0	ADDRH_0	16	H'FFF9E	A/D_0	16	2
A/D control/status register_0	ADCSR_0	8	H'FFFA0	A/D_0	16	2
A/D control register_0	ADCR_0	8	H'FFFA1	A/D_0	16	2
Timer control/status register	TCSR	8	H'FFFA4	WDT	16	2
Timer counter	TCNT	8	H'FFFA5	WDT	16	2
Reset control/status register	RSTCSR	8	H'FFFA7	WDT	16	2
Timer control register_0	TCR_0	8	H'FFFB0	TMR_0	16	2
Timer control register_1	TCR_1	8	H'FFFB1	TMR_1	16	2
Timer control/status register_0	TCSR_0	8	H'FFFB2	TMR_0	16	2
Timer control/status register_1	TCSR_1	8	H'FFFB3	TMR_1	16	2
Time constant register A_0	TCORA_0	8	H'FFFB4	TMR_0	16	2
Time constant register A_1	TCORA_1	8	H'FFFB5	TMR_1	16	2
Time constant register B_0	TCORB_0	8	H'FFFB6	TMR_0	16	2
Time constant register B_1	TCORB_1	8	H'FFFB7	TMR_1	16	2
Timer counter_0	TCNT_0	8	H'FFFB8	TMR_0	16	2
Timer counter_1	TCNT_1	8	H'FFFB9	TMR_1	16	2
Timer counter control register_0	TCCR_0	8	H'FFFBA	TMR_0	16	2
Timer counter control register_1	TCCR_1	8	H'FFFBB	TMR_1	16	2
Timer start register	TSTR	8	H'FFFBC	TPU	16	2
Timer synchronous register	TSYR	8	H'FFFBD	TPU	16	2
Timer control register_0	TCR_0	8	H'FFFC0	TPU_0	16	2

ADDRE_0

16

A/D data register E_0

A/D_0

H'FFF98

2

16

Timer I/O control register_1	TIOR_1	8	H'FFFD2	TPU_1	16 :
Timer interrupt enable register_1	TIER_1	8	H'FFFD4	TPU_1	16
Timer status register_1	TSR_1	8	H'FFFD5	TPU_1	16
Timer counter_1	TCNT_1	16	H'FFFD6	TPU_1	16
Timer general register A_1	TGRA_1	16	H'FFFD8	TPU_1	16
Timer general register B_1	TGRB_1	16	H'FFFDA	TPU_1	16
Timer control register_2	TCR_2	8	H'FFFE0	TPU_2	16
Timer mode register_2	TMDR_2	8	H'FFFE1	TPU_2	16
Timer I/O control register_2	TIOR_2	8	H'FFFE2	TPU_2	16 2
Timer interrupt enable register_2	TIER_2	8	H'FFFE4	TPU_2	16
Timer status register_2	TSR_2	8	H'FFFE5	TPU_2	16
Timer counter_2	TCNT_2	16	H'FFFE6	TPU_2	16
Timer general register A_2	TGRA_2	16	H'FFFE8	TPU_2	16
Timer general register B_2	TGRB_2	16	H'FFFEA	TPU_2	16
Timer control register_3	TCR_3	8	H'FFFF0	TPU_3	16
Timer mode register_3	TMDR_3	8	H'FFFF1	TPU_3	16
Timer I/O control register H_3	TIORH_3	8	H'FFFF2	TPU_3	16
Timer I/O control register L_3	TIORL_3	8	H'FFFF3	TPU_3	16
Timer interrupt enable register_3	TIER_3	8	H'FFFF4	TPU_3	16

TGRB_0

TGRC_0

TGRD_0

TCR_1

TMDR_1

16

16

16

8

8

H'FFFCA

H'FFFCC

H'FFFCE

H'FFFD0

H'FFFD1

TPU_0

TPU_0

TPU_0

TPU_1

TPU_1

16

16

16

16

16

Timer general register B_0


Timer general register C_0

Timer general register D_0

Timer control register_1

Timer mode register_1





Rev. 2.00 Sep. 24, 2008 Page

NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, when the same output trigger is specified for pulse output 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different ou triggers are specified, the NDRL addresses for pulse output groups 0 and 1 ar H'FFF7F and H'FFF7D, respectively. When the same output trigger is specified for pulse output groups 6 and 7 by t

setting, the NDRH address is H'FFF7C. When different output triggers are spe

setting, the NDRH address is H'FF63C. When different output triggers are spe NDRH addresses for pulse output groups 6 and 7 are H'FF63E and H'FF63C, respectively. When the same output trigger is specified for pulse output groups 4 and 5 by t setting, the NDRL address is H'FF63D. When different output triggers are specified

NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D, respectively.

2. Supported only by the H8SX/1668M Group.

Rev. 2.00 Sep. 24, 2008 Page 1306 of 1468

TCORB_4								
TCORB_5								
TCNT_4								
TCNT_5								
TCCR_4	_	_	_	_	TMRIS	_	ICKS1	ICK
TCCR_5	_	_	_	_	TMRIS	_	ICKS1	ICK
CRCCR	DORCLR	_	_	_	_	LMS	G1	G0
CRCDIR								
CRCDOR								
TCR_6	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	СК
TCR_7	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	СК
TCSR_6	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	os
TCSR_7	CMFB	CMFA	OVF	_	OS3	OS2	OS1	os
TCORA_6								
TCORA_7								
TCORB_6								
TCORB_7								
TCNT_6								
TCNT_7								

105H_4

TCSR_5

TCORA_4 TCORA_5 CIVIER

CMFB

CIVIFA

CMFA

OVE

OVF

ADIE

053

OS3

052

OS2

051

OS1

050

OS0

Rev. 2.00 Sep. 24, 2008 Page RENESAS REJ09

ADDRD_1								
ADDRE_1								
ADDRF_1								
ADDRG_1								
ADDRH_1								
ADCSR_1	ADF	ADIE	ADST	EXCKS	СНЗ	CH2	CH1	CH0
ADCR_1	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	ADSTCLR	EXTRGS
IFR0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
IFR1	_	_	_	_	VBUS MN	EP3 TR	EP3 TS	VBUSF
IFR2	_	_	SURSS	SURSF	CFDN	_	SETC	SETI
IER0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
IER1	_	_	_	_	_	EP3 TR	EP3 TS	VBUSF
IER2	SSRSME	_	_	SURSE	CFDN	_	SETCE	SETIE
ISR0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
ISR1	_	_	_	_	_	EP3 TR	EP3 TS	VBUSF

Rev. 2.00 Sep. 24, 2008 Page 1308 of 1468



FCLR		EP3 CLR	EP1 CLR	EP2 CLR		_	EP0o CLR	FP0i CLB
		El O OLIT	LITOLIT	LI Z OLIT				
EPSTL	_	_	_	_	EP3STL	EP2STL	EP1STL	EP0STL
TRG	_	EP3 PKTE	EP1 RDFN	EP2 PKTE	_	EP0s RDFN	EP0o RDFN	EP0i PKTE
DMA	_	_	_	_	_	PULLUP_E	EP2DMAE	EP1DMAE
CVR	CNFV1	CNFV0	INTV1	INTV0	_	ALTV2	ALTV1	ALTV0
CTLR	_	_	_	RWUPS	RSME	RWMD	ASCE	_
EPIR	D7	D6	D5	D4	D3	D2	D1	D0
TRNTREG0	PTSTE	_	_	_	SUSPEND	txenl	txse0	txdata
TRNTREG1	_	_	_	_	_	xver_data	dpls	dmns
PMDDR	_	_	_	PM4DDR	PM3DDR	PM2DDR	PM1DDR	PM0DDR
PMDR	_	_	_	PM4DR	PM3DR	PM2DR	PM1DR	PM0DR
PORTM	_	_	_	PM4	РМ3	PM2	PM1	PM0
PMICR	_	_	_	PM4ICR	PM3ICR	PM2ICR	PM1ICR	PM0ICR
SMR_5*1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/E)	(BCP1)	(BCP0)		
BRR_5								
SCR_5*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_5								
				2651		Rev. 2.00 S	Sep. 24, 20	•
				-(EN	ESAS			REJ09

EP3 DE EP2 DE —

EP0i DE

EPSZ00 EPSZ1

DASTS

	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)		
BRR_6								
SCR_6*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_6								
SSR_6*1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
	•			(ERS)				
RDR_6								
SCMR_6	_	_	_	_	SDIR	SINV	_	SMIF
SEMR_6	_	_	_	ABCS	ACS3	ACS2	ACS1	ACS0
PCR_1	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	GOCMSO
PMR_1	G3INV	G2INV	G1INV	GOINV	G3NOV	G2NOV	G1NOV	G0NOV
NDERH_1	NDER31	NDER30	NDER29	NDER28	NDER27	NDER26	NDER25	NDER24
NDERL_1	NDER23	NDER22	NDER21	NDER20	NDER19	NDER18	NDER17	NDER16
PODRH_1	POD31	POD30	POD29	POD28	POD27	POD26	POD25	POD24
PODRL_1	POD23	POD22	POD21	POD20	POD19	POD18	POD17	POD16
NDRH_1*2	NDR31	NDR30	NDR29	NDR28	NDR27	NDR26	NDR25	NDR24
NDRL_1*2	NDR23	NDR22	NDR21	NDR20	NDR19	NDR18	NDR17	NDR16

Rev. 2.00 Sep. 24, 2008 Page 1310 of 1468

NDRH_1*2

NDRL_1*2



NDR27

NDR19

NDR26

NDR18

NDR24

NDR16

NDR25

NDR17

BAMRBH	BAMRB31	BAMRB30	BAMRB29	BAMRB28	BAMRB27	BAMRB26	BAMRB25	BAMRB24
	BAMRB23	BAMRB22	BAMRB21	BAMRB20	BAMRB19	BAMRB18	BAMRB17	BAMRB16
BAMRBL	BAMRB15	BAMRB14	BAMRB13	BAMRB12	BAMRB11	BAMRB10	BAMRB9	BAMRB8
	BAMRB7	BAMRB6	BAMRB5	BAMRB4	BAMRB3	BAMRB2	BAMRB1	BAMRB0
BARCH	BARC31	BARC30	BARC29	BARC28	BARC27	BARC26	BARC25	BARC24
	BARC23	BARC22	BARC21	BARC20	BARC19	BARC18	BARC17	BARC16
BARCL	BARC15	BARC14	BARC13	BARC12	BARC11	BARC10	BARC9	BARC8
	BARC7	BARC6	BARC5	BARC4	BARC3	BARC2	BARC1	BARC0
BAMRCH	BAMRC31	BAMRC30	BAMRC29	BAMRC28	BAMRC27	BAMRC26	BAMRC25	BAMRC24
	BAMRC23	BAMRC22	BAMRC21	BAMRC20	BAMRC19	BAMRC18	BAMRC17	BAMRC16
BAMRCL	BAMRC15	BAMRC14	BAMRC13	BAMRC12	BAMRC11	BAMRC10	BAMRC9	BAMRC8
	BAMRC7	BAMRC6	BAMRC5	BAMRC4	BAMRC3	BAMRC2	BAMRC1	BAMRC0
BARDH	BARD31	BARD30	BARD29	BARD28	BARD27	BARD26	BARD25	BARD24
	BARD23	BARD22	BARD21	BARD20	BARD19	BARD18	BARD17	BARD16
BARDL	BARD15	BARD14	BARD13	BARD12	BARD11	BARD10	BARD9	BARD8
	BARD7	BARD6	BARD5	BARD4	BARD3	BARD2	BARD1	BARD0
BAMRDH	BAMRD31	BAMRD30	BAMRD29	BAMRD28	BAMRD27	BAMRD26	BAMRD25	BAMRD24
	BAMRD23	BAMRD22	BAMRD21	BAMRD20	BAMRD19	BAMRD18	BAMRD17	BAMRD16
BAMRDL	BAMRD15	BAMRD14	BAMRD13	BAMRD12	BAMRD11	BAMRD10	BAMRD9	BAMRD8
	BAMRD7	BAMRD6	BAMRD5	BAMRD4	BAMRD3	BAMRD2	BAMRD1	BAMRD0
				2501			Sep. 24, 20	_
				• (EIVI	ESAS			REJ09

BARB31

BARB23

BARB15

BARB7

BARBH

BARBL

BARB29

BARB21

BARB13

BARB5

BARB30

BARB22

BARB14

BARB6

BARB28

BARB20

BARB12

BARB4

BARB27

BARB19

BARB11

BARB3

BARB26

BARB18

BARB10

BARB2

BARB25

BARB17

BARB9

BARB1

DAIVII IAU

BARB24

BARB16

BARB8

BARB0



_	_	CST5	CST4	CST3	CST2	CST1	CST
_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYN
CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPS
_	_	BFB	BFA	MD3	MD2	MD1	MD0
IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOCO
_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIE
_	_	_	TCFV	TGFD	TGFC	TGFB	TGF
	IOB3	OB3 IOB2	— SYNC5 CCLR2 CCLR1 CCLR0 — BFB IOB3 IOB2 IOB1	— — SYNC5 SYNC4 CCLR2 CCLR1 CCLR0 CKEG1 — — BFB BFA IOB3 IOB2 IOB1 IOB0 IOD3 IOD2 IOD1 IOD0 — — TCIEV	— SYNC5 SYNC4 SYNC3 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 — — BFB BFA MD3 IOB3 IOB2 IOB1 IOB0 IOA3 IOD3 IOD2 IOD1 IOD0 IOC3 — — TCIEV TGIED	— — SYNC5 SYNC4 SYNC3 SYNC2 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 — — BFB BFA MD3 MD2 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOD3 IOD2 IOD1 IOD0 IOC3 IOC2 — — TCIEV TGIED TGIEC	— — SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 — — BFB BFA MD3 MD2 MD1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOD3 IOD2 IOD1 IOD0 IOC3 IOC2 IOC1 — — TCIEV TGIED TGIEC TGIEB

REJ09B0412-0200

1011021 TCNT32K1

Rev. 2.00 Sep. 24, 2008 Page 1312 of 1468 RENESAS

TGRA_7								
TGRB_7								
TCR_8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_8	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_8	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_8	_	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_8	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_8								
TGRA_8								
TGRB_8								
TCR_9	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_9	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_9	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_9	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_9				TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_9	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_9								

Rev. 2.00 Sep. 24, 2008 Page

TCR_10	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_10	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_10	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_10	_	_	TCIEU	TCIEV		_	TGIEB	TGIEA
TSR_10	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_10								
TGRA_10								
TGRB_10								
TCR_11	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_11					MDO	MD2	MD1	MD0
	_	_	_	_	MD3	IVIDZ	וטוטו	IVIDO
TIOR_11	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIOR_11 TIER_11		IOB2	IOB1	IOB0				
							IOA1	IOA0
TIER_11	IOB3	IOB2	TCIEU	TCIEV			IOA1 TGIEB	IOA0 TGIEA
TIER_11 TSR_11	IOB3	IOB2	TCIEU	TCIEV			IOA1 TGIEB	IOA0 TGIEA
TIER_11 TSR_11	IOB3		TCIEU	TCIEV			IOA1 TGIEB	IOA0 TGIEA
TIER_11 TSR_11 TCNT_11	IOB3	— IOB2 — — — —	TCIEU	TCIEV			IOA1 TGIEB	IOA0 TGIEA

Rev. 2.00 Sep. 24, 2008 Page 1314 of 1468

T L7 DDIT	LODDII	I LODDII	I L4DDII	I LODDIII	I LZDDII	I LIDDII	I LODDII
PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
P17ICR	P16ICR	P15ICR	P14ICR	P13ICR	P12ICR	P11ICR	P10ICR
P27ICR	P26ICR	P25ICR	P24ICR	P23ICR	P22ICR	P21ICR	P20ICR
P37ICR	P36ICR	P35ICR	P34ICR	P33ICR	P32ICR	P31ICR	P30ICR
P57ICR	P56ICR	P55ICR	P54ICR	P53ICR	P52ICR	P51ICR	P50ICR
_	_	P65ICR	P64ICR	P63ICR	P62ICR	P61ICR	P60ICR
PA7ICR	PA6ICR	PA5ICR	PA4ICR	PA3ICR	PA2ICR	PA1ICR	PA0ICR
PB7ICR	PB6ICR	PB5ICR	PB4ICR	PB3ICR	PB2ICR	PB1ICR	PB0ICR
_	_	_	_	PC3ICR	PC2ICR	_	_
PD7ICR	PD6ICR	PD5ICR	PD4ICR	PD3ICR	PD2ICR	PD1ICR	PD0ICR
PE7ICR	PE6ICR	PE5ICR	PE4ICR	PE3ICR	PE2ICR	PE1ICR	PE0ICR
PF7ICR	PF6ICR	PF5ICR	PF4ICR	PF3ICR	PF2ICR	PF1ICR	PF0ICR
PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0
PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR
PI7DR	PI6DR	PI5DR	PI4DR	PI3DR	PI2DR	PI1DR	PI0DR
PJ7DR	PJ6DR	PJ5DR	PJ4DR	PJ3DR	PJ2DR	PJ1DR	PJ0DR
PK7DR	PK6DR	PK5DR	PK4DR	PK3DR	PK2DR	PK1DR	PK0DR
PH7DDR	PH6DDR	PH5DDR	PH4DDR	PH3DDR	PH2DDR	PH1DDR	PH0DDR
			REN		Rev. 2.00	Sep. 24, 20	008 Page
	PF7DDR P17ICR P27ICR P37ICR P57ICR PATICR PATICR PB7ICR PTICR PF7ICR PF7ICR PH7 PI7 PJ7 PK7 PH7DR PJ7DR PJ7DR PK7DR	PF7DDR PF6DDR P17ICR P16ICR P27ICR P26ICR P37ICR P36ICR P57ICR P56ICR — — PA7ICR PA6ICR PB7ICR PB6ICR — — PD7ICR PD6ICR PE7ICR PE6ICR PH7 PH6 PI7 P16 PJ7 PK6 PH7DR PH6DR PI7DR P16DR PJ7DR PJ6DR PJ7DR PJ6DR PK7DR PK6DR	PF7DDR PF6DDR PF5DDR P17ICR P16ICR P15ICR P27ICR P26ICR P25ICR P37ICR P36ICR P35ICR P57ICR P56ICR P55ICR PA7ICR PA6ICR PA5ICR PB7ICR PB6ICR PB5ICR PB7ICR PB6ICR PB5ICR PE7ICR PD6ICR PD5ICR PE7ICR PE6ICR PE5ICR PF7ICR PF6ICR PF5ICR PH7 PH6 PH5 PI7 PJ6 PJ5 PK7 PK6 PK5 PH7DR PH6DR PH5DR PI7DR PI6DR PI5DR PJ7DR PJ6DR PJ5DR PJ7DR PJ6DR PJ5DR PK7DR PK6DR PK5DR	PF7DDR PF6DDR PF5DDR PF4DDR P17ICR P16ICR P15ICR P14ICR P27ICR P26ICR P25ICR P24ICR P37ICR P36ICR P35ICR P34ICR P57ICR P56ICR P55ICR P54ICR P57ICR PA6ICR P65ICR P64ICR PA7ICR PA6ICR PA5ICR PA4ICR PB7ICR PB6ICR PB5ICR PB4ICR PD7ICR PD6ICR PD5ICR PD4ICR PE7ICR PE6ICR PE5ICR PE4ICR PF7ICR PF6ICR PF5ICR PF4ICR PH7 PH6 PH5 PH4 PI7 PI6 PI5 PI4 PJ7 PJ6 PJ5 PK4 PH7DR PH6DR PH5DR PH4DR PI7DR PI6DR PI5DR PH4DR PJ7DR PJ6DR PJ5DR PJ4DR PK7DR PK6DR PK5DR PK4DR	PF7DDR PF6DDR PF5DDR PF4DDR PF3DDR P17ICR P16ICR P15ICR P14ICR P13ICR P27ICR P26ICR P25ICR P24ICR P23ICR P37ICR P36ICR P35ICR P34ICR P33ICR P57ICR P56ICR P55ICR P54ICR P53ICR P57ICR PA6ICR P65ICR P64ICR P63ICR PA7ICR PA6ICR PA5ICR PA4ICR PA3ICR PB7ICR P86ICR P85ICR P84ICR P83ICR PD7ICR PD6ICR PD5ICR PD4ICR PD3ICR PE7ICR PE6ICR PE5ICR PE4ICR PE3ICR PF7ICR PF6ICR PF5ICR PF4ICR PF3ICR PH7 PH6 PH5 PH4 PH3 PI7 PI6 PI5 PI4 PI3 PK7 PK6 PK5 PK4 PK3 PH7DR PH6DR PH5DR PH4DR PH3DR	PF7DDR PF6DDR PF5DDR PF4DDR PF3DDR PF2DDR P17ICR P16ICR P15ICR P14ICR P13ICR P12ICR P27ICR P26ICR P25ICR P24ICR P23ICR P22ICR P37ICR P36ICR P35ICR P34ICR P33ICR P32ICR P57ICR P56ICR P55ICR P54ICR P53ICR P52ICR PA7ICR PA6ICR PA5ICR P64ICR P63ICR P62ICR PA7ICR PA6ICR PA5ICR PA4ICR PA3ICR P62ICR PB7ICR PB6ICR PB5ICR PB3ICR PB2ICR PB2ICR PD7ICR PD6ICR PD5ICR PD3ICR PD2ICR PD2ICR PE7ICR PE6ICR PE5ICR PE4ICR PE3ICR PE2ICR PF7ICR PF6ICR PF5ICR PF4ICR PF3ICR PF2ICR PF7ICR PF6ICR PF5ICR PF4ICR PF3ICR PF2ICR PF7ICR PF6ICR PF5ICR	PF7DDR PF6DDR PF5DDR PF4DDR PF3DDR PF2DDR PF1DDR P17ICR P16ICR P15ICR P14ICR P13ICR P12ICR P11ICR P27ICR P26ICR P25ICR P24ICR P23ICR P22ICR P21ICR P37ICR P36ICR P35ICR P34ICR P33ICR P32ICR P31ICR P57ICR P56ICR P55ICR P54ICR P53ICR P52ICR P51ICR P57ICR P56ICR P64ICR P63ICR P62ICR P61ICR PA7ICR PA6ICR PA5ICR PA4ICR PA3ICR PA2ICR P61ICR PB7ICR PB6ICR PB5ICR PB4ICR PB3ICR PB2ICR PB1ICR PD7ICR PB6ICR PD5ICR PD4ICR PD3ICR PD2ICR PD1ICR PE7ICR PE6ICR PE5ICR PE4ICR PE3ICR PE2ICR PE1ICR PF7ICR PF6ICR PF5ICR PF4ICR PF3ICR PF2ICR PF1ICR

PD7DDR PD6DDR PD5DDR PD4DDR PD3DDR PD2DDR

PE7DDR PE6DDR PE5DDR PE4DDR PE3DDR

PD1DDR PD0DDR

PE0DDR

PE1DDR

PE2DDR

PDDDR

PEDDR

P2ODR	P27ODR	P26ODR	P25ODR	P24ODR	P23ODR
PFODR	PF70DR	PF6ODR	PF5ODR	PF4ODR	PF3ODR
PFCR0	CS7E	CS6E	CS5E	CS4E	CS3E
PFCR1	CS7SA	CS7SB	CS6SA	CS6SB	CS5SA
PFCR2		CS2S	BSS	BSE	RDWRS
PFCR4	A23E	A22E	A21E	A20E	A19E
PFCR6	_	LHWROE	_	_	TCLKS
PFCR7	DMAS3A	DMAS3B	DMAS2A	DMAS2B	DMAS1A
PFCR8	_	_	_	_	EDMAS1A
PFCR9	TPUMS5	TPUMS4	TPUMS3A	TPUMS3B	TPUMS2
PFCRA	TPUMS11	TPUMS10	TPUMS9A	TPUMS9B	TPUMS8
PFCRB	_	_	_	_	ITS11
PFCRC	ITS7	ITS6	ITS5	ITS4	ITS3
PFCRD	PCJKE	_	_	_	_
SSIER	SSI15	_	_	_	SSI11
	SSI7	SSI6	SSI5	SSI4	SSI3

PDPCR

PEPCR

PFPCR

PHPCR

PIPCR

PD7PCR

PE7PCR

PF7PCR

PH7PCR

PI7PCR

PD6PCR

PE6PCR

PF6PCR

PH6PCR

PI6PCR

PD5PCR

PE5PCR

PF5PCR

PH5PCR

PI5PCR

PD4PCR

PE4PCR

PF4PCR

PH4PCR

PI4PCR

PD3PCR

PE3PCR

PF3PCR

PH3PCR

PI3PCR

PD2PCR

PE2PCR

PF2PCR

PH2PCR

PI2PCR

PJ2PCR

PK2PCR

P22ODR

PF2ODR

CS2E

CS5SB

RDWRE

DMAS1B

TPUMS1

TPUMS7

ITS10

ITS2

SSI10

SSI2

A18E

PD1PCR

PE1PCR

PF1PCR

PH1PCR

PI1PCR

PJ1PCR

PK1PCR

P210DR

PF10DR

CS1E

CS4SA

ASOE

A17E

ITS9

ITS1

SSI9

SSI1



DMAS1A EDMAS1B EDMAS0A EDMAS0B TPUMS0A TPUMS0B

ITS8

ITS0

SSI8

SSI0

DMAS0A DMAS0B

TPUMS6A TPUMS6B

A16E

CS0E CS4SB

PD0PCR

PE0PCR

PF0PCR

PH0PCR

PI0PCR

PJ0PCR

PK0PCR

P20ODR

PF0ODR

DPSBKR12	DKUP127	DKUP126	DKUP125	DKUP124	DKUP123	DKUP122	DKUP121	DKUP120
DPSBKR13	DKUP137	DKUP136	DKUP135	DKUP134	DKUP133	DKUP132	DKUP131	DKUP130
DPSBKR14	DKUP147	DKUP146	DKUP145	DKUP144	DKUP143	DKUP142	DKUP141	DKUP140
DPSBKR15	DKUP157	DKUP156	DKUP155	DKUP154	DKUP153	DKUP152	DKUP151	DKUP150
DSAR_0								
DDAR_0								
DOFR_0								

DPSBKR7

DPSBKR8

DPSBKR9

DPSBKR10

DPSBKR11

DKUP77

DKUP87

DKUP97

DKUP76

DKUP86

DKUP96

DKUP107 DKUP106 DKUP105

DKUP75

DKUP85

DKUP95

DKUP74

DKUP84

DKUP94

DKUP104

DKUP117 DKUP116 DKUP115 DKUP114 DKUP113 DKUP112

DKUP73

DKUP83

DKUP93

DKUP72

DKUP82

DKUP92

DKUP103 DKUP102

DKUP71

DKUP81

DKUP91

DKUP101

DKUP111

DKUP70

DKUP80

DKUP90

DKUP100

DKUP110



DACR_0	AMS	DIRS	_	_	_	RPTIE
	_	_	SAT1	SAT0	_	_
	SARIE	_	_	SARA4	SARA3	SARA2
	DARIE	_	_	DARA4	DARA3	DARA2
DSAR_1						
DDAR_1						
DOFR_1						

DTE

ACT

DTSZ1

DTF1

REJ09B0412-0200

DMDR_0

BKSZ6

DACKE

DTSZ0

DTF0

BKSZ5

TENDE

MDS1

DTA

BKSZ4

MDS0

BKSZ3

DREQS

TSEIE

BKSZ2

DMAP2

NRD

BKSZ1

ESIF

ESIE

DMAP1

ARS1

DAT1

SARA1

DARA1

BKSZ0

DTIF

DTIE

DMAP0

ARS0

DAT0

SARA0

DARA0

Rev. 2.00 Sep. 24, 2008 Page 1318 of 1468 RENESAS

_							
		SAT1	SAT0	_	_	DAT1	DAT0
SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA
DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA
	DARIE	DARIE —	DARIE — —	DARIE — DARA4	DARIE — DARA4 DARA3	DARIE — DARA4 DARA3 DARA2	DARIE — DARA4 DARA3 DARA2 DARA1

DTE

ACT

DTSZ1

DTF1

DMDR_1

BKSZ6

DACKE

DTSZ0

DTF0

BKSZ5

TENDE

MDS1

DTA

BKSZ4

MDS0

BKSZ3

DREQS

TSEIE

BKSZ2

DMAP2

NRD

BKSZ1

ESIF

ESIE

DMAP1

BKSZ0

DTIF

DTIE

DMAP0

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RENESAS

DACR_2	AMS	DIRS	_	_	_	RPTIE
	_	_	SAT1	SAT0	_	_
	SARIE	_	_	SARA4	SARA3	SARA2
	DARIE	_	_	DARA4	DARA3	DARA2
DSAR_3						
DDAR_3						
DOFR_3						

DTE

ACT

DTSZ1

DTF1

DMDR_2

BKSZ6

DACKE

DTSZ0

DTF0

BKSZ5

TENDE

MDS1

DTA

BKSZ4

MDS0

BKSZ3

DREQS

TSEIE

BKSZ2

DMAP2

NRD

BKSZ1

ESIF

ESIE

DMAP1

ARS1

DAT1

SARA1

DARA1

BKSZ0

DTIF

DTIE

DMAP0

ARS0

DAT0

SARA0

DARA0

Rev. 2.00 Sep. 24, 2008 Page 1320 of 1468 REJ09B0412-0200

DACR_3	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS
		_	SAT1	SAT0	_	_	DAT1	DAT
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SAR
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DAF
EDSAR_0								
EDDAR_0								
EDOFR_0								

DTE

ACT

DTSZ1

DTF1

DMDR_3

BKSZ6

DACKE

DTSZ0

DTF0

BKSZ5

TENDE

MDS1

DTA

BKSZ4

MDS0

BKSZ3

DREQS

TSEIE

BKSZ2

DMAP2

NRD

BKSZ1

ESIF

ESIE

DMAP1

BKSZ0

DTIF

DTIE

DMAP0

Rev. 2.00 Sep. 24, 2008 Page

EDACR_0	AMS	DIRS	_	_	_	RPTIE
		_	SAT1	SAT0	_	_
	SARIE	_	_	SARA4	SARA3	SARA2
	DARIE	_	_	DARA4	DARA3	DARA2
EDSAR_1						
EDDAR_1						
EDOFR_1						
						•

DTE

ACT

DTSZ1

DTF1

EDMDR_0

BKSZ6

DTSZ0

DTF0

EDACKE

BKSZ5

ETENDE

MDS1

BKSZ4

MDS0

EDRAKE

BKSZ3

TSEIE

EDREQS

BKSZ2

EDMAP2

NRD

BKSZ1

ESIF

ESIE

ARS1

DAT1

SARA1

DARA1

DEMAP1

BKSZ0

DTIF

DTIE

ARS0

DAT0

SARA0

DARA0

EDMAP0

Rev. 2.00 Sep. 24, 2008 Page 1322 of 1468
REJ09B0412-0200

EDACR_1	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS
		_	SAT1	SAT0	_	_	DAT1	DATO
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DAR
EDSAR_2								
EDDAR_2								
EDOFR_2								

DTE

ACT

DTSZ1

DTF1

EDMDR_1

BKSZ6

DTSZ0

DTF0

BKSZ5

MDS1

EDACKE ETENDE

BKSZ4

MDS0

EDRAKE

BKSZ3

EDREQS

TSEIE

BKSZ2

EDMAP2

NRD

BKSZ1

ESIF

ESIE

DEMAP1

BKSZ0

DTIF

DTIE

EDMAP0

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

		_				
EDACR_2	AMS	DIRS	_	_	_	RPTIE
	_	_	SAT1	SAT0	_	_
	SARIE	_	_	SARA4	SARA3	SARA2
	DARIE	_	_	DARA4	DARA3	DARA2
EDSAR_3						
EDDAR_3						
EDOFR_3						

DTE

ACT

DTSZ1

DTF1

REJ09B0412-0200

EDMDR_2

BKSZ6

DTSZ0

DTF0

EDACKE

BKSZ5

ETENDE

MDS1

BKSZ4

MDS0

EDRAKE

BKSZ3

TSEIE

EDREQS

BKSZ2

EDMAP2

NRD

BKSZ1

ESIF

ESIE

ARS1

DAT1

SARA1

DARA1

DEMAP1

BKSZ0

DTIF

DTIE

ARS0

DAT0

SARA0

DARA0

EDMAP0

Rev. 2.00 Sep. 24, 2008 Page 1324 of 1468 RENESAS

EDACR_3	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS0
	_	_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARAC
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA
CLSBR0								
CLSBR1								
CLSBR2								

DTE

ACT

DTSZ1

DTF1

EDMDR_3

BKSZ6

DTSZ0

DTF0

BKSZ5

MDS1

EDACKE ETENDE

BKSZ4

MDS0

EDRAKE

BKSZ3

EDREQS

TSEIE

BKSZ2

EDMAP2

NRD

BKSZ1

ESIF

ESIE

DEMAP1

BKSZ0

DTIF

DTIE

EDMAP0



RENESAS

REJ09

Rev. 2.00 Sep. 24, 2008 Page

CLSBR5								
CLSBR6								
CLSBR7								
DMRSR_0								
DMRSR_1								
DMRSR_2								
DMRSR_3								
PRA	_	IPRA14	IPRA13	IPRA12	_	IPRA10	IPRA9	IPRA8
	_	IPRA6	IPRA5	IPRA4	_	IPRA2	IPRA1	IPRA0
PRB	_	IPRB14	IPRB13	IPRB12	_	IPRB10	IPRB9	IPRB8
	_	IPRB6	IPRB5	IPRB4	_	IPRB2	IPRB1	IPRB0
PRC	_	IPRC14	IPRC13	IPRC12	_	IPRC10	IPRC9	IPRC8
	_	IPRC6	IPRC5	IPRC4	_	IPRC2	IPRC1	IPRC0

Rev. 2.00 Sep. 24, 2008 Page 1326 of 1468



	_	IPRI6	IPRI5	IPRI4	_	IPRI2	IPRI1	IPRI0
IPRJ	_	IPRIJ4	IPRJ13	IPRJ12	_	IPRJ10	IPRJ9	IPRJ8
	_	IPRJ6	IPRJ5	IPRJ4	_	IPRJ2	IPRJ1	IPRJ0
IPRK	_	IPRK14	IPRK13	IPRK12	_	IPRK10	IPRK9	IPRK8
	_	IPRK6	IPRK5	IPRK4	_	IPRK2	IPRK1	IPRK0
IPRL	_	IPRL14	IPRL13	IPRL12	_	_	_	_
	_	IPRL6	IPRL5	IPRL4	_	IPRL2	IPRL1	IPRL0
IPRM	_	IPRM14	IPRM13	IPRM12	_	IPRM10	IPRM9	IPRM8
	_	IPRM6	IPRM5	IPRM4	_	IPRM2	IPRM1	IPRM0
IPRN	_	IPRN14	IPRN13	IPRN12	_	IPRN10	IPRN9	IPRN8
	_	IPRN6	IPRN5	IPRN4	_	IPRN2	IPRN1	IPRN0
IPRO	_	IPRO14	IPRO13	IPRO12	_	IPRO10	IPRO9	IPRO8
	_	IPRO6	IPRO5	IPRO4	_	_	_	_
IPRQ	_	_	_	_	_	_	_	_
		IPRQ6	IPRQ5	IPRQ4		IPRQ2	IPRQ1	IPRQ0
IPRR	_	IPRR14	IPRR13	IPRR12		IPRR10	IPRR9	IPRR8
		IPRR6	IPRR5	IPRR4	_	IPRR2	IPRR1	IPRR0
ISCRH	IRQ15SR	IRQ15SF	_	_	_	_	_	_

IRQ10SR IRQ10SF

IPRG6

IPRH14

IPRH6

IPRI14

IRQ11SR

IRQ11SF

IPRH

IPRI

IPRG5

IPRH13

IPRH5

IPRI13

IPRG4

IPRH12

IPRH4

IPRI12

IPRG2

IPRH10

IPRH2

IPRI10

IPRG1

IPRH9

IPRH1

IPRI9

IPRG0

IPRH8

IPRH0

IPRI8



RENESAS

Rev. 2.00 Sep. 24, 2008 Page

	_	W52	W51	W50	_	W42
WTCRB	_	W32	W31	W30	_	W22
	_	W12	W11	W10	_	W02
RDNCR	RDN7	RDN6	RDN5	RDN4	RDN3	RDN2
	_	_	_	_	_	_
CSACR	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2
	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2
IDLCR	IDLS3	IDLS2	IDLS1	IDLS0	IDLCB1	IDLCB0
	IDLSEL7	IDLSEL6	IDLSEL5	IDLSEL4	IDLSEL3	IDLSEL2
BCR1	BRLE	BREQOE	_	_	_	_
	DKC	_	_	_	_	_
BCR2	_	_	EBCCS	IBCCS	_	_
ENDIANCR	LE7	LE6	LE5	LE4	LE3	LE2
SRAMCR	BCSEL7	BCSEL6	BCSEL5	BCSEL4	BCSEL3	BCSEL2
	_	_	_	_	_	_
BROMCR	BSRM0	BSTS02	BSTS01	BSTS00	_	_
	BSRM1	BSTS12	BSTS11	BSTS10	_	_
MPXCR	MPXE7	MPXE6	MPXE5	MPXE4	MPXE3	_
	_	_	_	_		_
Rev. 2.00 S	Sep. 24, 20	08 Page 1	328 of 146	_		
REJ09B041	2-0200			• (EN	ESAS	•

ABWL7

AST7

ASTCR

WTCRA

ABWL6

AST6

W72

ABWL5

AST5

W71

ABWL4

AST4

W70

ABWL3

AST3

ABWL2

AST2

W62

ABWL1

AST1

W61

W41

W21

W01

RDN1

CSXH1

CSXT1

IDLCA1

IDLSEL1

WDBE

ABWL0

AST0

W60

W40

W20

W00

RDN0

CSXH0

CSXT0

IDLCA0

IDLSEL0

WAITE

BCSEL0

BSWD00

BSWD10

ADDEX

BSWD01

PWDBE

BCSEL1

BSWD11

	_		_	_			_	
SYSCR	_	_	MACS	_	FETCHMD	_	EXPE	RAME
	_	_	_	_	_	_	DTCMD	
SCKCR	PSTOP1	PSTOP0	_	_	_	ICK2	ICK1	ICK0
	_	PCK2	PCK1	PCK0	_	BCK2	BCK1	BCK0
SBYCR	SSBY	OPE	_	STS4	STS3	STS2	STS1	STS0
	SLPIE	_	_	_	_	_	_	
MSTPCRA	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	MSTPA8
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
MSTPCRB	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9	MSTPB8
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
MSTPCRC	MSTPC15	MSTPC14	MSTPC13	MSTPC12	MSTPC11	MSTPC10	MSTPC9	MSTPC8
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0

RLW0

SLFRF

RAMS

MDS3

TPCS2

RAM2

MDS2

EXSTP

TPCS1

RAM1

MDS1

TPCS0

RAM0

MDS0

RFSHE

MDS7

RTCNT RTCOR RAMER

MDCR

SUBCKCR

RLW2

RLW1

REJ09

Rev. 2.00 Sep. 24, 2008 Page

WAKE32K CK32K

LVDCR*3	LVDE	LVDRI	_	LVMON	_	_
SEMR_2	_	_	_	_	ABCS	ACS2
SMR_4*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)
BRR_4						
SCR_4*1	TIE	RIE	TE	RE	MPIE	TEIE
TDR_4						
SSR_4*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND
RDR_4						
SCMR_4	_	_	_	_	SDIR	SINV
ICCRA_0	ICE	RCVD	MST	TRS	CKS3	CKS2
ICCRB_0	BBSY	SCP	SDAO	_	SCLO	_
ICMR_0	_	WAIT	_	_	BCWP	BC2
ICIER_0	TIE	TEIE	RIE	NAKIE	STIE	ACKE
ICSR_0	TDRE	TEND	RDRF	NACKF	STOP	AL
SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1
ICDRT_0						
ICDRR_0						

Rev. 2.00 Sep. 24, 2008 Page 1330 of 1468

REJ09B0412-0200

WTSTS5

DT32KIE

DT32KIF

DUSBIEG DT32KIEG -

DUSBIE

DUSBIF

DNMIF

DNMIEG

DPSRSTF —

WTSTS4

WTSTS3

DIRQ3E

DIRQ3F

WTSTS2

DIRQ2E

DIRQ2F

DIRQ3EG DIRQ2EG

WTSTS1

DIRQ1E

DIRQ1F

ACS1

CKS1

CKE1

MPB

WTSTS0

DIRQ0E

DIRQ0F

ACS0

CKS0

CKE0

MPBT

SMIF

CKS0

BC0

ADZ

ACKBT

DIRQ1EG DIRQ0EG

DPSWCR

DPSIER

DPSIFR

DPSIEGR

RSTSR



RENESAS

CKS1 **IICRST** BC1

ACKBR

AAS

SVA0

TCSR_3	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_2								
TCORA_3								
TCORB_2								
TCORB_3								
TCNT_2								
TCNT_3								
TCCR_2					TMRIS		ICKS1	ICKS0
TCCR_3	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCR_4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_4	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_4	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_4								
TGRA_4								

ICDRR_1 TCR_2

TCR_3

TCSR_2

CMIEB

CMIEB

CMFB

CMIEA

CMIEA

CMFA

OVIE

OVIE

OVF

CCLR1

CCLR1

ADTE

CCLR0

CCLR0

OS3

CKS2

CKS2

OS2

CKS1

CKS1

OS1

CKS0

CKS0

OS0

Rev. 2.00 Sep. 24, 2008 Page

TGRA_5								
TGRB_5								
DTCERA	DTCEA15	DTCEA14	DTCEA13	DTCEA12	DTCEA11	DTCEA10	DTCEA9	DTCEA8
	DTCEA7	DTCEA6	DTCEA5	DTCEA4	_	_	_	-
DTCERB	DTCEB15	_	DTCEB13	DTCEB12	DTCEB11	DTCEB10	DTCEB9	DTCEB8
	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEB0
DTCERC	DTCEC15	DTCEC14	DTCEC13	DTCEC12	DTCEC11	DTCEC10	DTCEC9	DTCEC8
	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2	DTCEC1	DTCEC0
DTCERD	DTCED15	DTCED14	DTCED13	DTCED12	DTCED11	DTCED10	DTCED9	DTCED8
	DTCED7	DTCED6	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED0
DTCERE	_	_	DTCEE13	DTCEE12	DTCEE11	DTCEE10	DTCEE9	DTCEE8
	DTCEE7	DTCEE6	DTCEE5	DTCEE4	DTCEE3	DTCEE2	DTCEE1	DTCEE0
DTCERF	DTCEF15	DTCEF14	_	_	DTCEF11	DTCEF10	DTCEF9	_
	_	_	_	_	_	_	_	_
DTCCR	_	_	_	RRS	RCHNE	_	_	ERR
INTCR	_	_	INTM1	INTM0	NMIEG	_	_	_
CPUPCR	CPUPCE	DTCP2	DTCP1	DTCP0	IPSETE	CPUP2	CPUP1	CPUP0
IER	IRQ15E	_	_	_	IRQ11E	IRQ10E	IRQ9E	IRQ8E

IRQ4E

RENESAS

IRQ5E

REJ09B0412-0200

IRQ7E

TCNT_5

Rev. 2.00 Sep. 24, 2008 Page 1332 of 1468

IRQ6E

IRQ3E

IRQ2E

IRQ0E

IRQ1E

PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
P6DR	_	_	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR
PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
PCDR	_	_	_	_	PC3DR	PC2DR	_	_
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR

PA4

PB4

PD4

PE4

PA3

PB3

PC3

PD3

PE3

PA2

PB2

PC2

PD2

PE2

PA1

PB1

PD1

PE1

PA0

PB0

PD0

PE0

PORTA

PORTB

PORTC

PORTD

PORTE

PA7

PB7

PD7

PE7

PA6

PB6

PD6

PE6

PA5

PB5

PD5

PE5

REJ09

Rev. 2.00 Sep. 24, 2008 Page

DACR01	DAOE1	DAOE0	DAE		_	_		_
PCR	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CI
PMR	G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0N0
NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDEI
NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDEI
PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD
PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD
NDRH*2	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR
NDRL*2	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR
NDRH*2		_	_	_	NDR11	NDR10	NDR9	NDR
NDRL*2	_	_		_	NDR3	NDR2	NDR1	NDR
SMR_0*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1	CKS
BRR_0								
SCR_0*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE
TDR_0								
SSR_0*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPB
RDR_0								
SCMR_0			_		SDIR	SINV		SMIF
Rev. 2.00 REJ09B04	Sep. 24, 200	08 Page 1:	334 of 146	_	ESAS	-		

SDIR

SINV

SMIF

SCMR_2

				REN	IESAS	Rev. 2.00) Sep. 24, 2	2008
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	Cł
RSTCSR	WOVF	RSTE	_	_	_	_	_	_
TCNT								
TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	Cł
ADCR_0	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0		ΕX
ADCSR_0	ADF	ADIE	ADST	_	СНЗ	CH2	CH1	CI
ADDRH_0								
	-							
ADDRG_0								
ADDUL_0								
ADDRF_0								
ADDRE_0								
ADDRD_0								
ADDRC_0								
4DDD0 0								
ADDRB_0								

SDIR

SINV

SMIF

SCMR_1

ADDRA_0

TCNT_0								
TCNT_1								
TCCR_0	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCCR_1	_	_	_	_	TMRIS		ICKS1	ICKS0
TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0
TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_0	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_0								
TGRA_0								
TGRB_0								
TGRC_0								
TGRD_0								

Rev. 2.00 Sep. 24, 2008 Page 1336 of 1468

TGRA_1								
TGRB_1								
TCR_2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_2	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_2								
TGRA_2								
TGRB_2								
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_3	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_3								

Rev. 2.00 Sep. 24, 2008 Page

REJ09

Notes: 1. Parts of the bit functions differ in normal mode and the smart card interface.

2. When the same output trigger is specified for pulse output groups 2 and 3 by t setting, the NDRH address is H'FFF7C. When different output triggers are spe

NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C. respectively. Similarly, when the same output trigger is specified for pulse output 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different ou triggers are specified, the NDRL addresses for pulse output groups 0 and 1 ar H'FFF7F and H'FFF7D, respectively.

setting, the NDRH address is H'FF63C. When different output triggers are spe NDRH addresses for pulse output groups 6 and 7 are H'FF63E and H'FF63C, respectively. When the same output trigger is specified for pulse output groups 4 and 5 by t

When the same output trigger is specified for pulse output groups 6 and 7 by t

setting, the NDRL address is H'FF63D. When different output triggers are specified NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D. respectively.

3. Supported only by the H8SX/1668M Group.

TCNT_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
CRCCR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDIR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDOR	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_7	Initialized	_	_	_	_	Initialized*1	Initialized
				2EN	IESAS	Rev. 2.00 Sep. 24	_
				= /c			REJ0

 $Initialized*^{1}$

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

TCORA_5

TCORB_4


TCORB_5

Initialized

Initialized

ADDRH_1	Initialized	_		_	_	Initialized*1	Initialized
ADCSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ADCR_1	Initialized	_	_	_	_	Initialized*1	Initialized
IFR0	Initialized	_	_	_	_	Initialized*2	Initialized
IFR1	Initialized	_	_	_	_	Initialized*2	Initialized
IFR2	Initialized	_	_	_	_	Initialized*2	Initialized
IER0	Initialized	_	_	_	_	Initialized*2	Initialized
IER1	Initialized	_	_	_	_	Initialized*2	Initialized
IER2	Initialized	_	_	_	_	Initialized*2	Initialized
ISR0	Initialized	_	_	_	_	Initialized*2	Initialized
ISR1	Initialized	_	_	_	_	Initialized*2	Initialized
ISR2	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR0i	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR0o	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR0s	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR1	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR2	Initialized	_	_	_	_	Initialized*2	Initialized
EPDR3	Initialized	_	_	_	_	Initialized*2	Initialized
EPSZ0o	Initialized	_	_	_	_	Initialized*2	Initialized
EPSZ1	Initialized	_		_	_	Initialized*2	Initialized
DASTS	Initialized	_	_	_	_	Initialized*2	Initialized
FCLR	Initialized	_		_	_	Initialized*2	Initialized
EPSTL	Initialized	_	_	_	_	Initialized*2	Initialized





	milanzoa					midalizod	maanzo
SMR_5	Initialized	_	_	_	_	Initialized*1	Initialize
BRR_5	Initialized	_				Initialized*1	Initialize
SCR_5	Initialized	_		_	_	Initialized*1	Initialize
TDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
SSR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
RDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
SCMR_5	Initialized					Initialized*1	Initialize
SEMR_5	Initialized	_				Initialized*1	Initialize
IrCR	Initialized					Initialized*1	Initialize
SMR_6	Initialized	_		_	_	Initialized*1	Initialize
BRR_6	Initialized					Initialized*1	Initialize
SCR_6	Initialized	_				Initialized*1	Initialize
TDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
SSR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
RDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialize
SCMR_6	Initialized			_	_	Initialized*1	Initialize
SEMR_6	Initialized	_	_	_	_	Initialized*1	Initializ
PCR_1	Initialized	_	_	_	_	Initialized*1	Initializ
PMR_1	Initialized	_	_	_	_	Initialized*1	Initializ
						. 2.00 Sep. 24	

PMDDR

PMDR

PORTM PMICR Initialized

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

Initialized


Initialized

Initialized

REJ09



BARAL	Initialized					Initialized*1	Initialized
BAMRAH	Initialized	_		_	_	Initialized*1	Initialized
BAMRAL	Initialized	_	_	_	_	Initialized*1	Initialized
BARBH	Initialized	_			_	Initialized*1	Initialized
BARBL	Initialized	_			_	Initialized*1	Initialized
BAMRBH	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRBL	Initialized	_			_	Initialized*1	Initialized
BARCH	Initialized	_			_	Initialized*1	Initialized
BARCL	Initialized	_	_	_	_	Initialized*1	Initialized
BAMRCH	Initialized	_	_	_		Initialized*1	Initialized
BAMRCL	Initialized	_				Initialized*1	Initialized
BARDH	Initialized	_	_	_	_	Initialized*1	Initialized
BARDL	Initialized	_				Initialized*1	Initialized
BAMRDH	Initialized	_				Initialized*1	Initialized
BAMRDL	Initialized					Initialized*1	Initialized
BRCRA	Initialized	_				Initialized*1	Initialized
BRCRB	Initialized	_	_		_	Initialized*1	Initialized
BRCRC	Initialized	_				Initialized*1	Initialized
BRCRD	Initialized	_	_	_		Initialized*1	Initialized
TCR32K	Initialized	_		_			Initialized
TCNT32K1	Initialized	_	_	_	_	_	Initialized
TCNT32K2	Initialized	_	_		_	_	Initialized
TCNT32K3	Initialized	_				_	Initialized



TGRB_6	Initialized	_	_	_	_	Initialized*1	Initialize
TGRC_6	Initialized	_	_	_	_	Initialized*1	Initialize
TGRD_6	Initialized	_	_	_	_	Initialized*1	Initialize
TCR_7	Initialized	_	_	_	_	Initialized*1	Initialize
TMDR_7	Initialized	_	_	_	_	Initialized*1	Initialize
TIOR_7	Initialized	_	_	_	_	Initialized*1	Initializ
TIER_7	Initialized	_	_	_	_	Initialized*1	Initializ
TSR_7	Initialized	_	_	_	_	Initialized*1	Initializ
TCNT_7	Initialized	_	_	_	_	Initialized*1	Initializ
TGRA_7	Initialized	_	_	_	_	Initialized*1	Initializ
TGRB_7	Initialized	_	_	_	_	Initialized*1	Initializ
TCR_8	Initialized	_	_	_	_	Initialized*1	Initializ
TMDR_8	Initialized	_	_	_	_	Initialized*1	Initializ
TIOR_8	Initialized	_	_	_	_	Initialized*1	Initializ
TIER_8	Initialized	_	_	_	_	Initialized*1	Initializ
TSR_8	Initialized	_	_	_	_	Initialized*1	Initializ
TCNT_8	Initialized	_	_	_	_	Initialized*1	Initializ
TGRA_8	Initialized	_	_	_	_	Initialized*1	Initializ
TGRB_8	Initialized	_	_	_	_	Initialized*1	Initializ
				REN	RESAS	ev. 2.00 Sep. 24	, 2008 Pa R

TSR_6

TCNT_6

TGRA_6

Initialized

Initialized

Initialized



Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

TGRA_9	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_9	Initialized	_	_	_	_	Initialized*1	Initialized
TGRC_9	Initialized	_	_	_	_	Initialized*1	Initialized
TGRD_9	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_10	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_10	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_10	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_10	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_10	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_10	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_10	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_10	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_11	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_11	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_11	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_11	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_11	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_11	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_11	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_11	Initialized	_	_	_	_	Initialized*1	Initialized

Rev. 2.00 Sep. 24, 2008 Page 1344 of 1468



P2ICR Initialized — — Initialized* Initialized* — Initialized* — Initialized* Initialized — — Initialized* Initialized — — Initialized* Initialized* —					REN	NESAS	2.00 Oop. 24	, 2000 Tage REJ0:
P3ICR Initialized — — Initialized*¹ Initialized P5ICR Initialized — — Initialized*¹ Initialized P6ICR Initialized — — Initialized*¹ Initialized PAICR Initialized — — Initialized*¹ Initialized PBICR Initialized — — Initialized*¹ Initialized PCICR Initialized — — Initialized*¹ Initialized PEICR Initialized — — Initialized*¹ Initialized PFICR Initialized — — Initialized*¹ Initialized PORTH — — — — — PORTI — — — — — PORTK — — — — — PORTK — — — — — — PIDR Initialized — — —							Rev 200 Sen 24	2008 Page
P3ICR Initialized — — — Initialized*¹ Initialized P5ICR Initialized — — — Initialized*¹ Initialized P6ICR Initialized — — — Initialized*¹ Initialized PAICR Initialized — — — Initialized*¹ Initialized PBICR Initialized — — — Initialized*¹ Initialized PCICR Initialized — — — Initialized*¹ Initialized PEICR Initialized — — — Initialized*¹ Initialized PFICR Initialized — — — Initialized*¹ Initialized PORTH — — — — — — PORTJ — — — — — — PORTK — — — — — — PIDR Initialized								
P3ICR Initialized — — Initialized*¹ Initialized P5ICR Initialized — — Initialized*¹ Initialized P6ICR Initialized — — Initialized*¹ Initialized PAICR Initialized — — Initialized*¹ Initialized PBICR Initialized — — Initialized*¹ Initialized PCICR Initialized — — Initialized*¹ Initialized PDICR Initialized — — Initialized*¹ Initialized PEICR Initialized — — Initialized*¹ Initialized PFICR Initialized — — Initialized*¹ Initialized PORTH — — — — — PORTJ — — — — — PORTK — — — — — — PIDR Initialized — —<	PKDR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized PORTH — — — — — — — — — — — — — — — — — — —	PJDR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — Initialized*¹ Initialized P5ICR Initialized — — Initialized*¹ Initialized P6ICR Initialized — — Initialized*¹ Initialized PAICR Initialized — — Initialized*¹ Initialized PBICR Initialized — — Initialized*¹ Initialized PCICR Initialized — — Initialized*¹ Initialized PDICR Initialized — — Initialized*¹ Initialized PEICR Initialized — — Initialized*¹ Initialized PFICR Initialized — — — Initialized*¹ Initialized PORTH — — — — — — PORTJ — — — — — — PORTK — — — — — —	PIDR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — Initialized*¹ Initialized P5ICR Initialized — — Initialized*¹ Initialized P6ICR Initialized — — Initialized*¹ Initialized PAICR Initialized — — Initialized*¹ Initialized PBICR Initialized — — Initialized*¹ Initialized PCICR Initialized — — Initialized*¹ Initialized PDICR Initialized — — Initialized*¹ Initialized PEICR Initialized — — Initialized*¹ Initialized PFICR Initialized — — — Initialized*¹ Initialized PORTH — — — — — — PORTJ — — — — — —	PHDR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — Initialized*¹ Initialized P5ICR Initialized — — Initialized*¹ Initialized P6ICR Initialized — — Initialized*¹ Initialized PAICR Initialized — — Initialized*¹ Initialized PBICR Initialized — — Initialized*¹ Initialized PCICR Initialized — — Initialized*¹ Initialized PEICR Initialized — — Initialized*¹ Initialized PFICR Initialized — — Initialized*¹ Initialized PORTH — — — — — — PORTI — — — — — —	PORTK	_	_	_	_	_	_	_
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PDICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized PFICR Initialized — — — Initialized* Initialized PORTH — — — — — — — —	PORTJ	_	_	_	_	_	_	_
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PDICR Initialized — — — Initialized* Initialized PDICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized PFICR Initialized — — — Initialized* Initialized	PORTI	_	_	_	_	_	_	_
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PDICR Initialized — — — Initialized* Initialized PEICR Initialized — — — Initialized* Initialized	PORTH	_	_	_	_	_	_	_
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — Initialized* Initialized PAICR Initialized — — Initialized* Initialized PBICR Initialized — — Initialized* Initialized PBICR Initialized — — Initialized* Initialized PCICR Initialized — — Initialized* Initialized PDICR Initialized — — Initialized* Initialized	PFICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized PCICR Initialized — — — Initialized* Initialized	PEICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* Initialized P5ICR Initialized — — — Initialized* Initialized P6ICR Initialized — — — Initialized* Initialized PAICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized PBICR Initialized — — — Initialized* Initialized	PDICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* ¹ Initialized P5ICR Initialized — — — Initialized* ¹ Initialized P6ICR Initialized — — — Initialized* ¹ Initialized PAICR Initialized — — — Initialized* ¹ Initialized	PCICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* ¹ Initialized P5ICR Initialized — — — Initialized* ¹ Initialized P6ICR Initialized — — — Initialized* ¹ Initialized	PBICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — — Initialized* ¹ Initialized P5ICR Initialized — — — Initialized* ¹ Initialized	PAICR	Initialized	_	_	_	_	Initialized*1	Initialized
P3ICR Initialized — — Initialized* ¹ Initialized	P6ICR	Initialized	_	_	_	_	Initialized*1	Initialized
	P5ICR	Initialized	_	_	_	_	Initialized*1	Initialized
P2ICR Initialized — — — Initialized* ¹ Initialized	P3ICR	Initialized	_	_	_	_	Initialized*1	Initialized
	P2ICR	Initialized	_	_	_	_	Initialized*1	Initialized

PDDDR

PEDDR

PFDDR

P1ICR

Initialized

Initialized

Initialized

Initialized



Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized


1111011	mmanzoa					milianzoa	midaii
PDPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PEPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PFPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PHPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PIPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PJPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PKPCR	Initialized	_	_	_	_	Initialized*1	Initialized
P2ODR	Initialized	_	_	_	_	Initialized*1	Initialized
PFODR	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR0	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR1	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR2	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR4	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR6	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR7	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR8	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR9	Initialized	_	_	_	_	Initialized*1	Initialized
PFCRA	Initialized	_	_	_	_	Initialized*1	Initialized
PFCRB	Initialized	_	_	_	_	Initialized*1	Initialized
PFCRC	Initialized	_	_	_	_	Initialized*1	Initialized

Initialized*1

Initialized*1

Initialized

Initialized



Initialized



PFCRD

PKICR



DPSBKR9	Initialized	_	_	_	_	_	Initialized
DPSBKR10	Initialized	_	_	_	_	_	Initialized
DPSBKR11	Initialized	_	_	_	_	_	Initialized
DPSBKR12	Initialized	_	_	_	_	_	Initialized
DPSBKR13	Initialized	_	_	_	_	_	Initialized
DPSBKR14	Initialized	_				_	Initialized
DPSBKR15	Initialized	_				_	Initialized
DSAR_0	Initialized	_				Initialized*1	Initialized
DDAR_0	Initialized	_				Initialized*1	Initialized
DOFR_0	Initialized	_				Initialized*1	Initialized
DTCR_0	Initialized	_				Initialized*1	Initialized
DBSR_0	Initialized	_				Initialized*1	Initialized
DMDR_0	Initialized	_				Initialized*1	Initialized
DACR_0	Initialized	_				Initialized*1	Initialized
DSAR_1	Initialized	_				Initialized*1	Initialized
DDAR_1	Initialized	_	_		_	Initialized*1	Initialized
DOFR_1	Initialized	_		_		Initialized*1	Initialized
DTCR_1	Initialized	_				Initialized*1	Initialized
DBSR_1	Initialized	_	_	_		Initialized*1	Initialized
DMDR_1	Initialized	_				Initialized*1	Initialized
					R	ev. 2.00 Sep. 24,	2008 Page
				REN	NESAS	с v. 2.00 оср. 24,	REJ0
							TILOU

Initialized

Initialized

Initialized

DPSBKR6

DPSBKR7

DPSBKR8

Initialized

Initialized

Initialized	_				Initialized*1	
			_	_	initialized*	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_		_		Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
Initialized	_	_	_	_	Initialized*1	Initialized
	Initialized Initialized	Initialized — Initialized —	Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — — — — — — — — — — — — — — — — —	Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — — Initialized — —	Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — — Initialized — — —	Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1 Initialized — — Initialized*1

Rev. 2.00 Sep. 24, 2008 Page 1348 of 1468

RENESAS

Initialized*1

Initialized

DACR_2

Initialized

REJ09B0412-0200

EDTCR_3	Initialized		_	_	_	Initialized*	Initialized
EDBSR_3	Initialized	_	_	_	_	Initialized*1	Initialized
EDMDR_3	Initialized	_	_	_	_	Initialized*1	Initialized
EDACR_3	Initialized	_	_	_	_	Initialized*1	Initialized
CLSBR0	_	_	_	_	_	_	_
CLSBR1	_	_	_	_	_	_	_
CLSBR2	_	_	_	_	_	_	_
CLSBR3	_	_	_	_	_	_	_
CLSBR4	_	_	_	_	_	_	_
CLSBR5	_	_	_	_	_	_	_
CLSBR6	_	_	_	_	_	_	_
CLSBR7	_	_	_	_	_	_	_
DMRSR_0	Initialized	_	_	_	_	Initialized*1	Initialized
DMRSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
DMRSR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DMRSR_3	Initialized	_	_	_	_	Initialized*1	Initialized
IPRA	Initialized	_	_	_	_	Initialized*1	Initialized
IPRB	Initialized	_	_	_	_	Initialized*1	Initialized
IPRC	Initialized	_	_	_	_	Initialized*1	Initialized
IPRD	Initialized	_	_	_	_	Initialized*1	Initialized
				REN	NESVZ Her	/. 2.00 Sep. 24	1, 2008 Page REJ09
				- (nE308

EDSAR_3

EDDAR_3

EDOFR_3

Initialized

Initialized

Initialized

Initialized*1


Initialized*1


Initialized*1

Initialized

Initialized

IPRL	Initialized	_	_	_	_	Initialized*1	Initialized
IPRM	Initialized	_	_	_	_	Initialized*1	Initialized
IPRN	Initialized	_	_	_	_	Initialized*1	Initialized
IPRO	Initialized	_	_	_	_	Initialized*1	Initialized
IPRQ	Initialized	_	_	_	_	Initialized*1	Initialized
IPRR	Initialized	_	_	_	_	Initialized*1	Initialized
ISCRH	Initialized	_	_	_	_	Initialized*1	Initialized
ISCRL	Initialized	_	_	_	_	Initialized*1	Initialized
DTCVBR	Initialized	_	_	_	_	Initialized*1	Initialized
ABWCR	Initialized	_	_	_	_	Initialized*1	Initialized
ASTCR	Initialized	_	_	_	_	Initialized*1	Initialized
WTCRA	Initialized	_	_	_	_	Initialized*1	Initialized
WTCRB	Initialized	_	_	_	_	Initialized*1	Initialized
RDNCR	Initialized	_	_	_	_	Initialized*1	Initialized
CSACR	Initialized	_	_	_	_	Initialized*1	Initialized
IDLCR	Initialized	_	_	_	_	Initialized*1	Initialized
BCR1	Initialized	_	_	_	_	Initialized*1	Initialized
BCR2	Initialized	_	_	_	_	Initialized*1	Initialized
ENDIANCR	Initialized	_	_	_	_	Initialized*1	Initialized
SRAMCR	Initialized	_	_	_	_	Initialized*1	Initialized
BROMCR	Initialized	_	_	_	_	Initialized*1	Initialized
MPXCR	Initialized	_	_	_	_	Initialized*1	Initialized







Initialized*1

Initialized

DRAMCR

MSTPCRB	Initialized	_	_	_	_	Initialized*1	Initialized
MSTPCRC	Initialized	_	_	_	_	Initialized*1	Initialized
SUBCKCR	Initialized	_	_	_	_	Initialized*1	Initialized
FCCS	Initialized	_	_	_	_	Initialized*1	Initialized
FPCS	Initialized	_	_	_	_	Initialized*1	Initialized
FECS	Initialized	_	_	_	_	Initialized*1	Initialized
FKEY	Initialized	_	_	_	_	Initialized*1	Initialized
FMATS	Initialized	_	_	_	_	Initialized*1	Initialized
FTDAR	Initialized	_	_	_	_	Initialized*1	Initialized
DPSBYCR	Initialized	_	_	_	_	_	Initialized
DPSWCR	Initialized	_	_	_	_	_	Initialized
DPSIER	Initialized	_	_	_	_	_	Initialized
DPSIFR	Initialized	_	_	_	_	_	Initialized
DPSIEGR	Initialized	_	_	_	_	_	Initialized
RSTSR	Initialized	_	_	_	_	_	Initialized
LVDCR*3	Initialized*4	_	_	_	_	_	Initialized
SEMR_2	Initialized	_	_	_	_	Initialized*1	Initialized
	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_4							
SMR_4 BRR_4	Initialized	_	_	_		Initialized*1	Initialized
		_	_		<u> </u>	Initialized*1 Rev. 2.00 Sep. 24	

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

SYSCR

SCKCR

SBYCR

Initialized


Initialized

ICIER_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SAR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRT_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICCRA_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICCRB_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICIER_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SAR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRT_1	Initialized	_	_	_	_	Initialized*1	Initialized
ICDRR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_3	Initialized			_		Initialized*1	Initialized
TCORA_2	Initialized			_		Initialized*1	Initialized
TCORA_3	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_3	Initialized			_		Initialized*1	Initialized
TCNT_2	Initialized	_	_	_	_	Initialized*1	Initialized

ICMR_1

REJ09B0412-0200

Initialized





Initialized*1

TGRB_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_5	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_5	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_5	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERA	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERB	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERC	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERD	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERE	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERF	Initialized	_	_	_	_	Initialized*1	Initialized
DTCCR	Initialized	_	_	_	_	Initialized*1	Initialized
INTCR	Initialized	_	_	_	_	Initialized*1	Initialized
CPUPCR	Initialized	_	_	_	_	Initialized*1	Initialized
IER	Initialized	_	_	_	_	Initialized*1	Initialized
					Re	v. 2.00 Sep. 24	, 2008 Page 1
				REN	IESV	·	REJ09

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

TSR_4

TCNT_4

TGRA_4

Initialized

Initialized

PORTD	_	_	_	_	_	_
PORTE	_	_	_	_	_	_
PORTF	_	_	_	_	_	_
P1DR	Initialized	_	_	_	_	Initialized*1
P2DR	Initialized	_	_	_	_	Initialized*1
P3DR	Initialized	_	_	_	_	Initialized*1
P6DR	Initialized	_	_	_	_	Initialized*1
PADR	Initialized	_	_	_	_	Initialized*1
PBDR	Initialized	_	_	_	_	Initialized*1
PCDR	Initialized	_	_	_	_	Initialized*1
PDDR	Initialized	_	_	_	_	Initialized*1
PEDR	Initialized	_	_	_	_	Initialized*1
PFDR	Initialized	_	_	_	_	Initialized*1
SMR_2	Initialized	_	_	_	_	Initialized*1
BRR_2	Initialized	_	_	_	_	Initialized*1
SCR_2	Initialized	_	_	_	_	Initialized*1
TDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1
SSR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1
RDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1
SCMR_2	Initialized	_	_	_	_	Initialized*1
Rev. 2.00 Se	p. 24, 2008	Page 1354	of 1468			



Initialized

PORTB PORTC

_							
BRR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRA_1	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRB_1	Initialized	_				Initialized*1	Initialized
ADDRC_1	Initialized	_	_	_	_	Initialized*1	Initialized

PODRH

PODRL

NDRH

NDRL

SMR_1

Initialized

Initialized

Initialized

Initialized

Initialized



REJ09

Rev. 2.00 Sep. 24, 2008 Page

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

Initialized

TCNT	Initialized	_	_	_	_	Initialized*1	Initializ
RSTCSR	Initialized	_	_	_	_	Initialized*1	Initiali
TCR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCSR_1	Initialized	_	_	_	_	Initialized*1	Initializ
TCSR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCORA_1	Initialized	_		_	_	Initialized*1	Initialia
TCORA_1	Initialized	_		_	_	Initialized*1	Initiali
TCORB_1	Initialized	_	_		_	Initialized*1	Initializ
TCORB_1	Initialized	_	_	_	_	Initialized*1	Initializ
TCNT_1	Initialized	_	_	_	_	Initialized*1	Initialia
TCNT_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCCR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCCR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TSTR	Initialized	_	_	_	_	Initialized*1	Initiali
TSYR	Initialized	_	_	_	_	Initialized*1	Initiali
TCR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TMDR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TIORH_1	Initialized	_	_	_	_	Initialized*1	Initiali
TIORL_1	Initialized	_	_	_	_	Initialized*1	Initiali
TIER_1	Initialized	_	_	_	_	Initialized*1	Initiali
TSR_1	Initialized	_		_	_	Initialized*1	Initiali

TCSR

Initialized

Initialized*1

TCNT_1	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_1	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_1	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_2	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_2	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_2	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_2	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TIORH_3	Initialized	_	_	_	_	Initialized*1	Initialized
TIORL_3	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_3	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_3	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_3	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_3	Initialized	_	_	_	_	Initialized*1	Initialized
					F	Rev. 2.00 Sep. 24	. 2008 Page ⁻

TIOR_1

TIER_1

TSR_1

Initialized

Initialized

Initialized



Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

REJ09



Rev. 2.00 Sep. 24, 2008 Page 1358 of 1468

Input voltage (port 5)	V_{in}	-0.3 to AV _{cc} +0.3
Reference power supply voltage	V_{ref}	-0.3 to AV _{cc} +0.3
Analog power supply voltage	AV_cc	-0.3 to +4.6
Analog input voltage	V_{AN}	-0.3 to AV _{cc} +0.3
Operating temperature	T_{opr}	Regular specifications: –20 to +75*
		Wide-range specifications: –40 to +85*
Storage temperature	T_{stg}	-55 to +125
Cautions Darmonant damage to the L	Cl may requit i	f abaduta mavimum ratinga ara

Input voltage (except for port 5)

–0.3 to $V_{\rm cc}$ +0.3

Caution: Permanent damage to the LSI may result if absolute maximum ratings are ex

Note: * The operating temperature range during programming/erasing of the flash me

0°C to +75°C for regular specifications and 0°C to +85°C for wide-range spec

REJ09

Trigger input voltage $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{cc} \times 0.7$ $-$ $AV_{cc} \times 0.7$ $-$ $V_{cc} + 0.3$ $V_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$ $V_{cc} \times 0.2$	V V V V V
$ \begin{array}{ c c c c c }\hline IRQ0-B & to & VT & AV_{cc}\times 0.2 & \\\hline IRQ7-B & input pin & VT^+ & & \\\hline \hline VT^+-VT^- & AV_{cc}\times 0.06 & \\\hline \hline Input high voltage & MD, \overline{RES}, \overline{STBY}, $V_{\rm IH} & V_{cc}\times 0.9 & \\\hline Schmitt & V_{cc}\times 0.7 & \\\hline Schmitt & Other input pins & & AV_{cc}\times 0.7 & \\\hline Input low & MD, \overline{RES}, \overline{STBY}, $V_{\rm IL} & -0.3 & \\\hline Input low voltage & EMLE & & & \\\hline Schmitt & Other input pins & & & \\\hline Schmitt & Other input pins & & & \\\hline Output high voltage & All output pins & V_{\rm OH} & V_{cc} - 0.5 & \\\hline V_{cc} - 1.0 & & & \\\hline V_{cc} - 1.0 & & \\\hline \end{array} $	$-{V_{cc} + 0.3}$ $V_{cc} + 0.3$ $AV_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$	V V V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$-{V_{cc} + 0.3}$ $V_{cc} + 0.3$ $AV_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$	V V
Input high voltage $EMLE, NMI$ $EXTAL$ $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.7$ —	$V_{cc} + 0.3$ $AV_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$	V -
Input high voltage $EMLE, NMI$ $EXTAL$ $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.9$ — $V_{cc} \times 0.7$ —	$V_{cc} + 0.3$ $AV_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$	_
Schmitt trigger input pins pin) Port 5 ND, RES, STBY, VIL EXTAL Other input pins Port 5 $AV_{cc} \times 0.7$ Input low voltage EMLE (except Schmitt trigger input pins Other input pins Other input pins -0.3 -0.3 -0.3 Output high voltage Voc -0.5 Voc -1.0 Voc -1.0	$AV_{cc} + 0.3$ $V_{cc} \times 0.1$ $V_{cc} \times 0.2$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{cc} \times 0.1$ $V_{cc} \times 0.2$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{cc} \times 0.1$ $V_{cc} \times 0.2$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{cc} \times 0.2$	V
Schmitt trigger input $\overline{}$ Other input pins $\overline{}$ -0.3 $\overline{}$ -0.3 $\overline{}$ \overline		_
trigger input Other input pins -0.3 — pin) Output high All output pins V_{OH} $V_{\text{CC}} - 0.5$ — $V_{\text{CC}} - 1.0$ —	$V_{cc} \times 0.2$	
voltage $V_{cc} - 1.0$ —		_
v _{cc} - 1.0 —	_	٧
Output low All output pins V _{ct} — —	_	_
	0.4	٧
voltage Port 3 — —	1.0	
Input RES I _{in} — —	10.0	μΑ
leakage MD, STBY, — — — — — — — — — — — — — — — — — — —	1.0	_
Port 5 — —	1.0	_

Schmitt IRQ input pin, VI $V_{cc} \times 0.2$ — —

	Subclock operation					_	5 10		_	32. cry res
	De so sta	Software standby mode*3		-	_	0.15	1.1	_	Tas	
						_	_	50°		
		Deep	-	_	20	60	μΑ	T _a s		
		software standby mode	retaine	ed* ³ * ⁷		_	_	200	_	50°
			RAM, TM32K USB halted power supply TM32K halted operation	_	_	3	8	_	T _a s	
						_	_	26		
				TM32K		_	9	16	_	50°
				operation	ed operation	_		_	41	<u> </u>
		Hardware	Hardware standby mode			_	2	7		T _a s
							_	25		50°
	All-modul	nodule-clock-stop mode*5			_	_	23	30	mA	
g power	During A/	D and D/A	conver	sion	Al _{cc}	_	1.0	2.5	mA	
supply current	Standby for		d D/A co	nversion		_	0.5	1.0	μΑ	

Input pull-up

MOS current

capacitance

consumption*2

Input

Current

Ports D to F, H, I

All input pins

Normal operation

Sleep mode



10

 $-I_{D}$

 C_{in}

l_{cc}*⁴

V_{cc}

3.6 V_{in}

V_{in} :

f =T_a =

f =

REJ09

μΑ

рF

mΑ

300

15

85

60

50

48

2. Current consumption values are for V_{\parallel} min = V_{∞} – 0.5 V and V_{\parallel} max = 0.5 V with output pins unloaded and all input pull-up MOS in the off state.

> 3. The values are for $V_{RAM} \le V_{CC} < 3.0 \text{ V}$, $V_{H} \text{min} = V_{CC} \times 0.9$, and $V_{II} \text{max} = 0.3 \text{ V}$. 4. I_{cc} depends on f as follows:

 I_{cc} max = 30 (mA) + 1.1 (mA/MHz) × f (normal operation)

 I_{cc} max = 35 (mA) + 0.5 (mA/MHz) × f (sleep mode)

- 5. The values are for reference.
- The value when TM 32K halted.

This can be applied at power-on.

Table 30.3 Permissible Output Currents

Conditions: $V_{CC} = PLLV_{CC} = DrV_{CC} = 30 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

$V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 V^*, T_a = -20^{\circ}C$ to +75°C (regular s $T_a = -40^{\circ}C$ to +85°C (wide-range specifications)								
Item		Symbol	Min.	Тур.	Max.			
Permissible output low current (per pin)	Output pins except port 3	I _{OL}	_	_	2.0			
Permissible output low	Port 3	I _{OL}	_	_	10			

current (per pin) Permissible output low Total of all output ΣI_{OL} 80 current (total) pins _l_{он} Permissible output high All output pins 2.0 current (per pin) Permissible output high Total of all output $\Sigma - I_{OH}$ 40 current (total) pins

Caution: To protect the LSI's reliability, do not exceed the output current values in table When the A/D and D/A converters are not used, the AV_{cc} , V_{ref} , and AV_{ss} pins s

Rev. 2.00 Sep. 24, 2008 Page 1362 of 1468

REJ09B0412-0200



be open. Connect the AV_{cc} and V_{ref} pins to V_{cc} , and the AV_{ss} pin to V_{ss} .

Note:

voltage	TMR input pin,	VT⁺	_	_	$V_{cc} \times 0.7$	V	
remage	port J, port K	VT ⁺ – VT ⁻	$V_{cc} \times 0.06$	_	_	V	
	ĪRQ0-B to ĪRQ7-	VT ⁻	$AV_{cc} \times 0.2$	_	_	٧	
	B input pins	VT⁺	_	_	$AV_{cc} \times 0.7$	٧	_
		$VT^{+} - VT^{-}$	$AV_{cc} \times 0.06$	S —	_	٧	
Input high voltage	MD, $\overline{\text{RES}}$, $\overline{\text{STBY}}$, EMLE, NMI	V _{IH}	$V_{\text{cc}} \times 0.9$	_	V _{cc} + 0.3	V	
(except Schmitt	EXTAL	=	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_	
trigger input	Other input pins						
pin)	Port 5	=	$AV_{cc} \times 0.7$	_	AV _{cc} + 0.3	_	
Input low voltage	MD, RES, STBY, EMLE	V _{IL}	-0.3	_	$V_{cc} \times 0.1$	V	
(except Schmitt	EXTAL, NMI	_	-0.3	_	$V_{cc} \times 0.2$	_	
trigger input pin)	Other input pins	-	-0.3	_	$V_{cc} \times 0.2$	_	
	All output pins	V _{OH}	V _{cc} - 0.5	_	_	٧	I _{OH} =
voltage			V _{cc} - 1.0	_	_	_	I _{OH} =
Output low	All output pins	V _{oL}	_	_	0.4	٧	I _{OL} =
voltage	Port 3	-	_	_	1.0	_	I _{OL} =
Input	RES	I _{in}	_	_	10.0	μΑ	V _{in} =
leakage current	MD, STBY, EMLE, NMI	-	_	_	1.0	_	V _{cc}
	Port 5	=	_	_	1.0	_	V _{in} = AV _c

	Standby mode	Software				
		Deep software standby	software retaine		-	
		mode	RAM, TM32K USB halted power supply TM32K halted operation		-	
		Hardware	-			
	All-modul	All-module-clock-stop mode*5				
Analog power	During A/D and D/A conversion				Al _{cc}	
supply current	Standby	Standby for A/D and D/A conversion				

MOS current

capacitance

consumption*2

Input

Current

All input pins

Sleep mode

Normal operation

Subclock operation

 \mathbf{C}_{in}

I_{CC}*4

RENESAS

3.6 \

 $V_{in} =$

 $V_{in} =$

f = 1

 $T_a = 1$

f = 5

32.7

resortused T_a ≤

50°C

 $T_a \leq 1$

50°C

 $T_a \leq 1$

50°C

 $T_a \leq 1$

50°C

рF

mA

μΑ

mA

mA

μΑ

15

85

60

10

1.1

3.5

67

200

35 60

43

75 7

25

30

2.5

1.0

50

48

5

0.15

24

23

29

2

23

1.0

0.5

Rev. 2.00 Sep. 24, 2008 Page 1364 of 1468

REJ09B0412-0200

3. The values are for $V_{_{RAM}} \le V_{_{CC}} < 3.0 \text{ V}$, $V_{_{IH}} min = V_{_{CC}} \times 0.9$, and $V_{_{IL}} max = 0.3 \text{ V}$.

- 4. I_{cc} depends on f as follows:

 I_{cc} max = 30 (mA) + 1.1 (mA/MHz) × f (normal operation)

- I_{cc} max = 35 (mA) + 0.5 (mA/MHz) × f (sleep mode)
 - 5. The values are for reference.
 - 6. This can be applied at power-on.

REJ09

Permissible output low current (total)	Total of all output pins	ΣI_{OL}	_	_	80
Permissible output high current (per pin)	All output pins	–I _{ОН}	_	_	2.0
Permissible output high current (total)	Total of all output pins	Σ – I_{OH}	_	_	40
Caution: To protect the	LSI's reliability, do n	ot exceed	the output	current v	alues in table

* When the A/D and D/A converters are not used, the AV_{cc} , V_{ref} , and AV_{ss} pins s be open. Connect the AV_{cc} and V_{ref} pins to V_{cc} , and the AV_{ss} pin to V_{ss} .

current (per pin)

Rev. 2.00 Sep. 24, 2008 Page 1366 of 1468

1.5 V (V_{CC} = 3.0 V to 3.6 V*)

Note * Vcc = 2.95 V to 3.60 V in the H8SX/1668M G

Figure 30.1 Output Load Circuit

30.4.1 Clock Timing

Table 30.6 Clock Timing

Oscillation settling time after

(crystal)

leaving software standby mode

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

 AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $I\phi = 8$ MHz to 50 MHz,

 $B\phi = 8$ MHz to 50 MHz, $P\phi = 8$ MHz to 35 MHz,

 $T_a = -20$ °C to +75°C (regular specifications), $T_a = -40$ °C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit.	Test Co
Clock cycle time	t _{cyc}	20	125	ns	Figure
Clock high pulse width	t _{cH}	5	_	ns	
Clock low pulse width	t _{cl}	5		ns	_
Clock rising time	t _{Cr}		5	ns	_
Clock falling time	t _{cf}		5	ns	
Oscillation settling time after reset (crystal)	t _{osc1}	10	_	ms	Figure

 \mathbf{t}_{osc2}

RENESAS


10

Rev. 2.00 Sep. 24, 2008 Page

Figure

REJ09

ms






Figure 30.3 Oscillation Settling Timing after Software Standby Mode

Rev. 2.00 Sep. 24, 2008 Page 1368 of 1468 REJ09B0412-0200





Figure 30.4 Oscillation Settling Timing




Figure 30.5 External Input Clock Timing

Rev. 2.00 Sep. 24, 2008 Page

REJ09

RES pulse width	t _{resw}	20	_	t _{cyc}	
NMI setup time	t _{nmis}	150	_	ns	Figure 30
NMI hold time	t _{nmih}	10	_	ns	
NMI pulse width (after leaving software standby mode)	t _{NMIW}	200	_	ns	
IRQ setup time	t _{IRQS}	150	_	ns	
IRQ hold time	t _{IRQH}	10	_	ns	
IRQ pulse width (after leaving software standby mode)	t _{IRQW}	200	_	ns	

Note: * V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95 V to 3.60 V in the H8SX/1668M Group.




Figure 30.6 Reset Input Timing



(level input)

Note: * SSIER must be set to cancel software standby mode.

Figure 30.7 Interrupt Input Timing

30.4.3 Bus Timing

Table 30.8 Bus Timing (1)

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

 AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $B\phi = 8$ MHz to 50 MHz,

 $T_a = -20$ °C to +75°C (regular specifications), $T_a = -40$ °C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Cond
Address delay time	t _{AD}	_	15	ns	Figur
Address setup time 1	t _{AS1}	$0.5 \times t_{\text{cyc}} - 8$	_	ns	30.36
Address setup time 2	t _{AS2}	$1.0 \times t_{\text{cyc}} - 8$	_	ns	
Address setup time 3	t _{AS3}	$1.5 \times t_{\text{cyc}} - 8$	_	ns	
Address setup time 4	t _{AS4}	$2.0 imes t_{\scriptscriptstyle ext{cyc}} - 8$	_	ns	
Address hold time 1	t _{ah1}	$0.5 imes t_{\scriptscriptstyle ext{cyc}} - 8$	_	ns	
Address hold time 2	t _{AH2}	$1.0 \times t_{\text{cyc}} - 8$	_	ns	
Address hold time 3	t _{ah3}	$1.5 \times t_{\text{cyc}} - 8$	_	ns	

RENESAS

Rev. 2.00 Sep. 24, 2008 Page

Head data fiold time 2	L _{RDH2}	U	— ns
Read data access time 2	t _{AC2}	_	1.5 × t _{cyc} – 20 ns
Read data access time 4	t _{AC4}	_	$2.5 \times t_{\text{cyc}} - 20$ ns
Read data access time 5	t _{AC5}	_	$1.0 \times t_{\text{cyc}} - 20$ ns
Read data access time 6	t _{AC6}	_	2.0 × t _{cyc} – 20 ns
Read data access time (from address) 1	t _{AA1}	_	$1.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 2	t _{AA2}	_	$1.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 3	t _{AA3}	_	$2.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 4	t _{AA4}	_	$2.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 5	t _{AA5}	_	$3.0 \times t_{\text{cyc}} - 20$ ns

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1372 of 1468

RENESAS

	WDSI	Cyc			
Write data setup time 2	\mathbf{t}_{WDS2}	$1.0 \times t_{\text{cyc}} - 13$		ns	-
Write data setup time 3	t _{wDS3}	$1.5 \times t_{\text{cyc}} - 13$	_	ns	
Write data hold time 1	t _{wDH1}	$0.5 \times t_{\text{cyc}} - 8$	_	ns	•
Write data hold time 3	t _{wdh3}	$1.5 \times t_{\text{cyc}} - 8$	_	ns	•
Byte control delay time	t _{UBD}	_	15	ns	Figur 30.14
Byte control pulse width 1	t _{UBW1}	_	$1.0 \times t_{\text{cyc}} - 15$	ns	Figur
Byte control pulse width 2	t _{UBW2}	_	$2.0 \times t_{\text{cyc}} - 15$	ns	Figur
Multiplexed address delay time 1	t _{MAD1}	_	15	ns	Figur
Multiplexed address hold time	t _{mah}	$1.0 \times t_{\text{cyc}} - 15$	_	ns	30.18
Multiplexed address setup time 1	t _{mas1}	$0.5 \times t_{\text{cyc}} - 15$	_	ns	•
Multiplexed address setup time 2	t _{MAS2}	$1.5 \times t_{\text{cyc}} - 15$	_	ns	
Address hold delay time	t _{AHD}	_	15	ns	•
Address hold pulse width 1	t _{AHW1}	$1.0 \times t_{\text{cyc}} - 15$	_	ns	•
Address hold pulse width 2	t _{AHW2}	$2.0 \times t_{\text{cyc}} - 15$	_	ns	•
WAIT setup time	t _{wrs}	15	_	ns	Figur
WAIT hold time	t _{wth}	5.0	_	ns	30.18
BREQ setup time	t _{BREQS}	20	_	ns	Figur
BACK delay time	t _{BACD}	_	15	ns	
Bus floating time	t _{BZD}	_	30	ns	-
BREQO delay time	t _{BRQOD}		15	ns	Figur
BS delay time	t _{BSD}	1.0	15	ns	Figur
RD/WR delay time	t _{RWD}	_	15	ns	30.9, 30.14

 $t_{_{WS\underline{W2}}}$

 $t_{_{WD\underline{D}}}$

 $\boldsymbol{t}_{w_{\underline{DS1}}}$

 $1.5 \times t_{cyc} - 13$ —

 $0.5 \times t_{cvc} - 13$ —

20

WR pulse width 2

Write data delay time

Write data setup time 1

Note: * V_{cc}=PLLV_{cc}=DrV_{cc}2.95 V to 3.6 V in the H8SX/1668M Group.

ns

ns

ns










	AC1		сус	
Read data access time 3	t _{AC3}	_	$2.0 \times t_{\text{cyc}} - 20$	ns
Read data access time 7	t _{AC7}	_	$4.0 \times t_{\text{cyc}} - 20$	ns
Read data access time 8	t _{AC8}	_	$3.0 imes t_{ ext{cyc}} - 20$	ns
Write data hold time 2	$\mathbf{t}_{_{\mathrm{WDH2}}}$	$1.0 \times t_{\text{\tiny cyc}} - 8$	_	ns
Read command setup time 1	t _{RCS1}	$1.5 \times t_{\text{cyc}} - 10$	_	ns
Read command setup time 2	t _{RCS2}	$2.0 \times t_{\text{cyc}} - 10$	_	ns
Read command hold time	$t_{_{RCH}}$	$0.5 \times t_{\text{cyc}} - 10$	_	ns
Write command setup time 1	t _{wcs1}	$0.5 \times t_{\text{cyc}} - 10$	_	ns
Write command setup time 2	t _{wcs2}	$1.0 \times t_{\text{cyc}} - 10$	_	ns
Write command hold time 1	t _{wcH1}	$0.5 \times t_{_{\text{cyc}}} - 10$	_	ns
Write command hold time 2	t _{wch2}	$1.0 \times t_{\text{cyc}} - 10$	_	ns
CAS delay time 1	t _{CASD1}	_	15	ns
CAS delay time 2	t _{CASD2}	_	15	ns
CAS setup time 1	t _{CSR1}	$0.5 \times t_{\text{cyc}} - 10$	_	ns
CAS setup time 2	t _{CSR2}	$1.5 \times t_{\text{cyc}} - 10$	_	ns
CAS pulse width 1	t _{CASW1}	$1.0 \times t_{\text{cyc}} - 15$	_	ns
CAS pulse width 2	t _{casw2}	$1.5 \times t_{\text{cyc}} - 15$	_	ns
CAS precharge time 1	t _{CPW1}	$1.0 \times t_{\text{cyc}} - 15$	_	ns
CAS precharge time 2	t _{CPW2}	$1.5 \times t_{\text{cyc}} - 15$	_	ns
OE delay time 1	t _{OED1}	_	15	ns
OE delay time 2	t _{OED2}	_	15	ns
Precharge time 1	t _{PCH1}	$1.0 \times t_{\text{cyc}} - 20$	_	ns

 $\mathbf{t}_{_{\text{PCH2}}}$

Precharge time 2



 $1.5 \times t_{cyc} - 20$ —

ns

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V^* , $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

AV_{cc}, $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $B\phi = 8$ MHz to 50 MHz,

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Cond
Read data setup time 3	t _{RDS3}	12	_	ns	Figur
Read data hold time 3	t _{RDH3}	0	_	ns	to 30
Read data setup time 4	t _{RDS4}	12	_	ns	_
Read data hold time 4	t _{RDH4}	0	_	ns	_
Write data delay time 2	t _{wdd2}	_	15	ns	_
Write data hold time 4	t _{wDH4}	1	_	ns	_

Note: * V_{cc} =PLL V_{cc} =Dr V_{cc} 2.95 V to 3.6 V in the H8SX/1668M Group.






Figure 30.8 Basic Bus Timing: Two-State Access

Rev. 2.00 Sep. 24, 2008 Page 1376 of 1468 REJ09B0412-0200

RENESAS




Figure 30.9 Basic Bus Timing: Three-State Access

Rev. 2.00 Sep. 24, 2008 Page REJ09

RENESAS




Figure 30.10 Basic Bus Timing: Three-State Access, One Wait

Rev. 2.00 Sep. 24, 2008 Page 1378 of 1468
REJ09B0412-0200




Figure 30.11 Basic Bus Timing: Two-State Access (CS Assertion Period Exte




Figure 30.12 Basic Bus Timing: Three-State Access (CS Assertion Period Extended Exte

Rev. 2.00 Sep. 24, 2008 Page 1380 of 1468 REJ09B0412-0200




Figure 30.13 Byte Control SRAM: Two-State Read/Write Access

Rev. 2.00 Sep. 24, 2008 Page




Figure 30.14 Byte Control SRAM: Three-State Read/Write Access

RENESAS




Figure 30.15 Burst ROM Access Timing: One-State Burst Access

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 30.16 Burst ROM Access Timing: Two-State Burst Access




Figure 30.17 Address/Data Multiplexed Access Timing (No Wait)
(Basic, Four-State Access)

Rev. 2.00 Sep. 24, 2008 Page




Figure 30.18 Address/Data Multiplexed Access Timing (Wait Control) (Address Cycle Program Wait × 1 + Data Cycle Program Wait × 1 + Data Cycle Pin Wait × 1)

REJ09B0412-0200






Figure 30.19 DRAM Access Timing: Two-State Access




Figure 30.20 DRAM Access Timing: Two-State Access, One Wait

Rev. 2.00 Sep. 24, 2008 Page 1388 of 1468

REJ09B0412-0200






Figure 30.21 DRAM Access Timing: Two-State Burst Access




Figure 30.22 DRAM Access Timing: Three-State Access (RAST = 1)

Rev. 2.00 Sep. 24, 2008 Page 1390 of 1468

REJ09B0412-0200






Figure 30.23 DRAM Access Timing: Three-State Access, One Wait

Rev. 2.00 Sep. 24, 2008 Page




Figure 30.24 DRAM Access Timing: Three-State Burst Access

Rev. 2.00 Sep. 24, 2008 Page 1392 of 1468
REJ09B0412-0200

Figure 30.25 CAS Before RAS Refresh Timing




Figure 30.26 CAS Before RAS Refresh Timing (Wait Cycle Inserted)




Figure 30.27 Self-Refresh Timing (After Leaving Software Standby: RAST

Rev. 2.00 Sep. 24, 2008 Page REJ08

Figure 30.28 Self-Refresh Timing (After Leaving Software Standby: RAST =

Rev. 2.00 Sep. 24, 2008 Page 1394 of 1468 REJ09B0412-0200

RENESAS




Figure 30.29 Synchronous DRAM Basic Read Access Timing (CAS Latence

Rev. 2.00 Sep. 24, 2008 Page




Figure 30.30 Synchronous DRAM Basic Write Access Timing (CAS Latency

REJ09B0412-0200






Figure 30.31 Extended Read Data Cycle (CAS Latency 2)

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 30.32 Synchronous DRAM Cluster Transfer Access Timing (Read)






Figure 30.33 Synchronous DRAM Cluster Transfer Access Timing (Write

Rev. 2.00 Sep. 24, 2008 Page REJ09




Figure 30.34 Synchronous DRAM Self-Refresh Timing




Figure 30.35 External Bus Release Timing

30.4.4 **DMAC and EXDMAC Timing**

Table 30.9 DMAC and EXDMAC Timing

Conditions: $V_{CC} = PLLV_{CC} = DrV_{CC} = 3.0 \text{ V}$ to 3.6 V*, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

 AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $B\phi = 8$ MHz to 50 MHz, $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit	Test Con
DREQ setup time	t _{DRQS}	20	_	ns	Figure 30
DREQ hold time	t _{DRQH}	5	_	ns	_
TEND delay time	t _{red}	_	15	ns	Figure 30
DACK delay time 1	t _{DACD1}	_	15	ns	Figure 30
DACK delay time 2	t _{DACD2}	_	15	ns	Figure 30

tDRQS

 $\mathbf{t}_{_{\mathrm{DRQH}}}$

 t_{TED}

t_{DACD1}

EDREQ setup time **EDREQ** hold time

EDACK delay time 1 EDACK delay time 2

ETEND delay time

EDRAK delay time

 $t_{\tiny DACD2}$ 15 ns t_{EDRKD} Note: * $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95 \text{ V}$ to 3.60 V in the H8SX/1668M Group.

15

15

15

Figure 30

Figure 30

Figure 30

Figure 30

Figure 30

ns

ns

ns

ns

ns

20

5




Figure 30.38 DMAC/EXDMAC, TEND and ETEND Output Timing




Figure 30.39 DMAC/EXDMAC Single Address Transfer Timing (2-state acc

Rev. 2.00 Sep. 24, 2008 Page 1404 of 1468

REJ09B0412-0200






Figure 30.40 DMAC/EXDMAC Single Address Transfer Timing (3-state ac

Timing of On-Chip Peripheral Modules 30.4.5

Table 30.10 Timing of On-Chip Peripheral Modules

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V^{*2} , $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ AV_{CC} , $V_{SS} = PLLV_{SS} = DrV_{SS} = AV_{SS} = 0$ V, $P\phi = 8$ MHz to 35 MHz,

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40^{\circ}$ C to +85°C (wide-range specifications)

	Item		Symbol	Min.	Max.	Unit	Test Co
I/O ports	Output data delay time		t _{PWD}	_	40	ns	Figure 3
	Input data se	tup time	t _{PRS}	25	_	ns	_
	Input data hold time		t _{PRH}	25	_	ns	_
TPU	TPU Timer output delay time		t _{TOCD}	_	40	ns	Figure 3
Timer input setup time		etup time	t _{rics}	25	_	ns	_
	Timer clock input setup time		t _{rcks}	25	_	ns	Figure 3
	Timer clock pulse width	Single-edge setting	t _{TCKWH}	1.5	_	t _{cyc}	_
		Both-edge setting	t _{TCKWL}	2.5	_	t _{cyc}	_
PPG	Pulse output delay time		t _{POD}	_	40	ns	Figure 3

REJ09B0412-0200

RENESAS

	cycle	Clocked synchronous		6	_	,-	
	Input clock pu	lse width	t _{sckw}	0.4	0.6	t _{Scyc}	•
	Input clock ris	e time	t _{SCKr}		1.5	t _{cyc}	
	Input clock fal	l time	t _{SCKf}		1.5	t _{cyc}	
	Transmit data	delay time	t _{TXD}		40	ns	Figure
	Receive data (clocked sync	•	t _{RXS}	40		ns	
	Receive data (clocked sync		t _{RXH}	40	_	ns	•
A/D converter	Trigger input s	setup time	t _{TRGS}	30		ns	Figure
IIC2	SCL input cyc	le time	t _{scl}	12 t _{cyc} + 600	_	ns	Figure
	SCL input high	h pulse width	t _{sclh}	3 t _{cyc} + 300	_	ns	
	SCL input low	pulse width	t _{scll}	5 t _{cyc} + 300	_	ns	,
	SCL, SDA inp	ut falling time	t _{sf}	_	300	ns	•
	SCL, SDA inpremoval time	ut spike pulse	t _{sp}	_	1 t _{cyc}	ns	•
	SDA input bus	s free time	t _{BUF}	5 t _{cyc}	_	ns	•
	Start condition	n input hold time	t _{stah}	3 t _{cyc}	_	ns	•

Retransmit start condition

input setup time

3 t_{cyc}

ns





 \mathbf{t}_{stas}

TCK clock low level pulse width	t _{TCKL}	20	_	ns	_
TCK clock rising time	t _{TCKr}	_	5	ns	_
TCK clock falling time	t _{TCKf}	_	5	ns	_
TRST pulse width	t _{TRSTW}	20	_	Tcyc	Figure 3
TMS setup time	t _{mss}	20	_	ns	Figure 3
TMS hold time	t _{msh}	20	_	ns	_
TDI setup time	t _{TDIS}	20	_	ns	_
TDI hold time	t _{tdih}	20	_	ns	
TDI data delay time	t _{tdod}	_	23	ns	

Notes: 1. $t_{TCKcyc} \ge t_{TCKcyc}$

2. $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95 \text{ V}$ to 3.60 V in the H8SX/1668M Group.




Figure 30.42 I/O Port Input/Output Timing

Figure 30.43 TPU Input/Output Timing




Figure 30.44 TPU Clock Input Timing




Figure 30.45 PPG Output Timing




Figure 30.46 8-Bit Timer Output Timing

Rev. 2.00 Sep. 24, 2008 Page REJ09



Figure 30.48 8-Bit Timer Clock Input Timing




Figure 30.49 WDT Output Timing




Figure 30.50 SCK Clock Input Timing




Figure 30.51 SCI Input/Output Timing: Clocked Synchronous Mode

Rev. 2.00 Sep. 24, 2008 Page 1410 of 1468 REJ09B0412-0200

RENESAS




Figure 30.53 I²C Bus Interface2 Input/Output Timing (Option)




Figure 30.54 Boundary Scan TCK Timing

RENESAS nev.

Rev. 2.00 Sep. 24, 2008 Page

REJ09

Figure 30.55 Boundary Scan TRST Timing




Figure 30.56 Boundary Scan Input/Output Timing

REJ09B0412-0200



	Input low voltage	V _{IL}	_	0.8	٧		Fig
	Differential input sensitivity	V _{DI}	0.2	_	V	(D+) - (D-)	-
	Differential common mode range	V _{CM}	0.8	2.5	V		-
Output	Output high voltage	V _{OH}	2.8	_	V	$I_{OH} = -200 \mu A$	-
	Output low voltage	V _{oL}		0.3	V	I _{oL} = 2 mA	-
	Crossover voltage	V _{CRS}	1.3	2.0	V		
	Rising time	t _R	4	20	ns		
	Falling time	t _F	4	20	ns		-
	Ratio of rising time to falling time	t _{rem}	90	111.11	%	(T_R/T_F)	_
	Output resistance	Z _{DRV}	28	44	Ω	Including $R_s = 22\Omega$	-
Note: *	$V_{cc} = PLLV_{cc} = DrV_{cc}$	= 2.95 V	to 3.60 '	V in the H	3SX/16	668M Group.	

RENESAS




Figure 30.58 Load Condition

Permissible signal source impedance	· —	_	5	
Nonlinearity error	_	_	±3.5	
Offset error	_	_	±3.5	
Full-scale error	_	_	±3.5	
Quantization error	_	±0.5	_	
Absolute accuracy	_	_	±4.0	
Note: $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.9$	95 V to 3.60 V	in the H8SX166	88M Group.	
80.7 D/A Conversion Char	racteristics			

2.7

3

Conversion time

Analog input capacitance

Table 30.13 D/A Conversion Characteristics

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$

 AV_{cc} , $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0$ V, $P\phi = 8$ MHz to 35 MHz, $T_{\circ} = -20^{\circ}$ C to +75°C (regular specifications),

		\sim	•	. , 5	_	(105 arai	БРСС	meanons),	
: -	-40°	$^{\circ}C$	to	+85°	$^{\circ}C$	(wide-ra	inge	specifications))

$I_a = -40$	C 10 +65 C (WI	ic-range sp	centeano
Item	Min.	Тур.	Max.
Resolution	8	8	8
0			40

lesolution	8	8	8	Bit
conversion time	_	_	10	μs
bsolute accuracy	_	±2.0	±3.0	LSB
			+2 0	LSB

4-MΩ resist $V_{cc} = PLLV_{cc} = DrV_{cc} = 2.95 \text{ V}$ to 3.60 V in the H8SX1668M Group. Note:

RENESAS



Rev. 2.00 Sep. 24, 2008 Page

Test Condi

20-pF capa 2-MΩ resist

Unit

μs

рF kΩ LS LS LS LS LS

20

REJ09

Operating voltage range: $V_{CC} = PLLV_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V to } AV_{cc}, V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0V$

Item	Symbol	Min.	Тур.	Max.	Unit	Tes Con
Programming time*1, *2, *4	t _P	_	1	10	ms/128 bytes	
Erasure time*1, *2, *4	t _E	_	40	130	ms/4-Kbyte block	
		_	300	800	ms/32-Kbyte block	
		_	600	1500	ms/64-Kbyte block	
Programming time (total)*1.*2.*4	$\Sigma_{_{tP}}$	_	3.4	9	H8SX/1663R, H8SX/1663M s/384 Kbytes	T _a = all (
		_	4.5	12	H8SX/1664R H8SX/1664M s/512 Kbytes	_
			9.0	24	H8SX/1668R	_

H8SX/1668M s/1 Mbyte

			_	18.0	48	H8SX/1668R H8SX/1668M s/1 Mbyte
Overwrite	count	N_{wec}	100* ³	_	_	times
Data save	time*4	T	10	_	_	years
Notes: 1.	Programming t	ime and er	rase time d	epend o	n data in	the flash memory.
2.	Programming ti	ime and eı	rase time d	o not ind	clude time	for data transfer.
3.	All the character value is from 1		. •	ming are	guarante	ed within this value (gu
4.	Characteristics	when prog	gramming	s perfor	med withi	n the Min. value
5.	V = PLLV =	$DrV_{} = 2$.95 V to 3.6	30 V in th	ne H8SX/	1668M Group.

6.8

9.0

18

24

H8SX/1663R, H8SX/1663M s/384 Kbytes

H8SX/1664R H8SX/1664M s/512 Kbytes

Programming, Erasure time (total)*1, *2, *4

Rev. 2.00 Sep. 24, 2008 Page

` '							
Power-on reset (POR)	V_{POR}	2.48	2.58	2.68			Figu
Internal reset time	t _{POR}	20	35	50	n	าร	Figu
Power-off time*	t _{voff}	200	_	_	u	s	Figu

3.00

3.10

3.20

Figu

Note: * Power-off time (t_{VOFF}) is the time over which Vcc is lower than minimum value o voltage-detection level of the POR and LVD.




Figure 30.59 Power-On Reset Timing

Voltage detection Voltage detection $V_{\mbox{\tiny det}}$

level

circuit (LVD)

RENESAS



Figure 30.60 Voltage Detection Circuit Timing

RENESAS

Rev. 2.00 Sep. 24, 2008 Page REJ09



AN6/ DA0/ IRQ6-B						Keep [DAOE0 = 0]	Keep [DAOE
						Hi-Z	Hi-Z
P57/	All	Hi-Z	Hi-Z	Hi-Z	Hi-Z	[DAOE1 = 1]	[DAOE
AN7/ DA1/						Keep	Keep
IRQ7-B						[DAOE1 = 0]	[DAOE
						Hi-Z	Hi-Z
P65 to P60	All	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
PA0/	All	Hi-Z	Hi-Z	[BREQO	[BREQO	[BREQO	[BREQ
BREQO/ BS-A				output]	output]	output]	output]
DO-W				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[BS output]	[BS output]	[BS output]	[BS ou
				Keep	Hi-Z	Keep	Hi-Z
				[Other than	Other than	Other than	[Other
				above]	above]	above]	above]
				Keep	Keep	Keep	Keep
PA1/	All	Hi-Z	Hi-Z	[BACK	[BACK	[BACK	[BACK
BACK/				output]	output]	output]	output
(RD/WR-A)				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[RD/WR-A output]	[RD/WR-A output]	[RD/WR-A output]	[RD/W
				Keep	Hi-Z	Keep	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other above]
				Keep	Keep	Keep	Keep

Port 2

Port 3

P56/

AN6/

P55 to P50

All

ΑII

All

All

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

Keep

[DAOE0 = 1]

Keep

Keep

Hi-Z

Keep

[DAOE0 = 1]

PA4/ LHWR/ LUB	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
	External extended	Н	Hi-Z	[THWR, TUB output]	[LHWR, LUB output]	[LHWR, LUB output]	[LHWR, LUB output]
	mode			Н	Hi-Z	Н	Hi-Z
	(EXPE = 1)			[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
PA5/RD	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Н	Hi-Z
PA6/ AS/	extended mode (EXPE = 1) Single-chip mode	H Hi-Z	Hi-Z	H [AS, BS output]	Hi-Z [AS, AH, BS output]	H [AS, BS output]	Hi-Z [AS, AH, BS output]
AS/ AH/	extended mode (EXPE = 1) Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	[AS , BS	[AS, AH, BS	[AS , BS	[AS , AH , BS
AS/	extended mode (EXPE = 1) Single-chip mode (EXPE = 0) External extended			[AS, BS output]	[AS, AH, BS output]	[AS, BS output]	[AS, AH, BS output]
AS/ AH/	extended mode (EXPE = 1) Single-chip mode (EXPE = 0) External	Hi-Z	Hi-Z	[ĀS, BS output] H [ĀH output]	[AS, AH, BS output] Hi-Z [Other than	[ĀS, BS output] H [ĀH output]	[AS, AH, BS output] Hi-Z [Other than

Н

Hi-Z

Н

Hi-Z

K

[Ī

[(

а K

K

H

K

Rev. 2.00 Sep. 24, 2008 Page 1422 of 1468

LLWR/ LLB

mode (EXPE = 0)External

extended mode (EXPE = 1) Н

Hi-Z

CS5-A/ CS6-B/				above]	above]	above]	above]
CS7-B				Keep	Keep	Keep	Keep
PB2/ CS2-A/	All	Hi-Z	Hi-Z	[CS, RAS output]	[CS, RAS output]	[CS, RAS output]	[CS, RAS output]
CS6-A/ RAS				Н	Hi-Z	Н	Hi-Z
HAS				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
PB3/ CS3/	All	Hi-Z	Hi-Z	[CS, CAS output]	[CS, CAS output]	[CS, CAS output]	[CS, CAS output]
CS7-A/ CAS				Н	Hi-Z	Н	Hi-Z
CAS				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
PB4/ CS4-B/WE	All	Hi-Z	Hi-Z	[CS, WE output]	[CS, WE output]	[CS, WE output]	[CS, WE output]
00.2/2				Н	Hi-Z	Н	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
PB5/ CS5-B/OE	All	Hi-Z	Hi-Z	[CS, OE output]	[CS, OE output]	[CS, OE output]	[CS, OE output]
				Н	Hi-Z	Н	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep

CS5-B

PB1/

CS1/

CS2-B/

CS5-A/

External

extended

mode (EXPE = 1) Н

Hi-Z

Hi-Z

Hi-Z

above]

[CS output]

Other than

Keep



[CS output]

Other than

above]

Keep

Hi-Z

above]

[CS output]

[Other than

Keep

Н

Outer man

[CS output]

[Other than


REJ09

above]

Keep

Hi-Z

	Mode mode			Keep	Keep	Keep	Keep	K
PC2 to PC3	All	Hi-Z	Hi-Z	Keep		Keep		



(EXPE = 0)						
External extended mode (EXPE = 1)	L	Hi-Z	Keep	Hi-Z	Keep	Hi-Z
ROM enabled extended mode	Hi-Z	Hi-Z	Keep	[Address output] Hi-Z [Other than above] Keep	Keep	[Address output] Hi-Z [Other than above]
Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep Keep
External extended mode (EXPE = 1)	L	Hi-Z	Keep	Hi-Z	Keep	Hi-Z
ROM enabled extended mode	Hi-Z	Hi-Z	Keep	[Address output] Hi-Z [Other than above] Keep	Keep	[Address output] Hi-Z [Other than above] Keep
Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
External extended mode (EXPE = 1)	Hi-Z*	Hi-Z	Кеер	[Address output] Hi-Z [Other than above] Keep	Keep	[Address output] Hi-Z [Other than above] Keep
Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
			2516		Sep. 24	, 2008 Page
	External extended mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode (EXPE = 1) ROM enabled extended mode extended mode (EXPE = 1) Single-chip mode (EXPE = 0) External extended mode (EXPE = 1) Single-chip mode (EXPE = 1)	External extended mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode (EXPE = 1) ROM enabled extended mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode (EXPE = 1) Single-chip mode (EXPE = 1) Single-chip mode Hi-Z	External extended mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode External extended mode EXPE = 1) ROM enabled extended mode Hi-Z Hi-Z Hi-Z Single-chip mode Hi-Z Hi-Z External extended mode Single-chip mode (EXPE = 0) External extended mode External extended mode External extended mode (EXPE = 1) Single-chip mode Hi-Z Hi-Z	mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode (EXPE = 1) ROM enabled extended mode (EXPE = 1) ROM enabled extended mode Single-chip mode (EXPE = 0) External extended mode Hi-Z Hi-Z Keep External extended mode (EXPE = 0) External extended Hi-Z Hi-Z Keep (EXPE = 1) Single-chip mode (EXPE = 1) Single-chip mode (EXPE = 0) Single-chip mode (EXPE = 0)	mode (EXPE = 1) ROM enabled extended mode Hi-Z	External extended (EXPE = 1) ROM enabled extended mode Hi-Z Hi-Z Keep [Address output] Keep Hi-Z [Other than above] Keep

Single-chip mode (EXPE = 0)

Hi-Z

Hi-Z

Keep

Keep

Keep

Keep

	(EXPE = 1)	16-bit bus mode	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
Port J	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep	
Port K	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep	
Port M	Hi-Z		Hi-Z	Hi-Z	Keep	Keep	Keep	Keep	
[Legend	11								

High-level output H: Low-level output L:

mode

mode

Keep: Input pins become high-impedance, output pins retain their state.

Hi-Z: High impedance

Note: *	Pb-free version		

R5F61663MFPV

R5F61663MBGV

R5F61664MFPV R5F61664MBGV

R5F61668MFPV

R5F61668MBGV

PLQP0144KA-A (FF

PLBG0176GA-A (BI

PLQP0144KA-A (FF

PLBG0176GA-A (BI

PLQP0144KA-A (FF

PLBG0176GA-A (BI

R5F61663M

R5F61664M

R5F61668M

H8SX/1663M

H8SX/1664M

H8SX/1668M




Figure C.1 Package Dimensions (FP-144LV)

Rev. 2.00 Sep. 24, 2008 Page 1428 of 1468 REJ09B0412-0200

RENESAS




Figure C.2 Package Dimensions (BP-176V)

RENESAS REJ09

Rev. 2.00 Sep. 24, 2008 Page

	2 Connect the pin to voc via a pair down recicion
EXTAL	(Always used as a clock pin)
XTAL	Leave this pin open
OSC1	Connect this pin to Vcc via a pull-up resistor
OSC2	Leave this pin open
WDTOVF	Leave this pin open
USD+	Leave this pin open
USD-	Leave this pin open
VBUS	Leave this pin open
Port 1	Connect these pins to Vcc via a pull-up resistor or to Vss via a pull-dov
Port 2	resistor, respectively
Port 3	_
Port 6	_
PA2 to PA0	_
PB7 to PB1	_
Port C	_
PF7 to PF5	_
Port J	_
Port K	_
Port M	_
Port 5	Connect these pins to AVcc via a pull-up resistor or to AVss via a pull-
	resistor, respectively

(Always used as mode pins)

• Connect this pin to Vcc via a pull-down resistor

MD3 to MD0 (Always used as mode pins)

MD_CLK

NMI

Port D	These pins are left open in the
Port E	initial state for the address output.
PF4 to PF0	_
Port H	(Used as a data bus)
Port I	(Used as a data bus) • Connect these pins to VCC via a pull-up resistor or to VSS via a pull-down resistor, respectively, in the initial state for the general input.
Vref	Connect this pin to AVcc
Notes: 1. Do	o not change the initial value (input-buffer disabled) of PnICR, where n corr

an unused pin.

- 2. When the pin function is changed from its initial state, use a pull-up or pull-do resistor as needed.
 - 3. Always used as a reset signal input pin in case of the H8SX/1668R Group

Rev. 2.00 Sep. 24, 2008 Page 1432 of 1468

Rev. 2.00 Sep. 24, 2008 Page

	13. I/O Ports
	14. 16-Bit Timer Pulse Unit (TPU)
	15. Programmable Pulse Generator (PPG)
	16. 8-bit Timer (TMR)
	17. Watch Dog Timer (WDT)
	18. 32K Timer (TM32K)
	19. Serial Communication Interface (SCI, IrDA
	20. USB Function Module (USB)
	21. I ² C Bus Interface 2 (IIC2)
	22. A/D Converter
	23. D/A Converter
	24. RAM
	25. Flash Memory
	26. Boundary Scan
	27. Clock Pulse Generator
	28. Power-Down Modes
	29. List of Registers
	30. Electrical Characteristics
	Appendix
Rev. 2.00 Sep. 24, 2008 Page 143	4 of 1468
	RENESAS
REJ09B0412-0200	- (-:

5. Voltage Detection Circuit (LVD)

8. User Break Controller (UBC)

6. Exception Handling 7. Interrupt Controller

9. Bus Controller (BSC) 10. DMA Controller (DMAC) 11. EXDMA Controller (EXDMAC) 12. Data Transfer Controller (DTC)

between Pin Configuration and Operating Modes		Note below is added 2. Pins TDO, TRST, TMS, TDI, and TCK are			
Table 1.4 Pin Configuration in Each Operating Mode (H8SX/1668R Group and H8SX/1668M Group)		mode 3.			
1.4.3 Pin Functions	27	Added			
Table 1.5 Pin Functions		EDRAK0 and EDRAK1 are added to EXDMA co (EXDMAC)			
		Amended			
		Description of the 16-bit timer pulse unit (TPU)			
		Signals for TGRA_0 to TGRD_0. These pins are input capture inputs, output compare outputs, outputs.			
Section 3 MCU Operating	88	Amended			
Modes		H'FEC000 to H'FEE000 of each mode			
3.4.1 Address Map		[Before amendment] Access prohibited area \rightarrow			
Figure 3.1 Address Map in Each Operating Mode of H8SX/1668R and H8SX/1668M (1)		[After amendment] Reserved area*3			

13

22

Amended

Added

Pin number 108: TEND2

Pin number 109: DACK2

1.4.1 Pin Assignments

1.4.2 Correspondence

(LQFP-144)

Figure 1.3 Pin Assignments



REJ09

Rev. 2.00 Sep. 24, 2008 Page

Figure 3.3 Address Map in	92	Amended
Each Operating Mode of H8SX/1663R and		H'FEC000 to H'FF2000 of each mode
H8SX/1663M (1)		[Before amendment] Access prohibited area \rightarrow [After amendment] Reserved area* ³
Figure 3.3 Address Map in	93	Amended
Each Operating Mode of H8SX/1663R and H8SX/1663M (2)		H'FEC000 to H'FF2000 of each mode
		[Before amendment] Access prohibited area \rightarrow [After amendment] Reserved area* 1
		Note 1 is added
Section 4 Reset	98	Amended
4.3.1 Reset Status Register		Description of Bit 7
(RSTSR)		[Before amendment] External interrupt source \rightarrow [After amendment] Interrupt source
Section 7 Interrupt Controller	149	Amended
7.5 Interrupt Exception		Vector table address of UBC
Handling Vector Table		[Before amendment] H'003B \rightarrow
Table 7.2		[After amendment] H'0038
	153,	Amended
	154	Vector table address of TPU_6 to TPU_11

H'FEC000 to H'FE2000 of each mode

[After amendment] Reserved area*1

[Before amendment] H'290 \rightarrow [After amendment] H'0290 [Before amendment] H'2FC \rightarrow [After amendment] H'02FC

Note 1 is added

Amandad

[Before amendment] Access prohibited area \rightarrow

REJ09B0412-0200

Each Operating Mode of

Figure 3.3 Address Man in

H8SX/1664R and

H8SX/1664M (2)

Rev. 2.00 Sep. 24, 2008 Page 1436 of 1468

2-0200 RENESAS

0250

Section 10 DMA Controller (DMAC)	376	Added
10.1 Features		 Module stop state can be set.
10.3.5 DMA Block Size	384	Amended
Register (DBSR)		Bit table
		Initial Value of the Bit 31-16 and 15-0
		[Before amendment] Undefined \rightarrow [After amendment] All 0
10.5.8 Priority of Channels	428	Amended
Figure 10.22 Example of Timing for Channel Priority		Positions of dotted lines have been corrected.
Section11 EXDMA Controller	454	Added
(EXDMAC)		Module stop state can be set.
11.1 Features		
Section 12. Data Transfer Controller (DTC)	560	Amended
12.1 Features		Interrupt controller
Figure 12.1 Block Diagram of DTC		DTCERA to DTCERF

Rev. 2.00 Sep. 24, 2008 Page


DTCCR

		transfer and clear the activation source flag to 0.
12.9.9 Points for Caution when Overwriting DTCER.	594	Added
Section 13 I/O Ports	626,	Amended
13.2 Output Buffer Control	629	
13.2.6 Port A		(2) PA6/AS/AH/BS-B
		Setting of the I/O Port
		[Before amendment] $\overline{\text{BS}}\text{B}_\text{OE} \rightarrow$ [After amendment] $\overline{\text{BS}}\text{-B}_\text{OE}$
		(7) PA1/BACK/(RD/WR-A)
		Pin function of the bus controller
		[Before amendment] RD/ \overline{WR} output \rightarrow [After amendment] RD/ \overline{WR} -A output
		Setting of the I/O Port
		[Before amendment] (RD $\overline{/WR}$)_OE \rightarrow [After amendment] (RD $\overline{/WR}$) -A_OE
Table 13.5 Available Output	653	Replaced
Signals and Settings in Each		Replaced due to the correction of an error

REJ09B0412-0200

Port

Rev. 2.00 Sep. 24, 2008 Page 1438 of 1468 RENESAS



[After amendment] TGIEC 14.4.6 Phase Counting Mode 754

(d) Phase counting mode 4

Amended

Figure 14.29 Example of Phase Counting Mode

Section 21 I ² C Bus Interface 2	1033	Added
(IIC2)		Module stop function setting
21.1 Features		
21.3.5 I ² C Bus Status Register (ICSR)	1047	Deleted
		The description below for the bit 1 is deleted:
		[Clearing condition]
		When 0 is written to this bit after reading AAS = 1 the CPU is used to clear this flag by writing 0 while
		eorresponding interrupt is enabled, be sure to read after writing 0 to it.)
	1048	Deleted
		The description below for the bit 0 is deleted:
		[Clearing condition]
		When 0 is written to this bit after reading ADZ = 1

1066



after writing 0 to it.)

Added

the CPU is used to clear this flag by writing 0 while corresponding interrupt is enabled, be sure to rea

6. Setting of the module stop function


REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1440 of 1468

21.7 Usage Notes

22.3.4 A/D Control/Status	1077	Amended and added
		The description for bit 7,6, and 0 in the register t
Unit 0		001: External trigger disabled
		Note: Do not write to ADST when activation is by external trigger. For details, see section 22 on A/D activation by an External Trigger.
22.3.5 A/D Control Register	1079	Amended and added
(ADCR_1) Unit 1		Descriptions for bits 7,6, and 0 in the register tab
		001: External trigger disabled
		Note: Do not write to ADST when activation is by external trigger. For details, see section 22 on A/D activation by an External Trigger.
22.4.3 Input Sampling and	1086	Replaced
A/D Conversion Time		Table 22.3 A/D Conversion Characteristics (EXC
		Table 22.4 A/D Conversion Characteristics (EXC Unit 1)
22.7 Usage Notes	1092	Added
		22.7.3 Notes on A/D Activation by an External T added to 22.7 Usage Notes
Section 23 D/A Converter 23.5.2 D/A Output Hold Function in Software Standby Mode	1102	Amended
		When this LSI make a transition to software star with D/A conversion enabled, the D/A outputs ar
23.5.3 Notes on Deep Software Standby Mode	_	Added
	Register for Unit 2 (ADCR_0) Unit 0 22.3.5 A/D Control Register (ADCR_1) Unit 1 22.4.3 Input Sampling and A/D Conversion Time 22.7 Usage Notes Section 23 D/A Converter 23.5.2 D/A Output Hold Function in Software Standby Mode 23.5.3 Notes on Deep_	Register for Unit 2 (ADCR_0) Unit 0 22.3.5 A/D Control Register (ADCR_1) Unit 1 22.4.3 Input Sampling and A/D Conversion Time 1086 22.7 Usage Notes 1092 Section 23 D/A Converter 1102 23.5.2 D/A Output Hold Function in Software Standby Mode 23.5.3 Notes on Deep





on A/D activation by an External Higger.





		in which a high voltage is applied to the flash monoing so may damage the flash memory permater a reset is input, the reset must be released after input period of at least 100µs.
		Amended
		7. At powering on the Vcc power supply, fix the RI low and set the flash memory to hardware protestate. This power on timing must also be satisfied power-off and power-on caused by a power failed other factors.
Section 26 Boundary Scan	1210	Amended
26.4.3 Boundary Scan Register (JTBSR)		Table 26.4
		Table item "from TDI" is added.
		"from TDI" and "to TDO" are deleted from the pin the table item
Section 27 Clock Pulse Generator	1231	Amended
		Item numbers 1 to 5 are added

Do not turn off the Vcc power supply nor remove from the PROM programmer during programming

4. Note that the frequency of f will be changed in t

of a bus cycle when setting SCKCR0 or SUBCKC executing the external bus cycle with the write-date

Deep standby backup register n (DPSBKRn)

Modes
28.2 Register Descriptions

Rev. 2.00 Sep. 24, 2008 Page 1442 of 1468

Section 28 Power-Down

REJ09B0412-0200

27.6.1 Notes on Clock Pulse

Generator

function and EXDMAC

(n=15 to 0)

RENESAS

Amended

1239

		On-chip RAM Power Off 1
		RAMCUT 2, 1, and 0 control the internal power s the on-chip RAM and USB in deep software stan For details, see descriptions of the RAMCUT0 bi
		Amended
		Descriptions for bit 0 in the register table:
		On-chip RAM Power Off 0
		RAMCUT 2, 1, and 0 control the internal power s the on-chip RAM and USB in deep software s mode. For details, see descriptions of the RA
28.2.5 Deep Standby Wait	1249	Amended

Control Register (DPSWCR)

Amended

For details, see descriptions of the RAMCU10 bi

DPSWCR is not initialized by the internal reset s

exit from deep software standby mode.

Descriptions for bit 4 in the register table:

- 0: Disables exit from deep software standby mode IRQ3-A. 1: Enables exit from deep software standby mode
 - Amended

Descriptions for bit 2 in the register table:

Enables or disables exit from deep software stand

by IRQ2-A. 0: Disables exit from deep software standby mode

1: Enables exit from deep software standby mode IRQ2-A

Amended Descriptions for bit 1 in the register table:

Enables or disables exit from deep software stand by IRQ1-A. 0: Disables exit from deep software standby mode

- IRQ1-A. 1: Enables exit from deep software standby mode
- IRQ1-A. Amended

Descriptions for bit 0 in the register table: Enables or disables exit from deep software stand by IRQ0-A.

- 0: Disables exit from deep software standby mode IRQ0-A.
- 1: Enables exit from deep software standby mode IRQ0-A.
- Rev. 2.00 Sep. 24, 2008 Page 1444 of 1468

		R/(W)* ¹ IRQ1-A input specified in DPSIEGR is generated
		Descriptions for bit 0 R/W in the register table
		R/(W)* ¹ IRQ0-A input specified in DPSIEGR is generated
28.2.8 Deep Standby	1255	Amended
Interrupt Edge Register (DPSIEGR)		DPSIEGR is not initialized by the internal reset s

R/(W)*1

IRQ2-A input specified in DPSIEGR is generated

exit from deep software standby mode.

Descriptions for bit 3 in the register table

Selects the active edge for IRQ3-A pin input.

Descriptions for bit 2 in the register table

Selects the active edge for IRQ2-A pin input.

Descriptions for bit 1 in the register table

Selects the active edge for IRQ1-A pin input.

Descriptions for bit 0 in the register table

Selects the active edge for IRQ0-A pin input.

RSTSR is not initialized by the internal reset sign

(RSTSR) exit from deep software standby mode.

28.2.10 Deep Standby
Backup Register (DPSBKRn)

1258
DPSBKRn (n=15 to 0) is not initialized by the integration of signal upon exit from deep software standby mode.

28.2.9 Reset Status Register

1256

1256

REJ09

Rev. 2.00 Sep. 24, 2008 Page

	Break address mask register AL	BAMRAL
	AL	
	Break address register BH	BARBH
	Break address register BL	BARBL
	Break address mask register BH	BAMRBH
	Break address mask register	BAMRBL
	Break address register CH	BARCH
	Break address register CL	BARCL
	Break address mask register CH	BAMRCH
	Break address mask register CL	BAMRCL
	Break address register DH	BARDH
	Break address register DL	BARDL
	Break address mask register DH	BAMRDH
	Break address mask register DL	BAMRDL
	Break control register A	BRCRA
	Break control register B	BRCRB
	Break control register C	BRCRC
•	Break control register D	BRCRD

address mask register BAMRCL H'FFA16 UBC 16 address register DH BARDH H'FFA18 UBC 16 16 address register DL BARDL 16 H'FFA1A UBC 16 address mask register BAMRDH 16 H'FFA1C UBC 16 H'FFA1E UBC address mask register BAMRDL control register A BRCRA H'FFA28 UBC 16 BRCRB H'FFA2C UBC control register B 16 16 BRCRC H'FFA30 UBC control register C 16 16 control register D BRCRD 16 H'FFA34 UBC 16

Rev. 2.00 Sep. 24, 2008 Page

REJ09

16

16

16

16

16

16

H'FFA06 UBC

H'FFA08 UBC

H'FFA0A UBC

H'FFA0C UBC

H'FFA0E UBC

H'FFA10 UBC

H'FFA12 UBC

H'FFA14 UBC

16

16

16

16

16

16

16

16



BAM BAM RA7 RA6	
BARB BARB 31 30	
BARB BARB 23 22	
BARB BARB 15 14	
BARB BARB 7 6	
BAM BAM RB31 RB30	
BAM BAM RB23 RB22	
BAM BAM RB15 RB14	
BAM BAM RB7 RB6	
H BAR BAR C31 C30	
	_

BAMRA

BAMRA

BAM

RA31

BAM

RA23

BAM

RA15 RA14

BAM

RA30

BAM

RA22

BAM

BAM BAM

RA29

BAM BAM

RA21

BAM

RA13

BAM

RA5 RA4

29

21

13

BARB

BAM

RB29

BAM

RB21

BAM

RB13 RB12

BAM

RB5

BAR

C29

BAR

C21

BARB BARB

RA28

RA20

BAM

RA12

BAM

28

20

12

BARB BARB

BAM

RB28

BAM

RB20

BAM

BAM

RB4

BAR

C28

BAR

C20

BAM BAM

RA27

BAM

RA19

BAM

RA11

BAM

RA3

BARB

27

19

11

BAM BAM

RB27

BAM BAM

RB19

BAM

RB11

BAM

RB3

BAR

C27

BAR

C19

BARB BARB BARB BARB

BAM

RA24

BAM

RA8

BAM

RA0

24

16

8

BARE

BAM

RB24

BAM

RB16

BAM

RB8

BAM

RB0

BAR

C24

BAR

C16

BAM

RA25

BAM

RA17 RA₁₆

BAM BAM

BAM

BARB BARE

25

17

BARB BARE

BAM

RB25

BAM

RB17

BAM

BAM

RB1

BAR

C25

BAR

RA26

BAM

RA18

BAM

RA10 RA9

BAM

RA2

26

18

10 9

BARB BARB

RB26

RB18

BAM

RB10 RB9

BAM

RB2

BAR

C26

BAR

C18 C17

BARB BARB BARB BARB BARB

BARB

_	11010	11011
	BAM RC7	BAM RC6
BARDH	BARD 31	BARD 30
	BARD 23	BARD 22
BARDL	BARD 15	BARD 14
	BARD 7	BARD 6
BAMRD H	BAM RD31	BAM RD30
	BAM RD23	BAM RD22
BAMRD L	BAM RD15	BAM RD14
	BAM RD7	BAM RD6
BRCRA	_	_
	_	_
BRCRB	_	_
	_	_
BRCRC	_	_
BRCRD	_	_

BAM

RC5

29

21

13

5

BARD

BAM

RD29

BAM

RD21

BAM

RD13

BAM

RD5

CMF

CPA IDA1

CMF

CPB IDB1

CMF

CPC

IDC1

DMF

CPD

BARD

BAM

RC4

28

20

12

4

BARD

BAM

RD28 D27

BAM

RD20 D19

BAM

RD12

BAM

RD4 D3

IDA0

IDB0

IDC0

BARD BARD BARD BARD BARD

BARD BARD

BARD

BAMR BAMR

BARD

BARD BARD

BARD

27

19

11

3

D11

C2

26

18

10

2

D26

D18

D10

D2

BAMR BAMR

BAMR BAMR

BAMR BAMR

BAMR BAMR

CPA2 CPA1

RWA1 RWA0

RWB1 RWB0

RWC

CPB2 CPB1 CPB0 -

CPC2 CPC1 CPC0 -

RWC0

CPD2 CPD1 CPD0

BARD

BARD

BAM ВА

BARD ВА

BARD BA

BARD BA

BARD BA

25

17

9

BAM ВА

BAM

RD17 RD ВА

BAM

RD9

BAM

RD1 RD

CPA0

REJ09

RD25 RD

RC

24

16

8

0

ВА

RD

ВА

Rev. 2.00 Sep. 24, 2008 Page

117
DPSBK R5
DPSBK R6
DPSBK R7
DPSBK R8
DPSBK R9
DPSBK R10
DPSBK R11
DPSBK R12
DPSBK R13
DPSBK R14
DPSBK

DKUP DKUP DKUP DKUP DKUP

DKUP DKUP

DKUP DKUP

65

75

DKUP

DKUP

95 DKUP

105

115

125

135

155

Bit

/5

DKUP

DKUP

DKUP

54

64

74

DKUP

DKUP

DKUP

DKUP

104

114

124

134

144

154

DKUP DKUP

DKUP

DKUP

DKUP DKUP

DKUP

DKUP

DKUP

DKUP

DKUP

DKUP DKUP

103

113

123

DKUP

DKUP

143

153

PCK0

63

73

DKUP

DKUP

DKUP

DKUP

DKUP

102

112

122

132

152

DKUP

DKUP

DKUP DKUP

DKUP DKUP

Bit

62

72

56

66

76

DKUP DKUP

DKUP DKUP

DKUP DKUP

DKUP DKUP

DKUP DKUP

DKUP DKUP

107

117

127

137

Bit

DKUP

DKUP

DKUP

96

106

116

126

136

146

156

Bit

/6

Abbreviatio 31/23/15 30/22/14 29/21/13

PSTO PSTO

DKUP DKUP 157

DKUP

DKUP

DKUP

67

DKUP DKI

DKUP DKI

DKUP DKI 80

DKUP DKI

DKUP DKI

100

110

120

130

140

150

Bit

ICK1

BCK¹

61

DKUP DKI

DKUP DKI

101

111

121

DKUP DKI

DKUP DKI

151

Bit

/2

ICK2

BCK2

28/20/12 27/19/11 26/18/10 25/17/

DKUP DKI

DKUP DKI

50

60

70

Amended

Register

SCKCR

1329

P1 P0*3 PCK2 PCK1

RENESAS

BARAH	Initialized	_	_	_	_	Initialized*1	Ini
BARAL	Initialized	_	_	_	_	Initialized*1	Ini
BAMRAH	Initialized	_	_	_	_	Initialized*1	Ini
BAMRAL	Initialized	_	_	_	_	Initialized*1	Ini
BARBH	Initialized	_	_	_	_	Initialized*1	Ini
BARBL	Initialized	_	_	_	_	Initialized*1	Ini
BAMRBH	Initialized	_	_	_	_	Initialized*1	Ini
BAMRBL	Initialized	_	_	_	_	Initialized*1	Ini
BARCH	Initialized	_	_	_	_	Initialized*1	Ini
BARCL	Initialized	_	_	_	_	Initialized*1	Ini
BAMRCH	Initialized	_	_	_	_	Initialized*1	Ini
BAMRCL	Initialized	_	_	_	_	Initialized*1	Ini
BARDH	Initialized	_	_	_	_	Initialized*1	Ini
BARDL	Initialized	_	_	_	_	Initialized*1	Ini
BAMRDH	Initialized	_	_	_	_	Initialized*1	Ini
BAMRDL	Initialized	_	_	_	_	Initialized*1	Ini
BRCRA	Initialized	_	_	_	_	Initialized*1	Ini
BRCRB	Initialized	_	_	_	_	Initialized*1	Ini
BRCRC	Initialized	_	_	_	_	Initialized*1	Ini

BRCRD

Initialized —

Initialized*1 Ini

DPSBKR8	Initialized	_	_	_	_	_	Initializ
DPSBKR9	Initialized	_	_	_	_	_	Initializ
DPSBKR10	Initialized	_	_	_	_	_	Initializ
DPSBKR11	Initialized	_	_	_	_	_	Initializ
DPSBKR12	Initialized	_	_	_	_	_	Initializ
DPSBKR13	Initialized	_	_	_	_	_	Initializ
DPSBKR14	Initialized	_	_	_	_	_	Initializ

Initializ

DPSBKR15 Initialized —

29.3 Register States in Each 1351 Amended Operating Mode

AII-Register Module Module Softwar Deep Abbreviati Stop -Clock- e Software Hardwa Reset State Sleep Stop Standby Standby Standb DPSBYCR Initialized -Initialize DPSWCR Initialized — Initialize DPSIER Initialized -Initialize DPSIFR Initialize Initialized — Initialize DPSIEGR Initialized -

Timing (CAS Latency 2)

	(1) Section 5 Voltage Detection Circuit (LVD)
i	Replaced
	Product names due to the addition of theH8SX16 Group
V	Replaced
	Name of groups: H8SX1668M Group
1	Replaced
2 to 8	Replaced
	Table 1.1 Overview of Functions
9	Added
	Table 1.2 Comparison of Support Functions in the H8SX/1668R Group and 1668M Group
11	Replaced
	Table 1.3 List of Products
	1 2 to 8 9

modules.

Rev. 2.00 Sep. 24, 2008 Page 1454 of 1468 RENESAS

Figure 1.1 How to Read the Product Name Code

		11007/100411 and 11007/1004W (2)
		Figure 3.3 Address Map in Each Operating Mode H8SX/1663R and 1663M (1)
		Figure 3.3 Address Map in Each Operating Mode H8SX/1663R and 1663M (2)
Section 4 Reset	95, 96	Replaced
4.1 Types of Reset		Table 4.1 Reset Names And Sources
		Figure 4.1 Block Diagram of Reset Circuit
		Replaced due to the addition of the power-on resvoltage-monitoring reset.
4.3.1 Reset Status Register	98, 99	Replaced
(RSTSR)		Replaced due to the addition of the power-on resvoltage-monitoring reset.
4.5 Power-on Reset (POR)	101	Added

102

104

Added

reset.

Replaced

(H8SX/1668M Group)

4.6 Power Supply Monitoring

Reset (H8SX/1668M Group)

4.9 Determination of Reset

Generation Source



monitoring reset.

Added due to the addition of the power-on reset.

Added due to the addition of the power supply m

Replaced due to the addition of the power supply

rigule 3.1 Address Map III Each Operating Mode

Figure 3.2 Address Map in Each Operating Mode

Figure 3.2 Address Map in Each Operating Mode

H8SX/1668R and H8SX/1668M (2)

H8SX/1664R and H8SX/1664M (1)

H8SX/1664B and H8SX/1664M (2)

7.3.5 IRQ Sense Control	138	Replaced
Registers H and L (ISCRH, ISCRL)		Replaced due to the addition of the LVD.
7.3.6 IRQ Status Register	144	Replaced
(ISR)		Replaced due to the addition of the LVD.
7.5 Interrupt Exception	149 to	Replaced
Handling Vector Table	155	Table 7.2 Interrupt Sources, Vector Address Interrupt Priority
		Replaced due to the addition of the LVD.
Section 13. I/O Ports	677,	Replaced
13.3.10 Port Function Control Register B (PFCRB)	678	Replaced due to the addition of the LVD.
24. RAM	1103	Replaced
		Replaced due to the addition of the H8SX/16
25. Flash Memory	1105	Replaced
25.1 Features		ROM size
		Replaced due to the addition of the H8SX/16
Section 28. Power-Down	1236	Replaced
Modes	to 1238	Table 28.1 States of Operation
28.1 Features	1236	Figure 28.1 (1) Mode Transitions
		Replaced due to the addition of the LVD and reset.



(IER)

1262	Renlaced	
	voltage-monitoring reset, and power-on reset. Added 2. Exit from voltage monitoring reset* 3. Exit from power-on reset*	
	Overview	
	1. Exit from software standby mode by interrupt	
	Replaced due to the addition of the voltage moni voltage-monitoring reset, and power-on reset.	
	Added	
	2. Exit from voltage monitoring reset*2	
	3. Exit from power-on reset*2	
	Replaced due to the addition of the voltage moni reset and power on reset.	
1266	Replaced	
	Replaced due to the addition of the LVD.	
	1266	

1260,

1261

1261

Replaced

Replaced

reset.

28.5.2 Exit from Sleep Mode

28.6 All-Module-Clock-Stop

H8SX1668M Group

Added due to the addition of the LVD.

Replaced due to the addition of the LVD and pov

Rev. 2.00 Sep. 24, 2008 Page

28.9.4 Timing Sequence at	1280	Replaced					
Power-On		Replaced due	to the add	lition of	the pov	ver-or	rese
28.12.7 Conflict between a	1286	Replaced					
transition to deep software standby mode and interrupts		Replaced due to the addition of the voltage monitor interrupt.					
Section 29 List of Registers	1300	Added					
29.1 Register Addresses (Address Order)				Number of			Data Widt
		Register Name	Abbreviation	Bits	Address	Module	h (
		Low voltage detection	LVDCR	8	H'FFE78	SYSTE	8 2
		control register*2				M	

and power-on reset.

Added due to the addition of the LVD.

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1458 of 1468

Operating Mode

		Added due to the addition of the LVD.
Section 30 Electrical	1363	Added
Characteristics		Replaced due to the addition of the H8SX/1668I
30.3 DC Characteristics, H8SX/1668M Group		
30.4.AC Characteristics	1367	Added
Figure 30.1 Output Load Circuit		Note is added due to the addition of the H8SX/1 Group.
30.4.1 Clock Timing	1367,	Added
	1368	Conditions and the note on Table 30.6 Clock Tir added due to the addition of the H8SX/1668M G
30.4.2 Control Signal Timing	1370	Added
		Conditions and the note on Table 30.7 Control S Timing are added due to the addition of the H8S Group.
30.4.3 Bus Timing	1371,	Added
	1372	Conditions and the note on Table 30.8 Bus Timi

Register

LVDCR*3

Abbreviation Reset

Initialize



REJ09

Rev. 2.00 Sep. 24, 2008 Page

Softwar

Standb

Software

Standby

Ini

AII-

Module-

Clock-

Conditions and the note on Table 30.8 Bus Timir are added due to the addition of the H8SX/1668

Module

Stop

State

		USB Transceiver is Used (USD+, USD- pin character is added due to the addition of the H8SX/1668M C
30.6 A/D Conversion	1415	Added
Characteristics		Conditions and note on Table 30.12 A/D Conversion Characteristics are added due to the addition of the H8SX/1668M Group.
30.7 D/A Conversion		Added
Characteristics		Conditions and note on Table 30.13 D/A Conversion Characteristics are added due to the addition of the H8SX/1668M Group.
30.8 Flash Memory	1416,	Added
Characteristics	1417	Conditions and note on Table 30.14 Flash Memor Characteristics are added due to the addition of the

Added

Replaced

1427

H8SX/1668M Group.

Note on Table 30.11 USB Characteristics when O

Added due to the addition of the H8SX/1668M Gro

Replaced due to the addition of the H8SX/1668M

30.9 Power-On Reset Circuit 1419,

and Voltage-Detection Circuit 1420

Characteristics (H8SX/1668M

Group) **Appendix**

B. Product Lineup

RENESAS

REJ09B0412-0200

Rev. 2.00 Sep. 24, 2008 Page 1460 of 1468

A	Bulk-in transfer
A/D conversion accuracy	Bulk-out transfer
Absolute accuracy	Burst access mode
Acknowledge	Burst mode
Address error	Burst ROM interface
Address map	Bus access modes
Address mode	Bus arbitration
Address modes	Bus configuration
Address/data multiplexed I/O	Bus controller (BSC)
interface	Bus cycle division
All-module-clock-stop mode 1236, 1261	Bus mode
Area 0	Bus release
Area 1	Bus width
Area 2	Bus-released state
Area 3	Byte control SRAM interface
Area 4	
Area 5	
Area 6	\mathbf{C}
Area 7	Cascaded connection
Area division	Cascaded operation
Asynchronous mode	Chain transfer
AT-cut parallel-resonance type 1227	Chip select signals
Available output signal and settings in	Clock pulse generator
each port	Clock synchronization cycle (T
Average transfer rate generator	Clocked synchronous mode
-	Cluster transfer dual address me
	Rev. 2.00 Sep. 24, 2008 Pag
	= oop. = ., =====



Boot mode..... Boundary scan commands Buffer operation..... Bulk-in transfer



Frequency divider
Flash memory
Flash multipurpose address area parameter
parameter
Flash multipurpose data destination parameter Flash pass and fail parameter Flash program/erase frequency parameter 1 Free-running count operation Frequency divider 1 Full address mode
parameter
Flash pass and fail parameter Flash program/erase frequency parameter
Flash program/erase frequency parameter
parameter
Free-running count operation
Frequency divider
Full address mode
Full-scale error
G
General illegal instructions
Н
Hardware protection
Hardware standby mode 1
,
AS

External clock

External interrupts.....

DTC and DMAC 165

table	149	Noise canceler
Interrupt response times	161	Nonlinearity error
Interrupt sources		Non-overlapping pulse outpu
Interrupt sources and vector address	SS	Normal transfer mode
offsets		Normal transfer mode
Interrupt-in transfer	1021	Number of access cycles
Interval timer	862	O
Interval timer mode		Offset addition
Inverse convention	938	Offset addition method
IRQn interrupts	147	Offset error
		On-board programming
		On-board programming mode
J		On-chip baud rate generator
JTAG interface	1067	On-chip ROM disabled exten
		On-chip ROM enabled extend
		Open-drain control register
L		Oscillator
Little endian	232	Output buffer control
		Output trigger
		Overflow
M		
Mark state	912, 953	
	-	
	25.11	Rev. 2.00 Sep. 24, 2008 F
	2	

Interrupt control mode 0 156

Interrupt exception handling sequence ... 160

Interrupt exception handling vector

Multiprocessor bit

function

NMI interrupt.....

Multiprocessor communication

N

Rev. 2.00 Sep. 24, 2008 Page 1464 of 1468 REJ09B0412-0200	
Register configuration in each port 603	DTCR
	DTCER
Register Bits	DTCCR
Register addresses	DSAR
Read strobe ($\overline{\text{RD}}$) timing	DRAMCR
RAM1103	DRACCR
R	DR
	DPFR
	DOFR
Quantization error 1090	DMRSR
Q	DMDR
	DMA
	DDR
PWM modes	DDAR
Pull-up MOS control register 607	DBSR
Protection	DASTS
register	DAR
Programming/erasing interface	DADR1
parameters	DADR0
Programming/erasing interface	DACR01
Programming/erasing interface 1114	DACR

Procedure program1161

Programmable pulse generator (PPG) 775

CRA

CRB CRCCR

CRCDIR

CRCDOR.....

CSACR CTLR

EPSZ0o	981	MRA	
EPSZ1	982	MRB	
EXR	46	MSTPCRA	
FCCS	1118	MSTPCRB	
FCLR	985	MSTPCRC	
FEBS	1136	NDERH	
FECS	1121	NDERL	
FKEY	1122	NDRH	
FMATS	1123	NDRL	
FMPAR	1134	ODR	
FMPDR	1135	PC	
FPCS	1121	PCR	
FPEFEQ	1132, 1151	PCR (I/O port)	
FPFR	1128	PFCR0	
FTDAR	1124	PFCR1	
General registers	43	PFCR2	
ICCRA		PFCR4	
ICCRB	1039	PFCR6	
ICDRR	1049	PFCR7	
ICDRS	1049	PFCR9	
ICDRT	1049	PFCRB	
ICIER	1042	PFCRC	
ICMR	1041	PMR	
ICR	606	PODRH	
ICSR	1045	PODRL	
		Rev. 2.00 Sep. 24	2008 Page
	RENE		REJ09
	= (=	_	nE308

 LVDCR

MDCR.....

MPXCR

SBR	47	Reset
SBYCR	1239	Reset state
SCKCR	1223	Resolution
SCMR		
SCR	. 880	
SDBPR	1209	S
SDBSR	1209	Sample-and-hold circuit
SDCR	. 214	Scan mode
SDID	1215	SDRAM interface
SEMR	. 902	Serial communication interface (SC
SMR	. 876	Setup stage
SRAMCR		Short address mode
SSIER	. 145	Single address mode
SSR	. 885	Single mode
SYSCR	83	Slave receive mode
TCCR	. 822	Slave transmit mode
TCNT	. 727	Sleep instruction exception handling
TCNT (TMR)	. 819	Sleep mode
TCNT (WDT)	. 857	Slot illegal instructions
TCORA	. 819	Smart card interface
TCORB	. 820	Software protection
TCR	. 697	Software standby mode1
TCR (TMR)		Space state
TCR32K	. 846	Stack status after exception handling
TCSR (TMR)	. 827	Stall operations
TCSR (WDT)	. 857	Standard serial communication int
TDR	. 876	erface specifications for boot mode
TGR	. 727	Start bit
TIER	. 722	State transition of TAP controller
Rev. 2.00 Sep. 24, 2008 Page 1466 of 1468		
	RENE	ESAS

T	
TAP controller	6
Toggle output73	3
Trace exception handling11	9
Transfer information	9
Transfer information read skip function . 57	8
Transfer information writeback skip	
function57	9

Trap instruction exception handling 124

U

W

Wait control Watchdog timer (WDT)..... Watchdog timer mode..... Waveform output by compare ma

Write data buffer function..... Write data buffer function for exte

data bus Write data buffer function for permodules.....

Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1668R Group, H8SX/1668M Group

Publication Date: Rev.1.00, Feb. 18, 2008

Rev.2.00, Sep 24, 2008

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -865 (21) 5877-1818, Fax: -485 (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 &213-0200, Fax: <655 &278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, M. Tel: <603> 7955-9390, Fax: <603> 7955-9510

H8SX/1668R Group, H8SX/1668M Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MB90F36APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APFM-GE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F346RSBPMC-GS-N2E2 MB96F683RBPMC-GSAE1 R5F11BGEAFB#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP#X0 R5F11B7EANA#U0 R5F21172DSP#U0 M30622F8PGP#U3C MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F346RSAPQCR-GS-N2E2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP#U3A DF2239FA20IV HD64F3672FPV R5F104AEASP#V0 R5F100BCANA#U0 R5F100BFANA#U0 S9S12H256J2VFVER R5F100ACASP#V0