Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



32 H8SX/1663Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series H8SX/1663 R5F61663

H8SX/1663 R5F61663 H8SX/1664 R5F61664

Renesas Electronics

Rev.1.00 2006.06

Rev.1.00 Jun. 07, 2006 Page ii of lii



- a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithm circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, program algorithms represents information on products at the time of publication of these materials, and subject to change by Renesas Technology Corp. without notice due to product improvements other reasons. It is therefore recommended that customers contact Renesas Technology Corp. an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a to system before making a final decision on the applicability of the information and products. Re Technology Corp. assumes no responsibility for any damage, liability or other loss resulting finformation contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a desystem that is used under circumstances in which human life is potentially at stake. Please or Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor v considering the use of a product contained herein for any specific purposes, such as apparat systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use
- The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they be exported under a license from the Japanese government and cannot be imported into a co other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or country of destination is prohibited.

 Please contact Renesas Technology Corp. for further details on these materials or the produc contained therein.

RENESAS

Rev.1.00 Jun. 07, 2006

- are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined.
 - The states of internal circuits are undefined until full power is supplied throughout chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI immafter the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

Rev.1.00 Jun. 07, 2006 Page iv of lii



- 1
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to t module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Exincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier ve This does not include all of the revised contents. For details, see the actual locations in t manual.

11. Index

Renesas

Rev.1.00 Jun. 07, 2006

characteristics of the H8SX/1663 Group to the target users. Refer to the H8SX Family Software Manual for a detailed description of instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristi
- In order to understand the details of the CPU's functions Read the H8SX Family Software Manual.
- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry register. The addresses, bits, and initial values of the registers are summarized in secti List of Registers.

Register name:	The following notation is used for cases when the similar function, e.g. 16-bit timer pulse unit or ser communication interface, is implemented on more channel: XXX_N (XXX is the register name and N is the cl number)
Bit order:	The MSB is on the left and the LSB is on the right
Number notation:	Binary is B'xxxx, hexadecimal is H'xxxx, decimal
Signal notation:	An overbar is added to a low-active signal: \overline{xxxx}
	Bit order: Number notation:

Related Manuals: The latest versions of all related manuals are available from our web Please ensure you have the latest versions of all documents you requ http://www.renesas.com/

Rev.1.00 Jun. 07, 2006 Page vi of lii





Rev.1.00 Jun. 07, 2006

Rev.1.00 Jun. 07, 2006 Page viii of lii



Secti	ion 2	CPU
2.1	Featur	res
2.2	CPU	Operating Modes
	2.2.1	Normal Mode
	2.2.2	Middle Mode
	2.2.3	Advanced Mode
	2.2.4	Maximum Mode
2.3	Instru	ction Fetch
2.4	Addre	ess Space
2.5	Regis	ters
	2.5.1	General Registers
	2.5.2	Program Counter (PC)
	2.5.3	Condition-Code Register (CCR)
	2.5.4	Extended Control Register (EXR)
	2.5.5	Vector Base Register (VBR)
	2.5.6	Short Address Base Register (SBR)
	2.5.7	Multiply-Accumulate Register (MAC)
	2.5.8	Initial Values of CPU Registers
2.6	Data l	Formats
	2.6.1	General Register Data Formats
	2.6.2	Memory Data Formats
2.7	Instru	ction Set
	2.7.1	Instructions and Addressing Modes
	2.7.2	Table of Instructions Classified by Function
	2.7.3	Basic Instruction Formats
2.8	Addre	essing Modes and Effective Address Calculation
	2.8.1	Register Direct—Rn
	2.8.2	Register Indirect—@ERn

Rev.1.00 Jun. 07, 2006

	2.8.10	Memory Indirect—@@aa:8	
	2.8.11	Extended Memory Indirect—@@vec:7	
	2.8.12	Effective Address Calculation	
	2.8.13	MOVA Instruction	
2.9	Processi	ng States	
Sect	ion 3 M	ICU Operating Modes	
3.1		ng Mode Selection	
3.2	Register	Descriptions	
	3.2.1	Mode Control Register (MDCR)	
	3.2.2	System Control Register (SYSCR)	
3.3	Operatin	g Mode Descriptions	
	-	Mode 2	
		Mode 4	
		Mode 5	
	3.3.4	Mode 6	
	3.3.5	Mode 7	
		Pin Functions	
3.4		Map	
		Address Map	
		1	
Sect	tion 4 E	xception Handling	
4.1	1 0		
4.2		on Sources and Exception Handling Vector Table	
4.3	-		
		Reset Exception Handling	
		Interrupts after Reset	
		On-Chip Peripheral Functions after Reset Release	
4.4			
	110005		

Rev.1.00 Jun. 07, 2006 Page x of lii



4.9	Usage Note			
Section 5 Interrupt Controller				
5.1		es		
5.2	Input/C	Dutput Pins		
5.3	Registe	er Descriptions		
	5.3.1	Interrupt Control Register (INTCR)		
	5.3.2	CPU Priority Control Register (CPUPCR)		
	5.3.3	Interrupt Priority Registers A to I, K, L, Q, and R		
		(IPRA to IPRI, IPRK, IPRL, IPRQ, and IPRR)		
	5.3.4	IRQ Enable Register (IER)		
	5.3.5	IRQ Sense Control Registers H and L (ISCRH, ISCRL)		
	5.3.6	IRQ Status Register (ISR)		
	5.3.7	Software Standby Release IRQ Enable Register (SSIER)		
5.4				
	5.4.1	External Interrupts		
	5.4.2	Internal Interrupts		
5.5	Interru	pt Exception Handling Vector Table		
5.6	6 Interrupt Control Modes and Interrupt Operation			
	5.6.1	Interrupt Control Mode 0		
	5.6.2	Interrupt Control Mode 2		
	5.6.3	Interrupt Exception Handling Sequence		
	5.6.4	Interrupt Response Times		
	5.6.5	DTC and DMAC Activation by Interrupt		
5.7	CPU P	riority Control Function Over DTC and DMAC		
5.8	Usage	Notes		
	5.8.1	Conflict between Interrupt Generation and Disabling		
	5.8.2	Instructions that Disable Interrupts		
	5.8.3	Times when Interrupts are Disabled		

Rev.1.00 Jun. 07, 2006

	6.2.5	CS Assertion Period Control Registers (CSACR)
	6.2.6	Idle Control Register (IDLCR)
	6.2.7	Bus Control Register 1 (BCR1)
	6.2.8	Bus Control Register 2 (BCR2)
	6.2.9	Endian Control Register (ENDIANCR)
	6.2.10	SRAM Mode Control Register (SRAMCR)
	6.2.11	Burst ROM Interface Control Register (BROMCR)
	6.2.12	Address/Data Multiplexed I/O Control Register (MPXCR)
	6.2.13	DRAM Control Register (DRAMCR)
	6.2.14	DRAM Access Control Register (DRACCR)
	6.2.15	Synchronous DRAM Control Register (SDCR)
	6.2.16	Refresh Control Register (REFCR)
	6.2.17	Refresh Timer Counter (RTCNT)
	6.2.18	Refresh Time Constant Register (RTCOR)
6.3	Bus Co	nfiguration
6.4	Multi-O	Clock Function and Number of Access Cycles
6.5	Externa	ıl Bus
	6.5.1	Input/Output Pins
	6.5.2	Area Division
	6.5.3	Chip Select Signals
	6.5.4	External Bus Interface
	6.5.5	Area and External Bus Interface
	6.5.6	Endian and Data Alignment
6.6	Basic E	Bus Interface
	6.6.1	Data Bus
	6.6.2	I/O Pins Used for Basic Bus Interface
	6.6.3	Basic Timing
	6.6.4	Wait Control
	6.6.5	Read Strobe (RD) Timing

Rev.1.00 Jun. 07, 2006 Page xii of lii



6.8	Burst R	OM Interface
	6.8.1	Burst ROM Space Setting
	6.8.2	Data Bus
	6.8.3	I/O Pins Used for Burst ROM Interface
	6.8.4	Basic Timing
	6.8.5	Wait Control
	6.8.6	Read Strobe (RD) Timing
	6.8.7	Extension of Chip Select (\overline{CS}) Assertion Period
6.9	Addres	s/Data Multiplexed I/O Interface
	6.9.1	Address/Data Multiplexed I/O Space Setting
	6.9.2	Address/Data Multiplex
	6.9.3	Data Bus
	6.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface
	6.9.5	Basic Timing
	6.9.6	Address Cycle Control
	6.9.7	Wait Control
	6.9.8	Read Strobe (RD) Timing
	6.9.9	Extension of Chip Select (\overline{CS}) Assertion Period
	6.9.10	DACK Signal Output Timing
6.10	DRAM	Interface
	6.10.1	Setting DRAM Space
	6.10.2	Address Multiplexing
	6.10.3	Data Bus
	6.10.4	I/O Pins Used for DRAM Interface
	6.10.5	Basic Timing
	6.10.6	Controlling Column Address Output Cycle
	6.10.7	Controlling Row Address Output Cycle
	6.10.8	Controlling Precharge Cycle
	6.10.9	Wait Control

Rev.1.00 Jun. 07, 2006 F

	6.11.7 Controlling Row Address Output Cycle
	6.11.8 Controlling Precharge Cycle
	6.11.9 Controlling Clock Suspend Insertion
	6.11.10 Controlling Write-Precharge Delay
	6.11.11 Controlling Byte and Word Accesses
	6.11.12 Fast-Page Access Operation
	6.11.13 Refresh Control
	6.11.14 Setting SDRAM Mode Register
	6.11.15 SDRAM Interface and Single Address Transfer by DMAC
6.12	Idle Cycle
	6.12.1 Operation
	6.12.2 Pin States in Idle Cycle
6.13	Bus Release
	6.13.1 Operation
	6.13.2 Pin States in External Bus Released State
	6.13.3 Transition Timing
6.14	Internal Bus
	6.14.1 Access to Internal Address Space
6.15	Write Data Buffer Function
	6.15.1 Write Data Buffer Function for External Data Bus
	6.15.2 Write Data Buffer Function for Peripheral Modules
6.16	Bus Arbitration
	6.16.1 Operation
	6.16.2 Bus Transfer Timing
6.17	Bus Controller Operation in Reset
6.18	Usage Notes
Secti	ion 7 DMA Controller (DMAC)
7.1	Features

Rev.1.00 Jun. 07, 2006 Page xiv of lii



	7.5	5 Operations	
		7.5.1	Address Modes
		7.5.2	Transfer Modes
		7.5.3	Activation Sources
		7.5.4	Bus Access Modes
		7.5.5	Extended Repeat Area Function
		7.5.6	Address Update Function using Offset
		7.5.7	Register during DMA Transfer
		7.5.8	Priority of Channels
		7.5.9	DMA Basic Bus Cycle
		7.5.10	Bus Cycles in Dual Address Mode
		7.5.11	Bus Cycles in Single Address Mode
		DMA 7	Гransfer End
	7.7	Relationship among DMAC and Other Bus Masters	
		7.7.1	CPU Priority Control Function Over DMAC
		7.7.2	Bus Arbitration among DMAC and Other Bus Masters
	7.8	Interrup	pt Sources
	7.9	Notes of	on Usage
Section 8 Data Transfer Controller (DTC)			
8.1 Features		Feature	² S
	8.2	Registe	er Descriptions
		8.2.1	DTC Mode Register A (MRA)
		8.2.2	DTC Mode Register B (MRB)
		8.2.3	DTC Source Address Register (SAR)
		8.2.4	DTC Destination Address Register (DAR)
		8.2.5	DTC Transfer Count Register A (CRA)
		8.2.6	DTC Transfer Count Register B (CRB)

Rev.1.00 Jun. 07, 2006 I

	8.5.5	Repeat Transfer Mode
	8.5.6	Block Transfer Mode
	8.5.7	Chain Transfer
	8.5.8	Operation Timing
	8.5.9	Number of DTC Execution Cycles
	8.5.10	DTC Bus Release Timing
	8.5.11	DTC Priority Level Control to the CPU
8.6	DTC A	ctivation by Interrupt
8.7	Examp	les of Use of the DTC
	8.7.1	Normal Transfer Mode
	8.7.2	Chain Transfer
	8.7.3	Chain Transfer when Counter = 0
8.8	Interru	pt Sources
8.9	Usage	Notes
	8.9.1	Module Stop State Setting
	8.9.2	On-Chip RAM
	8.9.3	DMAC Transfer End Interrupt
	8.9.4	DTCE Bit Setting
	8.9.5	Chain Transfer
	8.9.6	Transfer Information Start Address, Source Address,
		and Destination Address
	8.9.7	Transfer Information Modification
	8.9.8	Endian Format
Se	ction 9	I/O Ports
9.1	Registe	er Descriptions
	9.1.1	Data Direction Register (PnDDR) (n = 1, 2, 3, 6, A to F, H, I, and M)
	9.1.2	Data Register (PnDR) (n = 1, 2, 3, 6, A to F, H, I, and M)
	9.1.3	Port Register (PORTn) (n = 1, 2, 3, 5, 6, A to F, H, I, and M)

Rev.1.00 Jun. 07, 2006 Page xvi of lii

RENESAS

	9.2.8	Port C
	9.2.9	Port D
	9.2.10	Port E
	9.2.11	Port F
	9.2.12	Port H
	9.2.13	Port I
	9.2.14	Port M
9.3	Port Fu	nction Controller
	9.3.1	Port Function Control Register 0 (PFCR0)
	9.3.2	Port Function Control Register 1 (PFCR1)
	9.3.3	Port Function Control Register 2 (PFCR2)
	9.3.4	Port Function Control Register 4 (PFCR4)
	9.3.5	Port Function Control Register 6 (PFCR6)
	9.3.6	Port Function Control Register 7 (PFCR7)
	9.3.7	Port Function Control Register 9 (PFCR9)
	9.3.8	Port Function Control Register B (PFCRB)
	9.3.9	Port Function Control Register C (PFCRC)
9.4	Usage 1	Notes
	9.4.1	Notes on Input Buffer Control Register (ICR) Setting
	9.4.2	Notes on Port Function Control Register (PFCR) Settings
Secti	ion 10	16-Bit Timer Pulse Unit (TPU)
10.1	Feature	S
10.2	Input/C	Output Pins
10.3	Registe	r Descriptions
	10.3.1	Timer Control Register (TCR)
	10.3.2	Timer Mode Register (TMDR)
	10.3.3	Timer I/O Control Register (TIOR)
	10.3.4	Timer Interrupt Enable Register (TIER)

Rev.1.00 Jun. 07, 2006 P

	10.4.6 Phase Counting Mode		
10.5	Interrupt Sources		
10.6	DTC Activation		
10.7	DMAC Activation		
10.8	A/D Converter Activation		
10.9	Operation Timing		
	10.9.1 Input/Output Timing		
	10.9.2 Interrupt Signal Timing		
10.10	Usage Notes		
	10.10.1 Module Stop State Setting		
	10.10.2 Input Clock Restrictions		
	10.10.3 Caution on Cycle Setting		
	10.10.4 Conflict between TCNT Write and Clear Operations		
	10.10.5 Conflict between TCNT Write and Increment Operations		
	10.10.6 Conflict between TGR Write and Compare Match		
	10.10.7 Conflict between Buffer Register Write and Compare Match		
	10.10.8 Conflict between TGR Read and Input Capture		
	10.10.9 Conflict between TGR Write and Input Capture		
	10.10.10 Conflict between Buffer Register Write and Input Capture		
	10.10.11 Conflict between Overflow/Underflow and Counter Clearing		
	10.10.12 Conflict between TCNT Write and Overflow/Underflow		
	10.10.13 Multiplexing of I/O Pins		
	10.10.14 Interrupts and Module Stop Mode		
Secti	on 11 Programmable Pulse Generator (PPG)		
11.1			
11.2	Input/Output Pins		
11.3	Register Descriptions		
	11.3.1 Next Data Enable Registers H, L (NDERH, NDERL)		

Rev.1.00 Jun. 07, 2006 Page xviii of lii



		4-Phase Complementary Non-Overlapping Pulse Output)
	11.4.7	Inverted Pulse Output
	11.4.8	Pulse Output Triggered by Input Capture
11.5	Usage I	Notes
	11.5.1	Module Stop State Setting
	11.5.2	Operation of Pulse Output Pins
Secti	on 12	8-Bit Timers (TMR)
12.1	Feature	S
12.2	Input/C	Output Pins
12.3	Registe	r Descriptions
	12.3.1	Timer Counter (TCNT)
	12.3.2	Time Constant Register A (TCORA)
		Time Constant Register B (TCORB)
	12.3.4	Timer Control Register (TCR)
		Timer Counter Control Register (TCCR)
	12.3.6	Timer Control/Status Register (TCSR)
12.4	Operati	on
	12.4.1	Pulse Output
	12.4.2	Reset Input
12.5	Operati	on Timing
		TCNT Count Timing
	12.5.2	Timing of CMFA and CMFB Setting at Compare Match
	12.5.3	Timing of Timer Output at Compare Match
	12.5.4	Timing of Counter Clear by Compare Match
	12.5.5	Timing of TCNT External Reset
	12.5.6	Timing of Overflow Flag (OVF) Setting
12.6		on with Cascaded Connection
	12.6.1	16-Bit Counter Mode

Rev.1.00 Jun. 07, 2006 F

	12.8.7	Mode Setting with Cascaded Connection
	12.8.8	Module Stop State Setting
	12.8.9	Interrupts in Module Stop State
Secti	ion 13	32K Timer (TM32K)
13.1	Feature	28
13.2		er Descriptions
	13.2.1	Timer Counter (TCNT32K)
	13.2.2	Time Control Register (TCR32K)
13.3	Operati	ion
13.4	Interru	pt Source
13.5	Usage 1	Notes
	13.5.1	Changing Values of Bits CKS1 and CKS0
	13.5.2	Usage Notes on 32K Timer
	13.5.3	Note on Reading Timer Counter
	13.5.4	Note on Register Initialization
Secti	ion 14	Watchdog Timer (WDT)
14.1	Feature	28
14.2	Input/C	Dutput Pin
14.3	Registe	er Descriptions
	14.3.1	Timer Counter (TCNT)
	14.3.2	Timer Control/Status Register (TCSR)
	14.3.3	Reset Control/Status Register (RSTCSR)
14.4	Operati	ion
	14.4.1	Watchdog Timer Mode
	14.4.2	Interval Timer Mode
14.5	Interru	pt Source
14.6	Usage	Notes

Rev.1.00 Jun. 07, 2006 Page xx of lii



15.3	Registe	r Descriptions
	15.3.1	Receive Shift Register (RSR)
	15.3.2	Receive Data Register (RDR)
	15.3.3	Transmit Data Register (TDR)
	15.3.4	Transmit Shift Register (TSR)
	15.3.5	Serial Mode Register (SMR)
	15.3.6	Serial Control Register (SCR)
	15.3.7	Serial Status Register (SSR)
	15.3.8	Smart Card Mode Register (SCMR)
	15.3.9	Bit Rate Register (BRR)
	15.3.10	Serial Extended Mode Register (SEMR_2)
	15.3.11	Serial Extended Mode Register 5 and 6 (SEMR_5 and SEMR_6)
	15.3.12	IrDA Control Register (IrCR)
15.4	Operati	on in Asynchronous Mode
	15.4.1	Data Transfer Format
	15.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronous
	15.4.3	Clock
	15.4.4	SCI Initialization (Asynchronous Mode)
	15.4.5	Serial Data Transmission (Asynchronous Mode)
	15.4.6	Serial Data Reception (Asynchronous Mode)
15.5	Multipr	ocessor Communication Function
	15.5.1	Multiprocessor Serial Data Transmission
	15.5.2	Multiprocessor Serial Data Reception
15.6	Operati	on in Clocked Synchronous Mode (SCI_0, 1, 2, and 4 only)
	15.6.1	Clock
	15.6.2	SCI Initialization (Clocked Synchronous Mode) (SCI_0, 1, 2, and 4 only
	15.6.3	Serial Data Transmission (Clocked Synchronous Mode)
		(SCI_0, 1, 2, and 4 only)

Rev.1.00 Jun. 07, 2006 F

	15.7.7	Serial Data Reception (Except in Block Transfer Mode)
	15.7.8	Clock Output Control
15.8	IrDA O	peration
15.9	Interrup	ot Sources
	15.9.1	Interrupts in Normal Serial Communication Interface Mode
	15.9.2	Interrupts in Smart Card Interface Mode
15.10	Usage I	Notes
	15.10.1	Module Stop State Setting
	15.10.2	Break Detection and Processing
	15.10.3	Mark State and Break Detection
	15.10.4	Receive Error Flags and Transmit Operations
		(Clocked Synchronous Mode Only)
	15.10.5	Relation between Writing to TDR and TDRE Flag
		Restrictions on Using DTC or DMAC
	15.10.7	SCI Operations during Power-Down State
15.11	CRC O	peration Circuit
	15.11.1	Features
	15.11.2	Register Descriptions
	15.11.3	CRC Operation Circuit Operation
		Note on CRC Operation Circuit
Secti	on 16	USB Function Module (USB)
16.1	Feature	S
16.2	Input/O	Output Pins
16.3	Registe	r Descriptions
	16.3.1	Interrupt Flag Register 0 (IFR0)
	16.3.2	Interrupt Flag Register 1 (IFR1)
		Interrupt Flag Register 2 (IFR2)
	16.3.4	Interrupt Select Register 0 (ISR0)

Rev.1.00 Jun. 07, 2006 Page xxii of lii



	16.3.16 H	EP0o Receive Data Size Register (EPSZ0o)
	16.3.17 H	EP1 Receive Data Size Register (EPSZ1)
	16.3.18	Гrigger Register (TRG)
	16.3.19 I	Data Status Register (DASTS)
	16.3.20 H	FIFO Clear Register (FCLR)
	16.3.21 I	DMA Transfer Setting Register (DMA)
	16.3.22 H	Endpoint Stall Register (EPSTL)
	16.3.23 0	Configuration Value Register (CVR)
	16.3.24 0	Control Register (CTLR)
	16.3.25 H	Endpoint Information Register (EPIR)
		Transceiver Test Register 0 (TRNTREG0)
	16.3.27	Fransceiver Test Register 1 (TRNTREG1)
16.4	Interrupt	Sources
16.5		n
	16.5.1 (Cable Connection
	16.5.2 (Cable Disconnection
	16.5.3 \$	Suspend and Resume Operations
	16.5.4 C	Control Transfer
	16.5.5 H	EP1 Bulk-Out Transfer (Dual FIFOs)
	16.5.6 H	EP2 Bulk-In Transfer (Dual FIFOs)
	16.5.7 H	EP3 Interrupt-In Transfer
16.6	Processir	ng of USB Standard Commands and Class/Vendor Commands
	16.6.1 H	Processing of Commands Transmitted by Control Transfer
16.7	Stall Ope	erations
	16.7.1 (Overview
	16.7.2 H	Forcible Stall by Application
		Automatic Stall by USB Function Module
16.8		ansfer
		Overview

Rev.1.00 Jun. 07, 2006 Pa

Section 17		I ² C Bus Interface 2 (IIC2)	
17.1	Features		
17.2	Input/C	Dutput Pins	
17.3	Registe	er Descriptions	
	17.3.1	I ² C Bus Control Register A (ICCRA)	
	17.3.2	I ² C Bus Control Register B (ICCRB)	
	17.3.3	I ² C Bus Mode Register (ICMR)	
	17.3.4	I ² C Bus Interrupt Enable Register (ICIER)	
	17.3.5	I ² C Bus Status Register (ICSR)	
		Slave Address Register (SAR)	
	17.3.7	I ² C Bus Transmit Data Register (ICDRT)	
	17.3.8	I ² C Bus Receive Data Register (ICDRR)	
		I ² C Bus Shift Register (ICDRS)	
17.4	Operat	ion	
	17.4.1	I ² C Bus Format	
	17.4.2	Master Transmit Operation	
	17.4.3	Master Receive Operation	
	17.4.4	Slave Transmit Operation	
	17.4.5	Slave Receive Operation	
	17.4.6	Noise Canceler	
	17.4.7	Example of Use	
17.5	Interru	pt Request	
17.6	Bit Syr	hchronous Circuit	
17.7	Usage	Notes	
Secti	ion 18	A/D Converter	
18.1	Feature	28	
18.2	Input/C	Dutput Pins	

Rev.1.00 Jun. 07, 2006 Page xxiv of lii



18.7	Usage I	Notes
	18.7.1	Module Stop State Setting
	18.7.2	Permissible Signal Source Impedance
		Influences on Absolute Accuracy
	18.7.4	Setting Range of Analog Power Supply and Other Pins
	18.7.5	Notes on Board Design
		Notes on Noise Countermeasures
	18.7.7	A/D Input Hold Function in Software Standby Mode
		-
Secti	ion 19	D/A Converter
19.1	Feature	·s
19.2	Input/C	Dutput Pins
19.3	Registe	r Descriptions
	19.3.1	D/A Data Registers 0 and 1 (DADR0 and DADR1)
	19.3.2	D/A Control Register 01 (DACR01)
19.4	Operati	on
19.5	Usage 1	Notes
	19.5.1	Module Stop State Setting
	19.5.2	D/A Output Hold Function in Software Standby Mode
Secti	ion 20	RAM
Secti	ion 21	Flash Memory (0.18-µm F-ZTAT Version)
21.1	Feature	S
21.2	Mode 7	Fransition Diagram
21.3	Block S	Structure
	21.3.1	Block Diagram of H8SX/1663
	21.3.2	Block Diagram of H8SX/1664
21.4	Program	nming/Erasing Interface

Rev.1.00 Jun. 07, 2006 P

	21.8.1	Hardware Protection
	21.8.2	Software Protection
	21.8.3	Error Protection
21.9	Flash N	Memory Emulation Using RAM
21.1	0 Program	mmer Mode
21.1	1 Standa	rd Serial Communication Interface Specifications for Boot Mode
21.1	2 Usage	Notes
Sec	tion 22	Clock Pulse Generator
22.1	Registe	er Description
	22.1.1	System Clock Control Register (SCKCR)
	22.1.2	Subclock Control Register (SUBCKCR)
22.2	Oscilla	tor
	22.2.1	Connecting Crystal Resonator
	22.2.2	External Clock Input
22.3	PLL Ci	ircuit
22.4	Freque	ncy Divider
22.5	Subclo	ck Oscillator
	22.5.1	Connecting 32.768 kHz Crystal Resonator
	22.5.2	Handling of Pins when the Subclock is Not to be Used
22.6	Usage	Notes
	22.6.1	Notes on Clock Pulse Generator
	22.6.2	Notes on Resonator
	22.6.3	Notes on Board Design
Sec	tion 23	Power-Down Modes
23.1	Feature	28
23.2	Registe	er Descriptions
	23.2.1	Standby Control Register (SBYCR)
		-

Rev.1.00 Jun. 07, 2006 Page xxvi of lii



	23.7.1	Transition to Software Standby Mode
	23.7.2	Clearing Software Standby Mode
	23.7.3	Setting Oscillation Settling Time after Clearing Software Standby Mode
		Software Standby Mode Application Example
23.8	Hardwa	are Standby Mode
	23.8.1	Transition to Hardware Standby Mode
	23.8.2	Clearing Hardware Standby Mode
		Hardware Standby Mode Timing
		Timing Sequence at Power-On
23.9	Sleep In	nstruction Exception Handling
23.10		c Output Control
23.11	Usage 1	Notes
	23.11.1	I/O Port Status
	23.11.2	Current Consumption during Oscillation Settling Standby Period
	23.11.3	Module Stop Mode of DMAC or DTC
	23.11.4	On-Chip Peripheral Module Interrupts
	23.11.5	Writing to MSTPCRA, MSTPCRB, and MSTPCRC
Secti	on 24	List of Registers
24.1	Registe	r Addresses (Address Order)
24.2	Registe	r Bits
24.3	Registe	r States in Each Operating Mode
Secti	on 25	Electrical Characteristics
25.1	Absolu	te Maximum Ratings
25.2	DC Cha	aracteristics
25.3	AC Cha	aracteristics
	25.3.1	Clock Timing
	25.3.2	Control Signal Timing

Rev.1.00 Jun. 07, 2006 Pa

A.	Port States in Each Pin State
	Product Lineup
	Package Dimensions
	Treatment of Unused Pins
Index	ζ

Rev.1.00 Jun. 07, 2006 Page xxviii of lii



rigule 2.4	Exception vector rable (Middle and Advanced Modes)
Figure 2.5	Stack Structure (Middle and Advanced Modes)
Figure 2.6	Exception Vector Table (Maximum Modes)
Figure 2.7	Stack Structure (Maximum Mode)
Figure 2.8	Memory Map
Figure 2.9	CPU Registers
Figure 2.10	Usage of General Registers
Figure 2.11	Stack
Figure 2.12	General Register Data Formats
Figure 2.13	Memory Data Formats
Figure 2.14	Instruction Formats
Figure 2.15	Branch Address Specification in Memory Indirect Mode
Figure 2.16	State Transitions
Section 3 M	MCU Operating Modes
Figure 3.1	Address Map in Each Operating Mode of H8SX/1663 (1)
Figure 3.1	Address Map in Each Operating Mode of H8SX/1663 (2)
Figure 3.2	Address Map in Each Operating Mode of H8SX/1664 (1)
Figure 3.2	Address Map in Each Operating Mode of H8SX/1664 (2)
Section 4	Exception Handling
Figure 4.1	Reset Sequence (On-chip ROM Enabled Advanced Mode)
Figure 4.2	Reset Sequence
	(16-Bit External Access in On-chip ROM Disabled Advanced Mode)
Figure 4.3	Stack Status after Exception Handling
Figure 4.4	Operation when SP Value is Odd
Section 5 I	Interrupt Controller
Figure 5.1	Block Diagram of Interrupt Controller
	Block Diagram of Interrupts IRQn
Figure 5.3	Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mo

Renesas

Rev.1.00 Jun. 07, 2006 Pag

	(Column Address Output for 2 cycles in Full Access Mode)
Figure 6.5	Internal Bus Configuration
Figure 6.6	System Clock: External Bus Clock = 4:1, External 2-State Access
Figure 6.7	System Clock: External Bus Clock = 2:1, External 3-State Access
Figure 6.8	Address Space Area Division
Figure 6.9	$\overline{\text{CSn}}$ Signal Output Timing (n = 0 to 7)
Figure 6.10	Timing When \overline{CS} Signal is Output to the Same Pin
Figure 6.11	Access Sizes and Data Alignment Control for 8-Bit Access Space
	(Big Endian)
Figure 6.12	Access Sizes and Data Alignment Control for 8-Bit Access Space
	(Little Endian)
Figure 6.13	Access Sizes and Data Alignment Control for 16-Bit Access Space
	(Big Endian)
Figure 6.14	Access Sizes and Data Alignment Control for 16-Bit Access Space
	(Little Endian)
Figure 6.15	16-Bit 2-State Access Space Bus Timing (Byte Access for Even Address)
Figure 6.16	16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Address)
Figure 6.17	16-Bit 2-State Access Space Bus Timing (Word Access for Even Address)
Figure 6.18	16-Bit 3-State Access Space Bus Timing (Byte Access for Even Address)
Figure 6.19	
Figure 6.20	16-Bit 3-State Access Space Bus Timing (Word Access for Even Address)
Figure 6.21	Example of Wait Cycle Insertion Timing
Figure 6.22	Example of Read Strobe Timing
Figure 6.23	Example of Timing when Chip Select Assertion Period is Extended
Figure 6.24	DACK Signal Output Timing
Figure 6.25	16-Bit 2-State Access Space Bus Timing
Figure 6.26	16-Bit 3-State Access Space Bus Timing
Figure 6.27	
Figure 6.28	DACK Signal Output Timing
Figure 6.29	Example of Burst ROM Access Timing (ASTn = 1, Two Burst Cycles)

Rev.1.00 Jun. 07, 2006 Page xxx of lii

RENESAS

	3 Clock Cycles (RAST = 0)
Figure 6.40	Access Timing Example of RAS Signal Driven Low at Start of Tr Cycle
-	(CAST = 0)
Figure 6.41	Access Timing Example when One Trw Cycle is Specified
Figure 6.42	Access Timing Example of Two Precharge Cycles (RAST = 0 and CAST =
Figure 6.43	Example of Wait Cycle Insertion Timing for 2-Cycle Column Address Out
Figure 6.44	Example of Wait Cycle Insertion Timing for 3-Cycle Column Address Out
Figure 6.45	Timing Example of Byte Control with Use of Two CAS Signals
	(Write Access with Lowest Bit of Address = $B'0$, $RAST = 0$, $CAST = 0$)
Figure 6.46	Timing Example of Word Control with Use of Two CAS Signals
	(Read Access with Lowest Bit of Address = $B'0$, $RAST = 0$, $CAST = 0$)
Figure 6.47	Example of Connection for Control with Two CAS Signals
Figure 6.48	Operation Timing of Fast-Page Mode (RAST = 0, CAST = 0)
Figure 6.49	Operation Timing of Fast-Page Mode (RAST = 0, CAST = 1)
Figure 6.50	Timing Example of RAS Down Mode (RAST = 0, CAST = 0)
Figure 6.51	Timing Example of RAS Up Mode (RAST = 0, CAST = 0)
Figure 6.52	RTCNT Operation
Figure 6.53	Compare Match Timing
Figure 6.54	CBR Refresh Timing
Figure 6.55	CBR Refresh Timing
	(RCW1 = 0, RCW0 = 1, RLW2 = 0, RLW1 = 0, RLW0 = 0)
Figure 6.56	Self-Refresh Timing
Figure 6.57	Timing Example when 1 Precharge Cycle Added
Figure 6.58	Output Timing Example of \overrightarrow{DACK} when $DDS = 1$ (RAST = 0, CAST = 0)
Figure 6.59	Output Timing Example of \overrightarrow{DACK} when $DDS = 0$ (RAST = 0, CAST = 1)
Figure 6.60	SDRAM Basic Read Access Timing (CAS Latency = 2)
Figure 6.61	SDRAM Basic Write Access Timing
Figure 6.62	Timing Example of CAS Latency (CAS Latency = 3)

Renesas

Rev.1.00 Jun. 07, 2006 Pag

	(Read Access with Lowest Bit of Address = B'0)
Figure 6.70	Control Timing Example of Word Control by DQM in 16-Bit Access Space
	(Read Access with Lowest Bit of Address = B'0, CAS Latency = 2)
Figure 6.71	Connection Example of DQM Byte/Word Control
Figure 6.72	Longword Write Timing in 16-Bit Access Space (BE = 1, RCDM = 0)
Figure 6.73	Word Read Timing in 8-Bit Access Space
	(BE = 1, RCDM = 0, CAS Latency = 2)
Figure 6.74	Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Latency =
Figure 6.75	Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Latency =
Figure 6.76	Auto-Refresh Operation
Figure 6.77	Auto-Refresh Timing (TPC1 = 0, TPC0 = 1)
Figure 6.78	Auto-Refresh Timing
	(TPC1 = 0, TPC0 = 0, RLW2 = 0, RLW1 = 0, RLW0 = 1)
Figure 6.79	Self-Refresh Timing
	(TPC1 = 0, TPC0 = 0, RCW1 = 0, RCW0 = 0, RLW1 = 0, RLW0 = 0)
Figure 6.80	Timing Example when 1 Precharge Cycle Added
	(TPC2 to TPC0 = H'1, TPC1 = 0, TPC0 = 0)
Figure 6.81	Timing of Setting SDRAM Mode Register
Figure 6.82	Output Timing Example of \overline{DACK} when $DDS = 1$ (Write)
Figure 6.83	Output Timing Example of \overline{DACK} when $DDS = 1$ (Read, CAS Latency = 2
Figure 6.84	Output Timing Example of \overline{DACK} when $DDS = 0$ (Write)
Figure 6.85	Output Timing Example of \overline{DACK} when $DDS = 0$ (Read, CAS Latency = 2
Figure 6.86	Output Timing Example of \overline{DACK} when TRWL = 1 (Write)
Figure 6.87	Output Timing Example of \overline{DACK} when $CKSPE = 1$ (Read, CAS Latency
Figure 6.88	Output Timing Example of \overline{DACK} when $DKC = 1$ and $DDS = 1$ (Write)
Figure 6.89	Output Timing Example of \overline{DACK} when $DKC = 1$ and $DDS = 0$ (Write)
Figure 6.90	Example of Idle Cycle Operation (Consecutive Reads in Different Areas)
Figure 6.91	Example of Idle Cycle Operation (Write after Read)
Figure 6.92	Example of Idle Cycle Operation (Read after Write)

Rev.1.00 Jun. 07, 2006 Page xxxii of lii

RENESAS

Section 7 DMA Controller (DMAC)

Figure 7.1	Block Diagram of DMAC
Figure 7.2	Example of Signal Timing in Dual Address Mode
Figure 7.3	Operations in Dual Address Mode
Figure 7.4	Data Flow in Single Address Mode
Figure 7.5	Example of Signal Timing in Single Address Mode
Figure 7.6	Operations in Single Address Mode
Figure 7.7	Example of Signal Timing in Normal Transfer Mode
Figure 7.8	Operations in Normal Transfer Mode
Figure 7.9	Operations in Repeat Transfer Mode
Figure 7.10	Operations in Block Transfer Mode
Figure 7.11	Operation in Single Address Mode in Block Transfer Mode
	(Block Area Specified)
Figure 7.12	Operation in Dual Address Mode in Block Transfer Mode
	(Block Area Not Specified)
Figure 7.13	Example of Timing in Cycle Stealing Mode
Figure 7.14	Example of Timing in Burst Mode
Figure 7.15	Example of Extended Repeat Area Operation
Figure 7.16	Example of Extended Repeat Area Function in Block Transfer Mode
Figure 7.17	Address Update Method
Figure 7.18	Operation of Offset Addition
Figure 7.19	XY Conversion Operation Using Offset Addition in Repeat Transfer Mode
Figure 7.20	XY Conversion Flowchart Using Offset Addition in Repeat Transfer Mod
Figure 7.21	Procedure for Changing Register Setting For Channel being Transferred
Figure 7.22	Example of Timing for Channel Priority
Figure 7.23	Example of Bus Timing of DMA Transfer
Figure 7.24	Example of Transfer in Normal Transfer Mode by Cycle Stealing
Figure 7.25	Example of Transfer in Normal Transfer Mode by Cycle Stealing
	(Transfer Source DSAR = Odd Address and Source Address Increment)

Renesas

Rev.1.00 Jun. 07, 2006 Page

	by DREQ Low Level
Figure 7.33	Example of Transfer in Normal Transfer Mode Activated
	by $\overline{\text{DREQ}}$ Low Level with NRD = 1
Figure 7.34	Example of Transfer in Single Address Mode (Byte Read)
Figure 7.35	Example of Transfer in Single Address Mode (Byte Write)
Figure 7.36	Example of Transfer in Single Address Mode Activated
	by DREQ Falling Edge
Figure 7.37	Example of Transfer in Single Address Mode Activated
	by DREQ Low Level
Figure 7.38	Example of Transfer in Single Address Mode Activated
	by $\overline{\text{DREQ}}$ Low Level with NRD = 1
Figure 7.39	Interrupt and Interrupt Sources
Figure 7.40	Procedure Example of Resuming Transfer by Clearing Interrupt Source
Section 8	Data Transfer Controller (DTC)
Figure 8.1	Block Diagram of DTC
	Block Diagram of DTC Transfer Information on Data Area
Figure 8.2	
Figure 8.2 Figure 8.3	Transfer Information on Data Area
Figure 8.2 Figure 8.3 Figure 8.4	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7 Figure 8.8	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode Memory Map in Repeat Transfer Mode
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7 Figure 8.8	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7 Figure 8.8 Figure 8.9	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area) Memory Map in Block Transfer Mode
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7 Figure 8.8 Figure 8.9 Figure 8.10	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area) Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)
Figure 8.2 Figure 8.3 Figure 8.4 Figure 8.5 Figure 8.6 Figure 8.7 Figure 8.8 Figure 8.9 Figure 8.10	Transfer Information on Data Area Correspondence between DTC Vector Address and Transfer Information Flowchart of DTC Operation Bus Cycle Division Example Transfer Information Read Skip Timing Memory Map in Normal Transfer Mode Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area) Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area) Operation of Chain Transfer

Rev.1.00 Jun. 07, 2006 Page xxxiv of lii



riguie	10.2	Example of Counter Operation Setting Flocedure
Figure	10.3	Free-Running Counter Operation
Figure	10.4	Periodic Counter Operation
Figure	10.5	Example of Setting Procedure for Waveform Output by Compare Match
Figure	10.6	Example of 0-Output/1-Output Operation
Figure	10.7	Example of Toggle Output Operation
Figure	10.8	Example of Setting Procedure for Input Capture Operation
Figure	10.9	Example of Input Capture Operation
Figure	10.10	Example of Synchronous Operation Setting Procedure
Figure	10.11	Example of Synchronous Operation
Figure	10.12	Compare Match Buffer Operation
Figure	10.13	Input Capture Buffer Operation
Figure	10.14	Example of Buffer Operation Setting Procedure
Figure	10.15	Example of Buffer Operation (1)
Figure	10.16	Example of Buffer Operation (2)
Figure	10.17	Example of Cascaded Operation Setting Procedure
Figure	10.18	Example of Cascaded Operation (1)
Figure	10.19	Example of Cascaded Operation (2)
Figure	10.20	Example of PWM Mode Setting Procedure
Figure	10.21	Example of PWM Mode Operation (1)
Figure	10.22	Example of PWM Mode Operation (2)
Figure	10.23	Example of PWM Mode Operation (3)
Figure	10.24	Example of Phase Counting Mode Setting Procedure
Figure	10.25	Example of Phase Counting Mode 1 Operation
Figure	10.26	Example of Phase Counting Mode 2 Operation
Figure	10.27	Example of Phase Counting Mode 3 Operation
Figure	10.28	Example of Phase Counting Mode 4 Operation
Figure	10.29	Phase Counting Mode Application Example
Figure	10.30	Count Timing in Internal Clock Operation
Figure	10.31	Count Timing in External Clock Operation

RENESAS

Rev.1.00 Jun. 07, 2006 Page

Figure 10.43	Timing for Status Flag Clearing by DTC or DMAC Activation (1)
Figure 10.44	Timing for Status Flag Clearing by DTC or DMAC Activation (2)
Figure 10.45	Phase Difference, Overlap, and Pulse Width in Phase Counting Mode
Figure 10.46	Conflict between TCNT Write and Clear Operations
Figure 10.47	Conflict between TCNT Write and Increment Operations
Figure 10.48	Conflict between TGR Write and Compare Match
Figure 10.49	Conflict between Buffer Register Write and Compare Match
Figure 10.50	Conflict between TGR Read and Input Capture
Figure 10.51	Conflict between TGR Write and Input Capture
Figure 10.52	Conflict between Buffer Register Write and Input Capture
Figure 10.53	Conflict between Overflow and Counter Clearing
Figure 10.54	Conflict between TCNT Write and Overflow
Section 11 P	rogrammable Pulse Generator (PPG)
	Block Diagram of PPG
Figure 11.2 S	chematic Diagram of PPG
-	iming of Transfer and Output of NDR Contents (Example)
Figure 11.4 S	etup Procedure for Normal Pulse Output (Example)
Figure 11.5 N	Normal Pulse Output Example (5-Phase Pulse Output)
Figure 11.6 N	Non-Overlapping Pulse Output
Figure 11.7 N	Non-Overlapping Operation and NDR Write Timing
Figure 11.8 S	etup Procedure for Non-Overlapping Pulse Output (Example)
Figure 11.9 N	Non-Overlapping Pulse Output Example (4-Phase Complementary)
Figure 11.10	Inverted Pulse Output (Example)
Figure 11.11	Pulse Output Triggered by Input Capture (Example)
Section 12 8-	-Bit Timers (TMR)
	Block Diagram of 8-Bit Timer Module (Unit 0)
Figure 12.2 B	Block Diagram of 8-Bit Timer Module (Unit 1)

Figure 12.3 Block Diagram of 8-Bit Timer Module (Unit 2)

Rev.1.00 Jun. 07, 2006 Page xxxvi of lii

RENESAS

Figure 12.15	5 Conflict between TCNT Write and Clear
Figure 12.16	6 Conflict between TCNT Write and Increment
Figure 12.17	7 Conflict between TCOR Write and Compare Match
Section 13	32K Timer (TM32K)
Figure 13.1	Block Diagram of TM32K
Figure 13.2	32K Timer Operation
Section 14	Watchdog Timer (WDT)
Figure 14.1	Block Diagram of WDT
Figure 14.2	Operation in Watchdog Timer Mode
Figure 14.3	Operation in Interval Timer Mode
Figure 14.4	Writing to TCNT, TCSR, and RSTCSR
Figure 14.5	Conflict between TCNT Write and Increment
Figure 14.6	Circuit for System Reset by WDTOVF Signal (Example)
Section 15	Serial Communication Interface (SCI, IrDA, CRC)
Figure 15.1	Block Diagram of SCI_0, 1, 2, and 4
Figure 15.2	Block Diagram of SCI_5 and SCI_6
Figure 15.3	Examples of Base Clock when Average Transfer Rate Is Selected (1)
Figure 15.3	Examples of Base Clock when Average Transfer Rate Is Selected (2)
Figure 15.3	Examples of Base Clock when Average Transfer Rate Is Selected (3)
Figure 15.4	Example of Average Transfer Rate Setting when TMR Clock Is Input
Figure 15.5	Data Format in Asynchronous Communication
	(Example with 8-Bit Data, Parity, Two Stop Bits)
Figure 15.6	Receive Data Sampling Timing in Asynchronous Mode
Figure 15.7	Phase Relation between Output Clock and Transmit Data
	(Asynchronous Mode)
Figure 15.8	Sample SCI Initialization Flowchart
Figure 15.9	Example of Operation for Transmission in Asynchronous Mode
	(Example with 8-Bit Data, Parity, One Stop Bit)

RENESAS

Rev.1.00 Jun. 07, 2006 Page

Figure 15.16	Sample Multiprocessor Serial Reception Flowchart (2)
Figure 15.17	Data Format in Clocked Synchronous Communication (LSB-First)
Figure 15.18	Sample SCI Initialization Flowchart
Figure 15.19	Example of Operation for Transmission in Clocked Synchronous Mode
Figure 15.20	Sample Serial Transmission Flowchart
Figure 15.21	Example of Operation for Reception in Clocked Synchronous Mode
Figure 15.22	Sample Serial Reception Flowchart
Figure 15.23	Sample Flowchart of Simultaneous Serial Transmission and Reception
Figure 15.24	Pin Connection for Smart Card Interface
Figure 15.25	Data Formats in Normal Smart Card Interface Mode
Figure 15.26	Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)
Figure 15.27	Inverse Convention (SDIR = SINV = $O/\overline{E} = 1$)
Figure 15.28	Receive Data Sampling Timing in Smart Card Interface Mode
	(When Clock Frequency is 372 Times the Bit Rate)
Figure 15.29	Data Re-Transfer Operation in SCI Transmission Mode
Figure 15.30	TEND Flag Set Timing during Transmission
Figure 15.31	Sample Transmission Flowchart
Figure 15.32	Data Re-Transfer Operation in SCI Reception Mode
Figure 15.33	Sample Reception Flowchart
Figure 15.34	Clock Output Fixing Timing
Figure 15.35	Clock Stop and Restart Procedure
Figure 15.36	IrDA Block Diagram
Figure 15.37	IrDA Transmission and Reception
Figure 15.38	Sample Transmission using DTC in Clocked Synchronous Mode
Figure 15.39	Sample Flowchart for Software Standby Mode Transition
	during Transmission
Figure 15.40	Port Pin States during Software Standby Mode Transition
	(Internal Clock, Asynchronous Transmission)

Rev.1.00 Jun. 07, 2006 Page xxxviii of lii



Section 10	USD Function Module (USD)
Figure 16.1	Block Diagram of USB
Figure 16.2	Cable Connection Operation
Figure 16.3	Cable Disconnection Operation
Figure 16.4	Suspend Operation
Figure 16.5	Resume Operation from Up-Stream
Figure 16.6	Flow of Transition to and Canceling Software Standby Mode
Figure 16.7	Timing of Transition to and Canceling Software Standby Mode
Figure 16.8	Remote-Wakeup
Figure 16.9	Transfer Stages in Control Transfer
Figure 16.10	Setup Stage Operation
Figure 16.11	Data Stage (Control-In) Operation
Figure 16.12	Data Stage (Control-Out) Operation
Figure 16.13	Status Stage (Control-In) Operation
Figure 16.14	Status Stage (Control-Out) Operation
	EP1 Bulk-Out Transfer Operation
Figure 16.16	EP2 Bulk-In Transfer Operation
Figure 16.17	Operation of EP3 Interrupt-In Transfer
Figure 16.18	Forcible Stall by Application
Figure 16.19	Automatic Stall by USB Function Module
Figure 16.20	RDFN Bit Operation for EP1
Figure 16.21	PKTE Bit Operation for EP2
Figure 16.22	Example of Circuitry in Bus Power Mode
Figure 16.23	Example of Circuitry in Self Power Mode
Figure 16.24	TR Interrupt Flag Set Timing
Section 17	I ² C Bus Interface2 (IIC2)
Figure 17.1	Block Diagram of I ² C Bus Interface 2
Figure 17.2	Connections to the External Circuit by the I/O Pins

Figure 17.3 I²C Bus Formats

Renesas

Rev.1.00 Jun. 07, 2006 Page

Rev.1.00 Jun. 07, 2006 Page xl of lii



Figure 21.19	Programming Tuned Data (H8SX/1663)
Figure 21.20	Boot Program States
Figure 21.21	Bit-Rate-Adjustment Sequence
Figure 21.22	Communication Protocol Format
Figure 21.23	New Bit-Rate Selection Sequence
Figure 21.24	Programming Sequence
Figure 21.25	Erasure Sequence
Section 22	Clock Pulse Generator
Figure 22.1	Block Diagram of Clock Pulse Generator
Figure 22.2	Connection of Crystal Resonator (Example)
Figure 22.3	Crystal Resonator Equivalent Circuit
Figure 22.4	External Clock Input (Examples)
Figure 22.5	External Clock Input Timing
Figure 22.6	Connection Example of 32.768-kHz Crystal Resonator
Figure 22.7	Equivalent Circuit for 32.768-kHz Crystal Resonator
Figure 22.8	Pin Handling when Subclock is not Used
Figure 22.9	Clock Modification Timing
Figure 22.10	Note on Board Design for Oscillation Circuit
Figure 22.11	Recommended External Circuitry for PLL Circuit
Section 23	Power-Down Modes
Figure 23.1	Mode Transitions
Figure 23.2	Software Standby Mode Application Example
Figure 23.3	Hardware Standby Mode Timing
Figure 23.4	Timing Sequence at Power-On
Figure 23.5	When Canceling Factor Interrupt is Generated
	after SLEEP Instruction Execution
Figure 23.6	When Canceling Factor Interrupt is Generated Immediately before SLEE
	Instruction Execution (Sleep Instruction Exception Handling Not Initiated

Renesas

Rev.1.00 Jun. 07, 2006 Pa

Figure 23.8	Dasie Dus Timmig. Two-State Access
Figure 25.9	Basic Bus Timing: Three-State Access
Figure 25.10	Basic Bus Timing: Three-State Access, One Wait
Figure 25.11	Basic Bus Timing: Two-State Access (CS Assertion Period Extended)
Figure 25.12	Basic Bus Timing: Three-State Access (CS Assertion Period Extended)
Figure 25.13	Byte Control SRAM: Two-State Read/Write Access
Figure 25.14	Byte Control SRAM: Three-State Read/Write Access
Figure 25.15	Burst ROM Access Timing: One-State Burst Access
Figure 25.16	Burst ROM Access Timing: Two-State Burst Access
Figure 25.17	Address/Data Multiplexed Access Timing (No Wait)
	(Basic, Four-State Access)
Figure 25.18	Address/Data Multiplexed Access Timing (Wait Control)
	(Address Cycle Program Wait \times 1 + Data Cycle Program Wait \times 1
	+ Data Cycle Pin Wait × 1)
Figure 25.19	DRAM Access Timing: Two-State Access
Figure 25.20	DRAM Access Timing: Two-State Access, One Wait
Figure 25.21	DRAM Access Timing: Two-State Burst Access
Figure 25.22	DRAM Access Timing: Three-State Access (RAST = 1)
Figure 25.23	DRAM Access Timing: Three-State Access, One Wait
Figure 25.24	DRAM Access Timing: Three-State Burst Access
Figure 25.25	CAS Before RAS Refresh Timing
Figure 25.26	CAS Before RAS Refresh Timing (Wait Cycle Inserted)
Figure 25.27	Self-Refresh Timing (After Leaving Software Standby: RAST = 0)
Figure 25.28	Self-Refresh Timing (After Leaving Software Standby: RAST = 1)
Figure 25.29	Synchronous DRAM Basic Read Access Timing (CAS Latency 2)
Figure 25.30	Synchronous DRAM Basic Write Access Timing (CAS Latency 2)
Figure 25.31	Extended Read Data Cycle (CAS Latency 2)
Figure 25.32	Synchronous DRAM Self-Refresh Timing
Figure 25.33	External Bus Release Timing
Figure 25.34	External Bus Request Output Timing

Rev.1.00 Jun. 07, 2006 Page xlii of lii

RENESAS

Figure 25.46	WDT Output Timing
Figure 25.47	SCK Clock Input Timing
Figure 25.48	SCI Input/Output Timing: Clocked Synchronous Mode
Figure 25.49	A/D Converter External Trigger Input Timing
-	I ² C Bus Interface2 Input/Output Timing (Option)
-	Data Signal Timing
	Load Condition
Appendix	
Figure C.1 P	ackage Dimensions (FP-144LV)

RENESAS

Rev.1.00 Jun. 07, 2006 Pag

Rev.1.00 Jun. 07, 2006 Page xliv of lii



1 able 2.5	Operation Notation
Table 2.4	Data Transfer Instructions
Table 2.5	Block Transfer Instructions
Table 2.6	Arithmetic Operation Instructions
Table 2.7	Logic Operation Instructions
Table 2.8	Shift Operation Instructions
Table 2.9	Bit Manipulation Instructions
Table 2.10	Branch Instructions
Table 2.11	System Control Instructions
Table 2.12	Addressing Modes
Table 2.13	Absolute Address Access Ranges
Table 2.14	Effective Address Calculation for Transfer and Operation Instructions
Table 2.15	Effective Address Calculation for Branch Instructions
Section 3 M	CU Operating Modes
Table 3.1	MCU Operating Mode Settings
Table 3.2	SDRAM Interface Selection for MCU Operating Mode
Table 3.3	Settings of Bits MDS3 to MDS0
Table 3.4	Pin Functions in Each Operating Mode (Advanced Mode)
Section 4 Ex	cception Handling
Table 4.1	Exception Types and Priority
Table 4.2	Exception Handling Vector Table
Table 4.3	Calculation Method of Exception Handling Vector Table Address
Table 4.4	Status of CCR and EXR after Trace Exception Handling
Table 4.5	Bus Cycle and Address Error
Table 4.6	Status of CCR and EXR after Address Error Exception Handling
Table 4.7	Interrupt Sources
Table 4.8	Status of CCR and EXR after Trap Instruction Exception Handling
Table 4.9	Status of CCR and EXR after Sleep Instruction Exception Handling
Table 4.10	Status of CCR and EXR after Illegal Instruction Exception Handling

RENESAS

Rev.1.00 Jun. 07, 2006 F

	Synemonization clocks and Then corresponding Tuletions
Table 6.2	Pin Configuration
Table 6.3	Pin Functions in Each Interface
Table 6.4	Interface Names and Area Names
Table 6.5	Areas Specifiable for Each Interface
Table 6.6	Number of Access Cycles
Table 6.7	Area 0 External Interface
Table 6.8	Area 1 External Interface
Table 6.9	Area 2 External Interface
Table 6.10	Area 3 External Interface
Table 6.11	Area 4 External Interface
Table 6.12	Area 5 External Interface
Table 6.13	Area 6 External Interface
Table 6.14	Area 7 External Interface
Table 6.15	I/O Pins for Basic Bus Interface
Table 6.16	I/O Pins for Byte Control SRAM Interface
Table 6.17	I/O Pins Used for Burst ROM Interface
Table 6.18	Address/Data Multiplex
Table 6.19	I/O Pins for Address/Data Multiplexed I/O Interface
Table 6.20	Relationship Among DRAME and DTYPE and Area 2 Interfaces
Table 6.21	Relationship Among MXC1 and MXC0 and Shifted Bit Count
Table 6.22	I/O Pins for DRAM Interface
Table 6.23	Pin States during DRAM Refresh Cycle
Table 6.24	Relationship among DRAME and DTYPE and Area 2 Interfaces
Table 6.25	Relationship Among MXC1 and MXC0 and Shifted Bit Count
Table 6.26	I/O Pins for SDRAM Interface
Table 6.27	CAS Latency Setting
Table 6.28	Number of Idle Cycle Insertion Selection in Each Area
Table 6.29	Number of Idle Cycles Inserted
Table 6.30	Idle Cycles in Mixed Accesses to Normal Space and DRAM/SDRAM Spa

Rev.1.00 Jun. 07, 2006 Page xlvi of lii



	Thomy among DWAC Chambers
Table 7.7	Interrupt Sources and Priority
Section 8	Data Transfer Controller (DTC)
Table 8.1	Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs
Table 8.2	DTC Transfer Modes
Table 8.3	Chain Transfer Conditions
Table 8.4	Number of Bus Cycle Divisions and Access Size
Table 8.5	Transfer Information Writeback Skip Condition
	and Writeback Skipped Registers
Table 8.6	Register Function in Normal Transfer Mode
Table 8.7	Register Function in Repeat Transfer Mode
Table 8.8	Register Function in Block Transfer Mode
Table 8.9	DTC Execution Status
Table 8.10	Number of Cycles Required for Each Execution State
Section 9	I/O Ports
Table 9.1	Port Functions
Table 9.2	Register Configuration in Each Port
Table 9.3	Startup Mode and Initial Value
Table 9.4	Input Pull-Up MOS State
Table 9.5	Available Output Signals and Settings in Each Port
Section 10	16-Bit Timer Pulse Unit (TPU)
Table 10.1	TPU Functions
Table 10.2	Pin Configuration
Table 10.3	CCLR2 to CCLR0 (Channels 0 and 3)
Table 10.4	CCLR2 to CCLR0 (Channels 1, 2, 4, and 5)
Table 10.5	Input Clock Edge Selection
Table 10.6	TPSC2 to TPSC0 (Channel 0)
Table 10.7	TPSC2 to TPSC0 (Channel 1)

RENESAS

Rev.1.00 Jun. 07, 2006 Pa

Table 10.19	TIOR_4
Table 10.20	
Table 10.21	TIORH_0
Table 10.22	
Table 10.23	
Table 10.24	
Table 10.25	
Table 10.26	TIORL_3
Table 10.27	
Table 10.28	
Table 10.29	Register Combinations in Buffer Operation
Table 10.30	Cascaded Combinations
Table 10.31	PWM Output Registers and Output Pins
Table 10.32	Clock Input Pins in Phase Counting Mode
Table 10.33	Up/Down-Count Conditions in Phase Counting Mode 1
Table 10.34	Up/Down-Count Conditions in Phase Counting Mode 2
Table 10.35	Up/Down-Count Conditions in Phase Counting Mode 3
Table 10.36	Up/Down-Count Conditions in Phase Counting Mode 4
Table 10.37	TPU Interrupts
Section 11	Programmable Pulse Generator (PPG)
Table 11.1	Pin Configuration
G (* 10	
Section 12	8-Bit Timers (TMR)
Table 12.1	Pin Configuration.
Table 12.2	Clock Input to TCNT and Count Condition (Units 0 and 1)
Table 12.3	Clock Input to TCNT and Count Condition (Units 2 and 3)
Table 12.4	8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit 1)
Table 12.5	8-Bit Timer (TMR_4 or TMR_5) Interrupt Sources (in Unit 2 and Unit 3)
Table 12.6	Timer Output Priorities

Rev.1.00 Jun. 07, 2006 Page xlviii of lii



Relationships between it betting in DRR and Dit Rate D
Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)
Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)
Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode)
Maximum Bit Rate with External Clock Input (Asynchronous Mode)
BRR Settings for Various Bit Rates (Clocked Synchronous Mode)
Maximum Bit Rate with External Clock Input (Clocked Synchronous Mo
BRR Settings for Various Bit Rates
(Smart Card Interface Mode, $n = 0$, $S = 372$)
Maximum Bit Rate for Each Operating Frequency
(Smart Card Interface Mode, S = 372)
Serial Transfer Formats (Asynchronous Mode)
SSR Status Flags and Receive Data Handling
IrCKS2 to IrCKS0 Bit Settings
SCI Interrupt Sources (SCI_0, 1, 2, and 4)
SCI Interrupt Sources (SCI_5 and SCI_6)
SCI Interrupt Sources (SCI_0, 1, 2, and 4)
SCI Interrupt Sources (SCI_5 and SCI_6)
USB Function Module (USB)
Pin Configuration
Example of Limitations for Setting Values
Example of Setting

Section 17	I ² C Bus Interface2 (IIC2)
Table 16.8	Selection of Peripheral Clock (P
Table 16.7	Command Decoding on Application Side
Table 16.6	Interrupt Sources
Table 16.5	Relationship between Pin Input and TRNTREG1 Monitoring Value
Table 16.4	Relationship between TRNTREG0 Setting and Pin Output

Pin Configuration of the I²C Bus Interface 2 Table 17.1

Rev.1.00 Jun. 07, 2006 P

RENESAS

D/A Converter
Pin Configuration
Control of D/A Conversion
Flash Memory (0.18-µm F-ZTAT Version)
Differences between Boot Mode, User Program Mode,
and Programmer Mode
Pin Configuration
Registers/Parameters and Target Modes
Parameters and Target Modes
On-Board Programming Mode Setting
System Clock Frequency for Automatic-Bit-Rate Adjustment
Enumeration Information
Executable Memory MAT
Usable Area for Programming in User Program Mode
Usable Area for Erasure in User Program Mode
Hardware Protection
Software Protection
Device Types Supported in Programmer Mode
Inquiry and Selection Commands
Programming/Erasing Commands
Status Code
Error Code
Clock Pulse Generator
Selection of Clock Pulse Generator
Damping Resistance Value
Crystal Resonator Characteristics
Power-Down Modes
Operating States

Rev.1.00 Jun. 07, 2006 Page I of lii



1 able 23.0	Bus Timing (1)
Table 25.6	Bus Timing (2)
Table 25.6	Bus Timing (3)
Table 25.6	Bus Timing (4)
Table 25.7	DMAC Timing
Table 25.8	Timing of On-Chip Peripheral Modules
Table 25.9	USB Characteristics when On-Chip USB Transceiver is Used
	(USD+, USD- pin characteristics)
Table 25.10	A/D Conversion Characteristics
Table 25.11	D/A Conversion Characteristics
Table 25.12	Flash Memory Characteristics
Table 25.13	Flash Memory Characteristics
Appendix	
Table A.1	Port States in Each Pin State
Table D 1	Treatment of Unused Pins

RENESAS

Rev.1.00 Jun. 07, 2006

Rev.1.00 Jun. 07, 2006 Page lii of lii



Extensive peripheral functions DMA controller (DMAC) Data transfer controller (DTC) 16-bit timer pulse unit (TPU) Programmable pulse generator (PPG) 8-bit timer (TMR) Watchdog timer (WDT) Serial communication interface (SCI) can be used in asynchronous or clocked synch mode Universal Serial Bus Interface (USB) I²C bus interface 2 (IIC2) 10-bit A/D converter 8-bit D/A converter Clock pulse generator

• On-chip memory

٠

Product Classifi	cation	Product Model	ROM	RA
Flash memory	H8SX/1663	R5F61663	384 kbytes	40
version	H8SX/1664	R5F61664	512 kbytes	40

- General I/O port
 92 input/output ports
 Nine input ports
- Supports power-down modes
- Small package

RENESAS

Rev.1.00 Jun. 07, 2006 Pa REJ09




Figure 1.1 Block Diagram

Rev.1.00 Jun. 07, 2006 Page 2 of 1102 REJ09B0294-0100






Figure 1.2 Pin Assignments



Rev.1.00 Jun. 07, 2006 Pa REJ09

5	PB7/SDRAMø	PB7/SDRAMø
6	VCC	VCC
7	MD2	MD2
8	PM0/TxD6	PM0/TxD6
9	PM1/RxD6	PM1/RxD6
10	PM2	PM2
11	PF7/A23	PF7/A23
12	PF6/A22	PF6/A22
13	PF5/A21	PF5/A21
14	PF4/A20	PF4/A20
15	PF3/A19	PF3/A19
16	VSS	VSS
17	PF2/A18	PF2/A18
18	PF1/A17	PF1/A17
19	PF0/A16	PF0/A16
20	PE7/A15	PE7/A15
21	PE6/A14	PE6/A14
22	PE5/A13	PE5/A13
23	VSS	VSS
24	PE4/A12	PE4/A12
25	VCC	VCC
26	PE3/A11	PE3/A11
27	PE2/A10	PE2/A10
28	PE1/A9	PE1/A9
29	PE0/A8	PE0/A8
-		

Rev.1.00 Jun. 07, 2006 Page 4 of 1102 REJ09B0294-0100

RENESAS

37	PD1/A1	PD1/A1
38	PD0/A0	PD0/A0
39	EMLE	EMLE
40	PM3	PM3
41	PM4	PM4
42	DrVCC	DrVCC
43	USD+	USD+
44	USD-	USD-
45	DrVSS	DrVSS
46	VBUS	VBUS
47	MD_CLK	MD_CLK
48	VSS	VSS
49	P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A	P20/PO0/TIOCA3/TIOCB3/TMRI0/SC
50	VCC	VCC
51	P21/PO1/TIOCA3/TMCI0/RxD0/IRQ9-A	P21/PO1/TIOCA3/TMCI0/RxD0/IRQ9-
52	P22/PO2/TIOCC3/TMO0/TxD0/IRQ10-A	P22/PO2/TIOCC3/TMO0/TxD0/IRQ10
53	P23/PO3/TIOCC3/TIOCD3/IRQ11-A	P23/PO3/TIOCC3/TIOCD3/IRQ11-A
54	P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1	P24/PO4/TIOCA4/TIOCB4/TMRI1/SC
55	P25/PO5/TIOCA4/TMCI1/RxD1	P25/PO5/TIOCA4/TMCI1/RxD1
56	P30/PO8/TIOCA0/DREQ0-B	P30/PO8/TIOCA0/DREQ0-B
57	P31/PO9/TIOCA0/TIOCB0/TEND0-B	P31/PO9/TIOCA0/TIOCB0/TEND0-B
58	P32/PO10/TIOCC0/TCLKA-A/DACK0-B	P32/PO10/TIOCC0/TCLKA-A/DACK0-
59	P26/PO6/TIOCA5/TMO1/TxD1	P26/PO6/TIOCA5/TMO1/TxD1
60	P27/PO7/TIOCA5/TIOCB5	P27/PO7/TIOCA5/TIOCB5

RENESAS

Rev.1.00 Jun. 07, 2006 Pa REJ09

68	PH3/D3	PH3/D3
69	VSS	VSS
70	PH4/D4	PH4/D4
71	PH5/D5	PH5/D5
72	PH6/D6	PH6/D6
73	PH7/D7	PH7/D7
74	VCC	VCC
75	PI0/D8	PI0/D8
76	PI1/D9	PI1/D9
77	PI2/D10	PI2/D10
78	PI3/D11	PI3/D11
79	VSS	VSS
80	PI4/D12	PI4/D12
81	PI5/D13	PI5/D13
82	PI6/D14	PI6/D14
83	PI7/D15	PI7/D15
84	P10/TxD2/DREQ0-A/IRQ0-A	P10/TxD2/DREQ0-A/IRQ0-A
85	P11/RxD2/TEND0-A/IRQ1-A	P11/RxD2/TEND0-A/IRQ1-A
86	P12/SCK2/DACK0-A/IRQ2-A	P12/SCK2/DACK0-A/IRQ2-A
87	P13/ADTRG0/IRQ3-A	P13/ADTRG0/IRQ3-A
88	VSS	VSS
89	OSC2	OSC2
90	OSC1	OSC1
91	RES	RES

Rev.1.00 Jun. 07, 2006 Page 6 of 1102 REJ09B0294-0100

RENESAS

100 P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0 P16/DACK1-A/IRQ6-A/TCLKC-B/SDA 101 P17/IRQ7-A/TCLKD-B/SCL0 P17/IRQ7-A/TCLKD-B/SCL0 102 STBY STBY 103 VSS VSS 104 P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B P35/PO13/TIOCA1/TIOCB1/TCLKC-/ 105 P36/PO14/TIOCA2 P36/PO14/TIOCA2 106 P37/PO15/TIOCA2/TIOCB2/TCLKD-A P37/PO15/TIOCA2/TIOCB2/TCLKD-/ 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TR 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	98	EXTAL	EXTAL
101 P17/IRQ7-A/TCLKD-B/SCL0 P17/IRQ7-A/TCLKD-B/SCL0 102 STBY STBY 103 VSS VSS 104 P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B P35/PO13/TIOCA1/TIOCB1/TCLKC-/ 105 P36/PO14/TIOCA2 P36/PO14/TIOCA2 106 P37/PO15/TIOCA2/TIOCB2/TCLKD-A P37/PO15/TIOCA2/TIOCB2/TCLKD-/ 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	99	VCC	VCC
ID2 STBY STBY I03 VSS VSS I04 P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B P35/PO13/TIOCA1/TIOCB1/TCLKC-/ I05 P36/PO14/TIOCA2 P36/PO14/TIOCA2 I06 P37/PO15/TIOCA2/TIOCB2/TCLKD-A P37/PO15/TIOCA2/TIOCB2/TCLKD-/ I07 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B I08 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B I09 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST I10 PLLVCC PLLVCC I11 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS I12 PLLVSS PLLVSS I13 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI I14 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	100	P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0	P16/DACK1-A/IRQ6-A/TCLKC-B/SDA
103 VSS VSS 104 P35/P013/TIOCA1/TIOCB1/TCLKC-A/DACK1-B P35/P013/TIOCA1/TIOCB1/TCLKC-// 105 P36/P014/TIOCA2 P36/P014/TIOCA2 106 P37/P015/TIOCA2/TIOCB2/TCLKD-A P37/P015/TIOCA2/TIOCB2/TCLKD-// 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TR 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	101	P17/IRQ7-A/TCLKD-B/SCL0	P17/IRQ7-A/TCLKD-B/SCL0
104 P35/P013/TIOCA1/TIOCB1/TCLKC-A/DACK1-B P35/P013/TIOCA1/TIOCB1/TCLKC-/ 105 P36/P014/TIOCA2 P36/P014/TIOCA2 106 P37/P015/TIOCA2/TIOCB2/TCLKD-A P37/P015/TIOCA2/TIOCB2/TCLKD-/ 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TM02/SCK4/DACK2/IRQ10-B/TRST P62/TM02/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P65/TM03/DACK3/TCK 114 P65/TM03/DACK3/TCK P65/TM03/DACK3/TCK	102	STBY	STBY
105 P36/PO14/TIOCA2 P36/PO14/TIOCA2 106 P37/PO15/TIOCA2/TIOCB2/TCLKD-A P37/PO15/TIOCA2/TIOCB2/TCLKD-/ 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	103	VSS	VSS
106 P37/P015/TIOCA2/TIOCB2/TCLKD-A P37/P015/TIOCA2/TIOCB2/TCLKD-/ 107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P65/TMO3/DACK3/TCK	104	P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B	P35/PO13/TIOCA1/TIOCB1/TCLKC-A
107 P60/TMRI2/TxD4/DREQ2/IRQ8-B P60/TMRI2/TxD4/DREQ2/IRQ8-B 108 P61/TMCI2/RxD4/TEND2/IRQ9-B P61/TMCI2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	105	P36/PO14/TIOCA2	P36/PO14/TIOCA2
108 P61/TMCl2/RxD4/TEND2/IRQ9-B P61/TMCl2/RxD4/TEND2/IRQ9-B 109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TR 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCl3/TEND3/TDI P64/TMCl3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	106	P37/PO15/TIOCA2/TIOCB2/TCLKD-A	P37/PO15/TIOCA2/TIOCB2/TCLKD-A
109 P62/TMO2/SCK4/DACK2/IRQ10-B/TRST P62/TMO2/SCK4/DACK2/IRQ10-B/TRST 110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	107	P60/TMRI2/TxD4/DREQ2/IRQ8-B	P60/TMRI2/TxD4/DREQ2/IRQ8-B
110 PLLVCC PLLVCC 111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	108	P61/TMCl2/RxD4/TEND2/IRQ9-B	P61/TMCl2/RxD4/TEND2/IRQ9-B
111 P63/TMRI3/DREQ3/IRQ11-B/TMS P63/TMRI3/DREQ3/IRQ11-B/TMS 112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	109	P62/TMO2/SCK4/DACK2/IRQ10-B/TRST	P62/TMO2/SCK4/DACK2/IRQ10-B/TF
112 PLLVSS PLLVSS 113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	110	PLLVCC	PLLVCC
113 P64/TMCI3/TEND3/TDI P64/TMCI3/TEND3/TDI 114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	111	P63/TMRI3/DREQ3/IRQ11-B/TMS	P63/TMRI3/DREQ3/IRQ11-B/TMS
114 P65/TMO3/DACK3/TCK P65/TMO3/DACK3/TCK	112	PLLVSS	PLLVSS
	113	P64/TMCI3/TEND3/TDI	P64/TMCI3/TEND3/TDI
115 MD0 MD0	114	P65/TMO3/DACK3/TCK	P65/TMO3/DACK3/TCK
	115	MD0	MD0
116 PC2/LUCAS/DQMLU PC2/LUCAS/DQMLU	116	PC2/LUCAS/DQMLU	PC2/LUCAS/DQMLU
117 PC3/LLCAS/DQMLL PC3/LLCAS/DQMLL	117	PC3/LLCAS/DQMLL	PC3/LLCAS/DQMLL
118 P50/AN0/ĪRQ0-B P50/AN0/ĪRQ0-B	118	P50/AN0/IRQ0-B	P50/AN0/IRQ0-B
119 P51/AN1/ĪRQ1-B P51/AN1/ĪRQ1-B	119	P51/AN1/IRQ1-B	P51/AN1/IRQ1-B
120 P52/AN2/ĪRQ2-B P52/AN2/ĪRQ2-B	120	P52/AN2/IRQ2-B	P52/AN2/IRQ2-B

Rev.1.00 Jun. 07, 2006 Pa REJ09

128	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/IRQ7-B
129	MD1	MD1
130	PB4/CS4-B/WE	PB4/CS4-B/WE
131	PB5/OE/CKE	PB5/OE/CKE
132	PB6/CS6-D/(RD/WR-B)	PB6/CS6-D/(RD/WR-B)
133	MD3	MD3
134	PA0/BREQO/BS-A	PA0/BREQO/BS-A
135	PA1/BACK/(RD/WR-A)	PA1/BACK/(RD/WR-A)
136	PA2/BREQ/WAIT	PA2/BREQ/WAIT
137	PA3/LLWR/LLB	PA3/LLWR/LLB
138	PA4/LHWR/LUB	PA4/LHWR/LUB
139	PA5/RD	PA5/RD
140	PA6/AS/AH/BS-B	PA6/AS/AH/BS-B
141	VSS	VSS
142	ΡΑ7/Βφ	ΡΑ7/Βφ
143	VCC	VCC
144	PB0/CS0/CS4-A/CS5-B	PB0/CS0/CS4-A/CS5-B

Rev.1.00 Jun. 07, 2006 Page 8 of 1102 REJ09B0294-0100



				pin.)
	V _{ss}	4, 16, 23, 32, 48, 69, 79, 88, 96, 103, 141	Input	Ground pins. Connect to the system supply (0 V).
	PLLV _{cc}	110	Input	Power supply pin for the PLL circuit to the system power supply.
	PLLV _{ss}	112	Input	Ground pin for the PLL circuits.
	DrVCC	42	Input	Power supply pin for USB on-chip to Connect to the system power suppl
	DrVSS	45	Input	Ground pin for USB on-chip transce
Clock	XTAL	97	Input	Pins for a crystal resonator. Externa
	EXTAL	98	Input	be input to the EXTAL pin. For a co example, see section 22, Clock Pul Generator.
	OSC1	90	Input	Connects the 32.768-kHz crystal re
	OSC2	89	Input	Connect the 32.768-kHz crystal res
	Вф	142	Output	Outputs the system clock for extern
	SDRAMø	5	Output	Connects to the CLK pin of synchro DRAM when synchronous DRAM is connected. For details, see section Controller (BSC).
Operating mode control	MD3 MD2 MD1 MD0	133 7 129 115	Input	Pins for setting the operating mode levels of these pins must not be cha during operation.
	MD_CLK	47	Input	Pin for changing the multiplication r clock pulse generator. The signal le pin must not be changed during op

RENESAS

Rev.1.00 Jun. 07, 2006 Pa REJ09

emulator	TMS	111	Input	driven nign, these pins are dedicated on-chip emulator.
	TDI	113	Input	
	ТСК	114	Input	-
	TDO	95	Output	-
Address bus	A23	11	Output	Output pins for the addresses.
	A22	12		
	A21	13		
	A20	14		
	A19	15		
	A18	17		
	A17	18		
	A16	19		
	A15	20		
	A14	21		
	A13	22		
	A12	24		
	A11	26		
	A10	27		
	A9	28		
	A8	29		
	A7	30		
	A6	31		
	A5	33		
	A4	34		
	A3	35		
	A2	36		
	A1	37		
	A0	38		

Rev.1.00 Jun. 07, 2006 Page 10 of 1102 REJ09B0294-0100



	D4 D3 D2 D1 D0	68 67 66 65		
Bus control	BREQ	136	Input	External bus masters request the bus signal.
	BREQO	134	Output	The internal bus masters request th access the external space in the ex released state.
	BACK	135	Output	Bus acknowledge signal which indic the bus has been released.
	BS-A/BS-B	134/140	Output	Indicates the start of a bus cycle.
	ĀS	140	Output	Strobe signal which indicates that the address on the address bus is valid accessing the basic bus interface of control SRAM interface space.
	ĀH	140	Output	This signal is used to hold the addre accessing the address/data multiple interface space.
	RD	139	Output	Strobe signal to indicates that the b interface space is being read from.
	RD/WR-A/RD/WR-B	135/132	Output	Indicates the direction (input/output) data bus.
	LHWR	138	Output	Strobe signal which indicates that the byte (D15 to D8) is valid when accell basic bus interface space.
	LLWR	137	Output	Strobe signal which indicates that the byte (D7 to D0) is valid when access basic bus interface space.

Rev.1.00 Jun. 07, 2006 Pag

CS4-A/CS4-B CS5-A/CS5-B CS6-A/CS6-B/CS6-D CS7-A/CS7-B	144/130 1/144 2/1/132 3/1		
WAIT	136	Input	Requests wait cycles when accessin external space.
RAS	2	Output	 Row address strobe signal for DI when area 2 is specified as DRA interface space.
			 Row address strobe signal when specified as synchronous DRAM space.
CAS	3	Output	Column address strobe signal when specified as synchronous DRAM interspace.
WE	130	Output	 Write enable signal for DRAM sp Write enable signal when area 2 specified as synchronous DRAM space.
OE/CKE	131	Output	 Output enable signal for DRAM i space. Clock enable signal for synchron DRAM interface space.

Rev.1.00 Jun. 07, 2006 Page 12 of 1102 REJ09B0294-0100



				 Lower-data mask enable signa
				synchronous DRAM interface s
				• Data mask enable signal for 8-1
				synchronous DRAM interface s
Interrupt	NMI	61	Input	Non-maskable interrupt request sig this pin is not in use, this signal mus high.
	IRQ11-A/IRQ11-B IRQ10-A/IRQ10-B IRQ9-A/IRQ9-B IRQ8-A/IRQ8-B IRQ7-A/IRQ7-B IRQ5-A/IRQ6-B IRQ5-A/IRQ5-B IRQ4-A/IRQ4-B IRQ2-A/IRQ3-B IRQ2-A/IRQ3-B IRQ2-A/IRQ3-B IRQ1-A/IRQ1-B IRQ1-A/IRQ1-B IRQ0-A/IRQ0-B	53/111 52/109 51/108 49/107 101/128 100/127 94/126 93/124 87/122 86/120 85/119 84/118	Input	Maskable interrupt request signal.
DMA controller (DMAC)	DREQ0-A/DREQ0-B DREQ1-A/DREQ1-B DREQ2 DREQ3	84/56 93/62 107 111	Input	Requests DMAC activation.
	DACKO-A/DACKO-B DACK1-A/DACK1-B DACK2 DACK3	86/58 100/104 109 114	Output	DMAC single address transfer ackr signal.
	TENDO-A/TENDO-B TEND1-A/TEND1-B TEND2 TEND3	85/57 94/63 108 113	Output	Indicates DMAC data transfer end.

Rev.1.00 Jun. 07, 2006 Pag

				compare outputs/PWM outputs.
	TIOCA2 TIOCB2	105, 106 106	Input/ output	Signals for TGRA_2 and TGRB_2. T used for the input capture inputs/outp compare outputs/PWM outputs.
	TIOCA3 TIOCB3 TIOCC3 TIOCD3	49, 51 49 52, 53 53	Input/ output	Signals for TGRA_3 and TGRB_3. T used for the input capture inputs/outp compare outputs/PWM outputs.
	TIOCA4 TIOCB4	54, 55 54	Input/ output	Signals for TGRA_4 and TGRB_4. T used for the input capture inputs/outp compare outputs/PWM outputs.
	TIOCA5 TIOCB5	59, 60 60	Input/ output	Signals for TGRA_5 and TGRB_5. T used for the input capture inputs/outp compare outputs/PWM outputs.
Programmable pulse generator (PPG)	P015 P014 P013 P012 P011 P010 P09 P08 P07 P06 P05 P04 P03 P02 P01 P00	106 105 104 63 62 58 57 56 60 59 55 54 53 52 51 49	Output	Output pins for the pulse signals.

Rev.1.00 Jun. 07, 2006 Page 14 of 1102 REJ09B0294-0100



	TMRI2	107		
	TMRI3	111		
Watchdog timer (WDT)	WDTOVF	95	Output	Output pin for the counter overflow watchdog timer mode.
Serial	TxD0	52	Output	Output pins for transmit data.
communication	TxD1	59		
interface (SCI)	TxD2	84		
	TxD4	107		
	TxD5	93		
	TxD6	8		
	RxD0	51	Input	Input pins for receive data.
	RxD1	55		
	RxD2	85		
	RxD4	108		
	RxD5	94		
	RxD6	9		
	SCK0	49	Input/	Input/output pins for clock signals.
	SCK1	54	output	
	SCK2	86		
	SCK4	109		
SCI with IrDA	lrTxD	93	Output	Output pin that outputs decoded da
(SCI)	IrRxD	94	Input	Input pin that inputs decoded data

Renesas

Rev.1.00 Jun. 07, 2006 Pag REJ09

AN5 AN4 AN3 AN2 AN1 AN0 ADTRG0 DA1	126 124 122 120 119 118 87 128	Input	A/D conversion.
AN3 AN2 AN1 AN0 ADTRG0 DA1	122 120 119 118 87	•	A/D conversion.
AN2 AN1 AN0 ADTRG0 DA1	120 119 118 87	•	Input pin for the external trigger signa A/D conversion. Output pins for the analog signals fo
AN1 AN0 ADTRG0 DA1	119 118 87	•	A/D conversion.
AN0 ADTRG0 DA1	118 87	•	A/D conversion.
ADTRG0 DA1	87	•	A/D conversion.
DA1	-	•	A/D conversion.
	128	Output	Output pins for the analog signals for
D 4 0			Calpar pine iei and analog olgitalo io
DA0	127		converter.
AV _{cc}	121	Input	Analog power supply pin for the A/D converters. When the A/D and D/A c are not in use, connect to the system supply.
AV _{ss}	123	Input	Ground pin for the A/D and D/A conv Connect to the system power supply
Vref	125	Input	Reference power supply pin for the A D/A converters. When the A/D and D converters are not in use, connect to system power supply.
	AV _{cc}	AV _{cc} 121 AV _{ss} 123	AV _{cc} 121 Input AV _{ss} 123 Input

Rev.1.00 Jun. 07, 2006 Page 16 of 1102 REJ09B0294-0100



P25	55		
P24	54		
P23	53		
P22	52		
P21	51		
P20	49		
P37	106	Input/	8-bit input/output pins.
P36	105	output	
P35	104		
P34	63		
P33	62		
P32	58		
P31	57		
P30	56		
P57	128	Input	8-bit input pins.
P56	127		
P56 P55	127 126		
P55	126		
P55 P54	126 124		
P55 P54 P53	126 124 122		
P55 P54 P53 P52	126 124 122 120		
P55 P54 P53 P52 P51	126 124 122 120 119	Input/	6-bit input/output pins.
P55 P54 P53 P52 P51 P50	126 124 122 120 119 118	Input/ output	6-bit input/output pins.
P55 P54 P53 P52 P51 P50 P65	126 124 122 120 119 118 114		6-bit input/output pins.
P55 P54 P53 P52 P51 P50 P65 P64	126 124 122 120 119 118 114 113		6-bit input/output pins.
P55 P54 P53 P52 P51 P50 P65 P64 P63	126 124 122 120 119 118 114 113 111		6-bit input/output pins.

Renesas

Rev.1.00 Jun. 07, 2006 Pag REJ09

	10L	output	
PB5	131		
PB4	130		
PB3	3		
PB2	2		
PB1	1		
PB0	144		
PC3	117	Input/	2-bit input/output pins.
PC2	116	output	
PD7	30	Input/	8-bit input/output pins.
PD6	31	output	
PD5	33		
PD4	34		
PD3	35		
PD2	36		
PD1	37		
PD0	38		
PE7	20	Input/	8-bit input/output pins.
PE6	21	output	
PE5	22		
PE4	24		
PE3	26		
PE2	27		
PE1	28		
 PE0	29		

Rev.1.00 Jun. 07, 2006 Page 18 of 1102 REJ09B0294-0100



PH5	71		
PH4	70		
PH3	68		
PH2	67		
PH1	66		
PH0	65		
PI7	83	Input/	8-bit input/output pins.
PI6	82	output	
PI5	81		
PI4	80		
PI3	78		
PI2	77		
Pl1	76		
PI0	75		
PM4	41	Input/	5-bit input/output pins.
PM3	40	output	
PM2	10		
PM1	9		
PM0	8		

RENESAS

Rev.1.00 Jun. 07, 2006 Page 20 of 1102 REJ09B0294-0100



- Opward-compatible with H8/300, H8/300H, and H8S/2000 object programs
 Can execute H8/300, H8/300H, and H8S/2000 object programs
- Sixteen 16-bit general registers
 - Also usable as sixteen 8-bit registers or eight 32-bit registers
- 87 basic instructions
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Bit field transfer instructions
 - Powerful bit-manipulation instructions
 - Bit condition branch instructions
 - Multiply-and-accumulate instruction
- Eleven addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn)
 - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B), @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]
 - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-E@ERn+, or @ERn-]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or @(ERn.L,PC)]
 - Memory indirect [@@aa:8]
 - Extended memory indirect [@@vec:7]

RENESAS

0 × 0 bit register register multiply.	1 State
— 16 ÷ 8-bit register-register divide:	10 states
— 16×16 -bit register-register multiply:	1 state
— 32 ÷ 16-bit register-register divide:	18 states
— 32×32 -bit register-register multiply:	5 states
— 32 ÷ 32-bit register-register divide:	18 states

- Four CPU operating modes
 - Normal mode
 - Middle mode
 - Advanced mode
 - Maximum mode
- Power-down modes
 - Transition is made by execution of SLEEP instruction
 - Choice of CPU operating clocks

Rev.1.00 Jun. 07, 2006 Page 22 of 1102 REJ09B0294-0100






Figure 2.1 CPU Operating Modes

2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Note: Normal mode is not supported in this LSI.

Address Space

The maximum address space of 64 kbytes can be accessed.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an add register. (If the general register Rn is referenced in the register indirect addressing m pre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, t the corresponding extended register En will be affected.)

• Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

RENESAS



Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit unit




Figure 2.3 Stack Structure (Normal Mode)

Rev.1.00 Jun. 07, 2006 Page 24 of 1102 REJ09B0294-0100



The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regist referenced in the register indirect addressing mode with pre-/post-increment or pre-/j decrement and a carry or borrow occurs, however, the value in the corresponding ex register En will be affected.)

• Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses
 In middle mode, the top area starting at H'000000 is allocated to the exception vector
 One branch address is stored per 32 bits. The upper eight bits are ignored and the low
 are stored. The structure of the exception vector table is shown in figure 2.4.

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit branc The upper eight bits are reserved and assumed to be H'00.

Stack Structure


The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit units



Instruction Set

All instructions and addressing modes can be used.

Exception Vector Table and Memory Indirect Branch Addresses
 In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.





The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit bran address. The upper eight bits are reserved and assumed to be H'00.

Rev.1.00 Jun. 07, 2006 Page 26 of 1102 REJ09B0294-0100






Figure 2.5 Stack Structure (Middle and Advanced Modes)

2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

Address Space

The maximum address space of 4 Gbytes can be linearly accessed.

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.

• Instruction Set

All instructions and addressing modes can be used.

Exception Vector Table and Memory Indirect Branch Addresses

In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.

RENESAS

Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit units EXR contents are saved or restored regardless of whether or not EXR is in use.






Figure 2.7 Stack Structure (Maximum Mode)








Figure 2.8 Memory Map






Figure 2.9 CPU Registers

Rev.1.00 Jun. 07, 2006 Page 30 of 1102 REJ09B0294-0100



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also use registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers





Figure 2.11 Stack

2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will exec length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least si bit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

Rev.1.00 Jun. 07, 2006 Page 32 of 1102 REJ09B0294-0100



Bit	Bit Name	Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts when set to 1. This bit is set start of an exception handling.
6	UI	Undefined	R/W	User Bit
				Can be written to and read from by software t LDC, STC, ANDC, ORC, and XORC instructi
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, or NEG.B instruction is executed, this flag is a there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.V NEG.W instruction is executed, this flag is se there is a carry or borrow at bit 11, and cleared otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, this flag is set to 1 if th carry or borrow at bit 27, and cleared to 0 oth
4	U	Undefined	R/W	User Bit
				Can be written to and read from by software t LDC, STC, ANDC, ORC, and XORC instructi
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit (re sign bit) of data.

otherwise. A carry has the following types.

- Carry from the result of addition
- Borrow from the result of subtraction
- Carry from the result of shift or rotation

The carry flag is also used as a bit accumulate manipulation instructions.

2.5.4 Extended Control Register (EXR)

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions.

For details, see section 4, Exception Handling.

D :4	Dit Nama	Initial		Description
Bit	Bit Name	Value	R/W	Description
7	Т	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception is g each time an instruction is executed. When thi cleared to 0, instructions are executed in sequ
6 to 3	_	All 1	R/W	Reserved
				These bits are always read as 1.
2	12	1	R/W	Interrupt Mask Bits
1	11	1	R/W	These bits designate the interrupt mask level (
0	10	1	R/W	

Rev.1.00 Jun. 07, 2006 Page 34 of 1102 REJ09B0294-0100

RENESAS

initial value is H'FFFFF00. The SBR contents are changed with the LDC and STC inst

2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. In of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are val upper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) is undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.







Figure 2.12 shows the data formats in general registers.

Figure 2.12 General Register Data Formats

Rev.1.00 Jun. 07, 2006 Page 36 of 1102 REJ09B0294-0100

RENESAS

the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.



When SP (ER7) is used as an address register to access the stack, the operand size shoul size or longword size.

Figure 2.13 Memory Data Formats



	POP, PUSH*1	W/L
	LDM, STM	L
	MOVA	B/W* ²
Block transfer	EEPMOV	В
	MOVMD	B/W/L
	MOVSD	В
Arithmetic operations	ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC	B/W/L
	DAA, DAS	В
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	B/W
	MULU, DIVU, MULS, DIVS	W/L
	MULU/U, MULS/U	L
	EXTU, EXTS	W/L
	TAS	В
	MAC	_
	LDMAC, STMAC	—
	CLRMAC	—
Logic operations	AND, OR, XOR, NOT	B/W/L
Shift	SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR	B/W/L
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	В
	BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ	В
	BFLD, BFST	В

Rev.1.00 Jun. 07, 2006 Page 38 of 1102 REJ09B0294-0100

RENESAS

[Legend]

- B: Byte size
- W: Word size
- L: Longword size
- Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W @-SP.

POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV. @-SP.

- 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.
- 5. Size of general register to be restored
- 6. Not available in this LSI.



Data transfer	MOV	B/W/L	S	SD	SD	SD	SD	SD		SD
		В		S/D					S/D	
	MOVFPE, MOVTPE* ¹²	В		S/D						S/D*
	POP, PUSH	W/L		S/D				S/D*2		
	LDM, STM	L		S/D				S/D*2		
	MOVA* ⁴	B/W		S	S	S	S	S		S
Block	EEPMOV	В								
transfer	MOVMD	B/W/L								
	MOVSD	В								
Arithmetic	ADD, CMP	В	S	D	D	D	D	D	D	D
operations		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	SUB	В	S		D	D	D	D	D	D
		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	ADDX, SUBX	B/W/L	S	SD						
		B/W/L	S		SD					
		B/W/L	S					SD*⁵		
	INC, DEC	B/W/L		D						
	ADDS, SUBS	L		D						
	DAA, DAS	В		D						
	MULXU, DIVXU	B/W	S:4	SD						
	MULU, DIVU	W/L	S:4	SD						

Rev.1.00 Jun. 07, 2006 Page 40 of 1102 REJ09B0294-0100

RENESAS

	MAC	—								
	CLRMAC	_								
	LDMAC			S						
	STMAC			D						
Logic	AND, OR, XOR	В		S	D	D	D	D	D	D
operations		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	NOT	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
Shift	SHLL, SHLR	В		D	D	D	D	D	D	D
		B/W/L*6		D	D	D	D	D		D
		B/W/L*7	·	D						
	SHAL, SHAR	В		D	D	D	D	D	D	D
	Rotl, Rotr Rotxl, Rotxr	W/L		D	D	D	D	D		D
Bit manipu- lation	BSET, BCLR, BNOT, BTST, BSET/cc, BCLR/cc	В		D	D				D	D
	BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST, BSTZ, BISTZ	В		D	D				D	D

Renesas

(VBR, SBR)			-				
STC (CCR, EXR)	B/W*9		D	D	D	D* ¹¹	D
STC (VBR, SBR)	L		D				
ANDC, ORC, XORC	В	S					
SLEEP	_						
NOP	_						

[Legend]

d: d:16 or d:32

S: Can be specified as a source operand.

D: Can be specified as a destination operand.

SD: Can be specified as either a source or destination operand or both.

S/D: Can be specified as either a source or destination operand.

S:4: 4-bit immediate data can be specified as a source operand.

Notes: 1. Only @aa:16 is available.

- 2. @ERn+ as a source operand and @-ERn as a destination operand
- Specified by ER5 as a source address and ER6 as a destination address for d transfer.
- 4. Size of data to be added with a displacement
- 5. Only @ERn- is available
- 6. When the number of bits to be shifted is 1, 2, 4, 8, or 16
- 7. When the number of bits to be shifted is specified by 5-bit immediate data or a register
- 8. Size of data to specify a branch condition
- 9. Byte when immediate or register direct, otherwise, word
- 10. Only @ERn+ is available
- 11. Only @-ERn is available
- 12. Not available in this LSI.

Rev.1.00 Jun. 07, 2006 Page 42 of 1102 REJ09B0294-0100

RENESAS

	Bcc	—		0					
	BRA	_		0	0				
	BRA/S	—		O*					
	JMP	_	0			0	0	0	0
	BSR	_		0					
	JSR	_	0			0	0	0	0
	RTS, RTS/L	. —							
System	TRAPA	_							
control	RTE, RTE/L	. —							

[Legend]

d: d:8 or d:16

Note: * Only @(d:8, PC) is available.



ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
VBR	Vector base register
SBR	Short address base register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
\rightarrow	Move
~	Logical not (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (ER0 to ER7).

Rev.1.00 Jun. 07, 2006 Page 44 of 1102 REJ09B0294-0100



		Saves general register contents on the stack.
LDM	L	@SP+ \rightarrow Rn (register list)
		Restores the data from the stack to multiple general registers. T or four general registers which have serial register numbers car specified.
STM	L	Rn (register list) \rightarrow @–SP
		Saves the contents of multiple general registers on the stack. To or four general registers which have serial register numbers car specified.
MOVA	B/W	$EA \to Rd$
		Zero-extends and shifts the contents of a specified general regimemory data and adds them with a displacement. The result is general register.
Note: Not	ovoilable i	

Note: Not available in this LSI.



MOVMD.W	W	Transfers a data block.
		Transfers word data which begins at a memory location specified to a memory location specified by ER6. The number of word data transferred is specified by R4.
MOVMD.L	L	Transfers a data block.
		Transfers longword data which begins at a memory location spec ER5 to a memory location specified by ER6. The number of long data to be transferred is specified by R4.
MOVSD.B	В	Transfers a data block with zero data detection.
		Transfers byte data which begins at a memory location specified to a memory location specified by ER6. The number of byte data transferred is specified by R4. When zero data is detected during the transfer stops and execution branches to a specified address

Rev.1.00 Jun. 07, 2006 Page 46 of 1102 REJ09B0294-0100



INC	D/VV/L	$nu \pm i \rightarrow nu$, $nu \pm 2 \rightarrow nu$
DEC		Increments or decrements a general register by 1 or 2. (Byte op can be incremented or decremented by 1 only.)
ADDS	L	$Rd \pm 1 \to Rd, \ Rd \pm 2 \to Rd, \ Rd \pm 4 \to Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from data in a generation
DAA	В	Rd (decimal adjust) \rightarrow Rd
DAS		Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 2-digit 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \to Rd$
		Performs unsigned multiplication on data in two general register bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits.
MULU	W/L	$Rd \times Rs \to Rd$
		Performs unsigned multiplication on data in two general register bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits.
MULU/U	L	$Rd \times Rs \to Rd$
		Performs unsigned multiplication on data in two general register \times 32 bits \rightarrow upper 32 bits).
MULXS	B/W	$Rd \times Rs \to Rd$
		Performs signed multiplication on data in two general registers: bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits.
MULS	W/L	$Rd \times Rs \to Rd$
		Performs signed multiplication on data in two general registers: bits \times 16 bits \rightarrow 16 bits, or 32 bits \times 32 bits \rightarrow 32 bits.
MULS/U	L	$Rd \times Rs \to Rd$
		Performs signed multiplication on data in two general registers 32 bits \rightarrow upper 32 bits).
DIVXU	B/W	$Rd \div Rs \to Rd$
		Performs unsigned division on data in two general registers: eit \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits quotient and 16-bit remainder.

		Compares data between immediate data, general registers, and and stores the result in CCR.
NEG	B/W/L	$0 - (EAd) \rightarrow (EAd)$
		Takes the two's complement (arithmetic complement) of data in a register or the contents of a memory location.
EXTU	W/L	(EAd) (zero extension) \rightarrow (EAd)
		Performs zero-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be zero-extended.
EXTS	W/L	(EAd) (sign extension) \rightarrow (EAd)
		Performs sign-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be sign-extended.
TAS	В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @EAd)</bit>
		Tests memory contents, and sets the most significant bit (bit 7) to
MAC	_	$(EAs) \times (EAd) + MAC \rightarrow MAC$
		Performs signed multiplication on memory contents and adds the MAC.
CLRMAC	_	$0 \rightarrow MAC$
		Clears MAC to zero.
LDMAC	—	$Rs \rightarrow MAC$
		Loads data from a general register to MAC.
STMAC	_	$MAC \rightarrow Rd$
		Stores data from MAC to a general register.

Rev.1.00 Jun. 07, 2006 Page 48 of 1102 REJ09B0294-0100



		data, general registers, and memory.
NOT	B/W/L	\sim (EAd) \rightarrow (EAd)
		Takes the one's complement of the contents of a general registememory location.

Table 2.8 Shift Operation Instructions

Instruction	Size	Function
SHLL	B/W/L	(EAd) (shift) \rightarrow (EAd)
SHLR		Performs a logical shift on the contents of a general register or a location.
		The contents of a general register or a memory location can be 1, 2, 4, 8, or 16 bits. The contents of a general register can be s any bits. In this case, the number of bits is specified by 5-bit imr data or the lower 5 bits of the contents of a general register.
SHAL	B/W/L	(EAd) (shift) \rightarrow (EAd)
SHAR		Performs an arithmetic shift on the contents of a general registe memory location.
		1-bit or 2-bit shift is possible.
ROTL	B/W/L	(EAd) (rotate) \rightarrow (EAd)
ROTR		Rotates the contents of a general register or a memory location
		1-bit or 2-bit rotation is possible.
ROTXL	B/W/L	(EAd) (rotate) \rightarrow (EAd)
ROTXR		Rotates the contents of a general register or a memory location carry bit.
		1-bit or 2-bit rotation is possible.

RENESAS

DULN	D	$0 \rightarrow (\langle \text{DNI-INO.} \rangle 0 \langle \Box A u \rangle)$
_		Clears a specified bit in the contents of a general register or a m location to 0. The bit number is specified by 3-bit immediate data lower three bits of a general register.
BCLR/cc	В	if cc, $0 \rightarrow (\text{sbit-No.} \text{ of } \text{})$
		If the specified condition is satisfied, this instruction clears a specified in a memory location to 0. The bit number can be specified by 3- immediate data, or by the lower three bits of a general register. The status can be specified as a condition.
BNOT	В	~ (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in the contents of a general register or a m location. The bit number is specified by 3-bit immediate data or t three bits of a general register.
BTST	В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in the contents of a general register or a me location and sets or clears the Z flag accordingly. The bit numbe specified by 3-bit immediate data or the lower three bits of a gen register.
BAND	В	$C \land (\text{-bit-No.> of -EAd>}) \rightarrow C$
		ANDs the carry flag with a specified bit in the contents of a gene register or a memory location and stores the result in the carry flubit number is specified by 3-bit immediate data.
BIAND	В	$C \land [\sim (\langle bit-No. \rangle of \langle EAd \rangle)] \rightarrow C$
		ANDs the carry flag with the inverse of a specified bit in the cont general register or a memory location and stores the result in the flag. The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (\text{ of }) \rightarrow C$
		ORs the carry flag with a specified bit in the contents of a genera or a memory location and stores the result in the carry flag. The number is specified by 3-bit immediate data.

Rev.1.00 Jun. 07, 2006 Page 50 of 1102 REJ09B0294-0100

RENESAS

		contents of a general register or a memory location and stores to in the carry flag. The bit number is specified by 3-bit immediate
BLD	В	$(\langle bit-No. \rangle of \langle EAd \rangle) \to C$
		Transfers a specified bit in the contents of a general register or location to the carry flag. The bit number is specified by 3-bit im data.
BILD	В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
		Transfers the inverse of a specified bit in the contents of a gene register or a memory location to the carry flag. The bit number i by 3-bit immediate data.
BST	В	$C \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$
		Transfers the carry flag value to a specified bit in the contents or general register or a memory location. The bit number is specifi immediate data.
BSTZ	В	$Z \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$
		Transfers the zero flag value to a specified bit in the contents of memory location. The bit number is specified by 3-bit immediate
BIST	В	$\sim C \rightarrow (\langle bit-No. \rangle of \langle EAd \rangle)$
		Transfers the inverse of the carry flag value to a specified bit in contents of a general register or a memory location. The bit nur specified by 3-bit immediate data.

Renesas

Instruction	Size	Function
BRA/BS	В	Tests a specified bit in memory location contents. If the specified
BRA/BC		condition is satisfied, execution branches to a specified address.
BSR/BS	В	Tests a specified bit in memory location contents. If the specified
BSR/BC		condition is satisfied, execution branches to a subroutine at a spe address.
Bcc	_	Branches to a specified address if the specified condition is satis
BRA/S	_	Branches unconditionally to a specified address after executing t instruction. The next instruction should be a 1-word instruction ex the block transfer and branch instructions.
JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address.
JSR		Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine.
RTS/L	—	Returns from a subroutine, restoring data from the stack to multip general registers.

Table 2.10 Branch Instructions	Table 2.10	Branch	Instructions
--	-------------------	--------	--------------

Rev.1.00 Jun. 07, 2006 Page 52 of 1102 REJ09B0294-0100



		Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val
	L	$Rs \rightarrow VBR, Rs \rightarrow SBR$
		Transfers the general register contents to VBR or SBR.
STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$
		Transfers the contents of CCR or EXR to a general register or n
		Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val
	L	$VBR \to Rd, SBR \to Rd$
		Transfers the contents of VBR or SBR to a general register.
ANDC	В	$CCR \land \#IMM \to CCR, EXR \land \#IMM \to EXR$
		Logically ANDs the CCR or EXR contents with immediate data.
ORC	В	$CCR \lor \#IMM \to CCR, EXR \lor \#IMM \to EXR$
		Logically ORs the CCR or EXR contents with immediate data.
XORC	В	$CCR \oplus \#IMM \to CCR, EXR \oplus \#IMM \to EXR$
		Logically exclusive-ORs the CCR or EXR contents with immedia
NOP		$PC + 2 \rightarrow PC$
		Only increments the program counter.

				1
eration field and	register fields			1
ор		rn	rm	ADD.B Rn, Rm, etc.
eration field, regi	ster fields, and ef	fective address	extension	
op rn rm			MOV.B @(d:16, Rn), Rm, et	
EA (disp)				
eration field, effe	ctive address ext	ension, and con	dition field	
ор	сс	EA	(disp)	BRA d:16, etc
	eration field, regi	eration field, register fields, and ef op EA (eration field, effective address ext	op rn eration field, register fields, and effective address op rn EA (disp) eration field, effective address extension, and con	op rn rm eration field, register fields, and effective address extension op rn rm op rn rm rm EA (disp) eration field, effective address extension, and condition field

Figure 2.14 Instruction Formats

• Operation Field

Indicates the function of the instruction, and specifies the addressing mode and operat carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field

Specifies the branch condition of Bcc instructions.

Rev.1.00 Jun. 07, 2006 Page 54 of 1102 REJ09B0294-0100



NO.	Addressing wode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:2,ERn)/@(d:16,ERn)/@(d:32,E
4	Index register indirect with displacement	@(d:16, RnL.B)/@(d:16,Rn.W)/@(d:
		@(d:32, RnL.B)/@(d:32,Rn.W)/@(d:
5	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
	Register indirect with pre-increment	@+ERn
	Register indirect with post-decrement	@ERn-
6	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
7	Immediate	#xx:3/#xx:4/#xx:8/#xx:16/#xx:32
8	Program-counter relative	@(d:8,PC)/@(d:16,PC)
9	Program-counter relative with index register	@(RnL.B,PC)/@(Rn.W,PC)/@(ERn.
10	Memory indirect	@@aa:8
11	Extended memory indirect	@ @ vec:7

2.8.1 Register Direct—Rn

The operand value is the contents of an 8-, 16-, or 32-bit general register which is specific register field in the instruction code.

R0H to R7H and R0L to R7L can be specified as 8-bit registers.

R0 to R7 and E0 to E7 can be specified as 16-bit registers.

ER0 to ER7 can be specified as 32-bit registers.

RENESAS

The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used wh displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or 6 operand is word data, or when the displacement is 4, 8, or 12 and the operand is longword

2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of following operation result and a 16- or 32-bit displacement: a specified bits of the content address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the in code and the 16-bit displacement is sign-extended when added to ERn. If the operand is the ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 or respectively.

Rev.1.00 Jun. 07, 2006 Page 56 of 1102 REJ09B0294-0100



The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is subtracted from the contents of an address reg (ERn). ERn is specified by the register field of the instruction code. After that, the op value is stored in the address register. The value subtracted is 1 for byte access, 2 for access, or 4 for longword access.

• Register indirect with pre-increment-@+ERn

The operand value is the contents of a memory location which is pointed to by the for operation result: the value 1, 2, or 4 is added to the contents of an address register (E is specified by the register field of the instruction code. After that, the operand value in the address register. The value added is 1 for byte access, 2 for word access, or 4 to longword access.

• Register indirect with post-decrement—@ERn-

The operand value is the contents of a memory location which is pointed to by the co an address register (ERn). ERn is specified by the register field of the instruction coo the memory location is accessed, 1, 2, or 4 is subtracted from the address register con the remainder is stored in the address register. The value subtracted is 1 for byte acce word access, or 4 for longword access.

using this addressing mode, data to be written is the contents of the general register after calculating an effective address. If the same general register is specified in an instruction effective addresses are calculated, the contents of the general register after the first calcuan effective address is used in the second calculation of an effective address.

Example 1:

MOV.W R0, @ER0+ When ER0 before execution is H'12345678, H'567A is written at H'12345678.

RENESAS

There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 bi (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. F bit absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can ad entire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

Absolute Address		Normal Mode	Middle Mode	Advanced Mode	Maximu Mode
Data area	8 bits (@aa:8)	A consecutive 2	256-byte area (the	upper address is s	set in SBI
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF,	H'00000000 t H'FFFF8000 t	
	32 bits (@aa:32)	_	H'FF8000 to H'FFFFFF	H'00000000 t	o H'FFFF
Program area	24 bits (@aa:24)	_	H'000000 to H'FFFFF	H'0000000 t	to H'00FF
	32 bits (@aa:32)	_		H'00000000 to H'00FFFFF	H'00000 H'FFFF

Table 2.13 Absolute Address Access Ranges

Rev.1.00 Jun. 07, 2006 Page 58 of 1102 REJ09B0294-0100

RENESAS

manipulation instructions contain 3-bit immediate data in the instruction code, for specific number. The BFLD and BFST instructions contain 8-bit immediate data in the instruction for specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the incode, for specifying a vector address.

2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit at the PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first l next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 word -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The rest value should be an even number. In advanced mode, only the lower 24 bits of this branc are valid; the upper 8 bits are all assumed to be 0 (H'00).


2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.V or @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC contect contents of an address register specified by the register field in the instruction code (RnI ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement is the address of the first byte of the next instruction. In advanced mode, only the lower 24 this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

RENESAS

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector at vector address of an exception handling other than a reset or a CPU address error can be oby VBR.







Figure 2.15 Branch Address Specification in Memory Indirect Mode



advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).


2.8.12 Effective Address Calculation

Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing moleculated in each addressing moleculated in the effective address are valid and the upper bits are ignored (zero extended) extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:


- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-ext the transfer and operation instructions.
- The lower 24 bits of the effective address are valid and the upper eight bits are zerofor the branch instructions.





Rev.1.00 Jun. 07, 2006 Page 62 of 1102 REJ09B0294-0100





2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2 of table 2.14.
- Next, the effective address is calculated using the obtained data as the index by the a mode shown in item 5 of table 2.14. The obtained data is used instead of the general The result is stored in a general register. For details, see H8SX Family Software Man

RENESAS

The reset state can also be entered by a watchdog timer overflow when available.

• Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the n processing flow due to activation of an exception source, such as, a reset, trace, interr trap instruction. The CPU fetches a start address (vector) from the exception handling table and branches to that address. For further details, see section 4, Exception Handli

• Program execution state

In this state the CPU executes program instructions in sequence.

Bus-released state

The bus-released state occurs when the bus has been released in response to a bus req a bus master other than the CPU. While the bus is released, the CPU halts operations.

• Program stop state

This is a power-down state in which the CPU stops operating. The program stop state when a SLEEP instruction is executed or the CPU enters hardware standby mode. For see section 23, Power-Down Modes.




Figure 2.16 State Transitions

Rev.1.00 Jun. 07, 2006 Page 64 of 1102 REJ09B0294-0100



MCU Operating Mode	MD2	MD1	MD0	CPU Operating Mode	Address	LSI Initiation Mode	On-Chip ROM	Ext Bu Defa
Mode			WIDU	wode	Space	Mode	ROM	Dela
2	0	1	0	Advanced	16 Mbytes	Boot mode	Enabled	8 bits
4	1	0	0	_		On-chip ROM	Disabled	16 bi
5	1	0	1	_		disabled extended mode	Disabled	8 bits
6	1	1	0	_		On-chip ROM enabled extended mode	Enabled	8 bits
7	1	1	1	_		Single-chip mode	Enabled	8 bits
							· · · · · · · · · · · · · · · · · · ·	

Table 3.2 SDRAM Interface Selection for MCU Operating Mode

MD3	SDRAM Interface
0	Disabled
1	Enabled

In this LSI, an advanced mode as the CPU operating mode and a 16-Mbyte address space available. The initial external bus widths are eight or 16 bits. As the LSI initiation mode external extended mode, on-chip ROM initiation mode, or single-chip initiation mode ca selected.

Mode 2 is the boot mode in which the flash memory can be programmed and erased. Fo on the boot mode, see section 21, Flash Memory (0.18-µm F-ZTAT Version).

RENESAS

bit address space is designated for all areas, it is called the 8-bit bus width mode.

3.2 Register Descriptions

The following registers are related to the operating mode setting.

- Mode control register (MDCR)
- System control register (SYSCR)

3.2.1 Mode Control Register (MDCR)

MDCR indicates the current operating mode. When MDCR is read from, the states of sig MD3 to MD0 are latched. Latching is released by a reset.

Bit	15	14	13	12	11	10	9	
Bit Name	MDS7	_	_	_	MDS3	MDS2	MDS1	
Initial Value	Undefined*	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_						
Initial Value	Undefined*	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	

Note: * Determined by pins MD3 to MD0.

Rev.1.00 Jun. 07, 2006 Page 66 of 1102 REJ09B0294-0100



7 — Undefined* R Reserved 6 — 1 R These are read-only bits and cannot be modeled by the second se	8	MDS0	Undefined*	R	When MDCR is read, the signal levels input MD2 to MD0 are latched into these bits. The latches are released by a reset.
5 0 R 4 1 R 3 Undefined* R 2 Undefined* R 1 Undefined* R	7	—	Undefined*	R	Reserved
4 1 R 3 Undefined* R 2 Undefined* R 1 Undefined* R	6		1	R	These are read-only bits and cannot be more
3 — Undefined* R 2 — Undefined* R 1 — Undefined* R	5		0	R	
2 — Undefined* R 1 — Undefined* R	4		1	R	
1 — Undefined* R	3		Undefined*	R	
	2	—	Undefined*	R	
0 — Undefined* R	1	—	Undefined*	R	
	0		Undefined*	R	

Note: * Determined by pins MD3 to MD0.

Table 3.3Settings of Bits MDS3 to MDS0

MCU Operating		Mode Pi	ns	MDCR			
Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	
2	0	1	0	1	1	0	
4	1	0	0	0	0	1	
5	1	0	1	0	0	0	
6	1	1	0	0	1	0	
7	1	1	1	0	1	0	

Renesas

Bit Name	—	_	—	—	—	—	DTCMD	
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: * The initial value depends on the startup mode.

		Initial		
Bit	Bit Name	Value	R/W	Descriptions
15	_	1	R/W	Reserved
14	—	1	R/W	These bits are always read as 1. The write valual always be 1.
13	MACS	0	R/W	MAC Saturation Operation Control
				Selects either saturation operation or non-satu operation for the MAC instruction.
				0: MAC instruction is non-saturation operation
				1: MAC instruction is saturation operation
12	_	1	R/W	Reserved
				This bit is always read as 1. The write value sh always be 1.
11	FETCHMD	0	R/W	Instruction Fetch Mode Select
				This LSI can prefetch an instruction in units of 32 bits. Select the bus width for instruction feto depending on the used memory for the storage programs ^{*1} .
				0: 32-bit mode
				1: 16-bit mode

Rev.1.00 Jun. 07, 2006 Page 68 of 1102 REJ09B0294-0100



				external bus cycle should not be executed.
				The external bus cycle may be carried out in with the internal bus cycle depending on the the write data buffer function.
				0: External bus disabled
				1: External bus enabled
8	RAME	1	R/W	RAM Enable
				Enables or disables the on-chip RAM. This bi initialized when the reset state is released. Do 0 during access to the on-chip RAM.
				0: On-chip RAM disabled
				1: On-chip RAM enabled
7 to 2		All 0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
1	DTCMD	1	R/W	DTC Mode Select
				Selects DTC operating mode.
				0: DTC is in full-address mode
				1: DTC is in short address mode
0	_	1	R/W	Reserved
				This bit is always read as 1. The write value a always be 1.

Notes: 1. For details on instruction fetch mode, see section 2.3, Instruction Fetch.

2. The initial value depends on the LSI initiation mode.

Renesas

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all an Ports D, E, and F function as an address bus, ports H and I function as a data bus, and par ports A and B function as bus control signals. However, if all areas are designated as an 8 access space by the bus controller, the bus mode switches to eight bits, and only port H fu as a data bus.

3.3.3 Mode 5

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all a Ports D, E, and F function as an address bus, port H functions as a data bus, and parts of J and B function as bus control signals. However, if any area is designated as a 16-bit access by the bus controller, the bus width mode switches to 16 bits, and ports H and I function a bus.

Rev.1.00 Jun. 07, 2006 Page 70 of 1102 REJ09B0294-0100



.

3.3.5 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, ar chip ROM is enabled.

In the initial state, all areas are designated to 8-bit access space and all I/O ports can be general input/output ports. The external address space cannot be accessed in the initial s setting the EXPE bit in the system control register (SYSCR) to 1 enables the external address space. After the external address space is enabled, ports D, E, and F can be used as an ac output bus and ports H and I as a data bus by specifying the data direction register (DDI port. For details, see section 9, I/O Ports.



POILE		P*/C	P*/C	P*/C	P*/C	P*7
	PB0	P*/C	P/C*	P/C*	P*/C	P*/
Port C	PC3, PC2	P*/C	P*/C	P*/C	P*/C	P*/
Port D		P*/A	А	А	P*/A	P*/
Port E		P*/A	А	А	P*/A	P*/
Port F	PF4 to PF0	P*/A	Α	А	P*/A	P*/
	PF7 to PF5	P*/A	P*/A	P*/A	P*/A	P*/
Port H		P*/D	D	D	D	P*/
Port I		P*/D	P/D*	P*/D	P*/D	P*/

[Legend]

P: I/O port

A: Address bus output


D: Data bus input/output

C: Control signals, clock input/output

*: Immediately after a reset

Rev.1.00 Jun. 07, 2006 Page 72 of 1102 REJ09B0294-0100






3. Do not access the reserved areas.

4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.1 Address Map in Each Operating Mode of H8SX/1663 (1)

RENESAS




- This area is specified as the external address space when EXTE = 1 and the reserved area when EX
 This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.
 - 3. Do not access the reserved areas.



Rev.1.00 Jun. 07, 2006 Page 74 of 1102 REJ09B0294-0100





- 3. Do not access the reserved areas.
- 4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.2 Address Map in Each Operating Mode of H8SX/1664 (1)

RENESAS

~	~ ~ ~ ~ ~ ~				
H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access prohib
H'FDC000	External address space	H'FDC000	External address space	H'FDC000	External addre reserved are
H'FF0000	Access prohibited area	H'FF0000	Access prohibited area	H'FF0000	Access prohib
H'FF2000	On-chip RAM/ external address space* ²	H'FF2000	On-chip RAM/ external address space* ²	H'FF2000	On-chip R external ad space*
H'FFC000	External address space	H'FFC000	External address space	H'FFC000	External addre reserved are
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O r
H'FFFF00	External address space	H'FFFF00	External address space	H'FFFF00	External addres
H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O r
Notes: 1.	This area is specified as th	e external addres	s space when EXPE = 1 a	and the reserved a	area when EXPE

- 2. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.
- 3. Do not access the reserved areas.



Rev.1.00 Jun. 07, 2006 Page 76 of 1102 REJ09B0294-0100



Priority	/	Exception Type	Exception Handling Start Timing			
High		Reset	Exception handling starts at the timing of level cha low to high on the RES pin, or when the watchdog overflows. The CPU enters the reset state when t pin is low.			
		Illegal instruction	Exception handling starts when an undefined cod executed.			
		Trace* ¹	Exception handling starts after execution of the cu instruction or exception handling, if the trace (T) b is set to 1.			
		Address error	After an address error has occurred, exception ha starts on completion of instruction execution.			
		Interrupt	Exception handling starts after execution of the cu instruction or exception handling, if an interrupt re occurred.* ²			
		Sleep instruction	Exception handling starts by execution of a sleep (SLEEP), if the SSBY bit in SBYCR is set to 0 and SLPIE bit in SBYCR is set to 1.			
Low		Trap instruction*3	Exception handling starts by execution of a trap ir (TRAPA).			
Notes:	1.	Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction.				
	2.	Interrupt detection is not performed on completion of ANDC, ORC, XORC, instruction execution, or on completion of reset exception handling.				
	3	Tran instruction exception	handling requests and sleep instruction exception			

Table 4.1 Exception Types and Priority

3. Trap instruction exception handling requests and sleep instruction exception requests are accepted at all times in program execution state.

Renesas

Vector Table Address Offse

				Advanced, I
Exception Source	ce	Vector Number	Normal Mode* ²	Maximum* ²
Reset		0	H'0000 to H'0001	H'0000 to H'
Reserved for sys	tem use	1	H'0002 to H'0003	H'0004 to H'
		2	H'0004 to H'0005	H'0008 to H'
		3	H'0006 to H'0007	H'000C to H'
Illegal instruction		4	H'0008 to H'0009	H'0010 to H'
Trace		5	H'000A to H'000B	H'0014 to H'
Reserved for sys	tem use	6	H'000C to H'000D	H'0018 to H'
Interrupt (NMI)		7	H'000E to H'000F	H'001C to H'
Trap instruction	(#0)	8	H'0010 to H'0011	H'0020 to H'
	(#1)	9	H'0012 to H'0013	H'0024 to H'
	(#2)	10	H'0014 to H'0015	H'0028 to H'
	(#3)	11	H'0016 to H'0017	H'002C to H'
CPU address error		12	H'0018 to H'0019	H'0030 to H'
DMA address err	or* ³	13	H'001A to H'001B	H'0034 to H'
Reserved for sys	tem use	14	H'001C to H'001D	H'0038 to H'
		17	H'0022 to H'0023	H'0044 to H'
Sleep interrupt		18	H'0024 to H'0025	H'0048 to H'

Rev.1.00 Jun. 07, 2006 Page 78 of 1102 REJ09B0294-0100

RENESAS

	IRQ2	66	H'0084 to H'0085	H'0108 to H
	IRQ3	67	H'0086 to H'0087	H'010C to H
	IRQ4	68	H'0088 to H'0089	H'0110 to H
	IRQ5	69	H'008A to H'008B	H'0114 to H
	IRQ6	70	H'008C to H'008D	H'0118 to H
	IRQ7	71	H'008E to H'008F	H'011C to H
	IRQ8	72	H'0090 to H'0091	H'0120 to H
	IRQ9	73	H'0092 to H'0093	H'0124 to H
	IRQ10	74	H'0094 to H'0095	H'0128 to H
	IRQ11	75	H'0096 to H'0097	H'012C to H
Reserved for system use		76	H'0098 to H'0099	H'0130 to H
		79	H'009E to H'009F	H'013C to H
Internal interrupt*4		80 	H'00A0 to H'00A1	H'0140 to H
		255	H'01FE to H'01FF	H'03FC to H

Notes: 1. Lower 16 bits of the address.

2. Not available in this LSI.

- 3. A DMA address error is generated by the DTC and DMAC.
- 4. For details of internal interrupt vectors, see section 5.5, Interrupt Exception H Vector Table.

RENESAS

A reset has priority over any other exception. When the $\overline{\text{RES}}$ pin goes low, all processing this LSI enters the reset state. To ensure that this LSI is reset, hold the $\overline{\text{RES}}$ pin low for at ms with the $\overline{\text{STBY}}$ pin driven high when the power is turned on. When operation is in prohold the $\overline{\text{RES}}$ pin low for at least 20 cycles.

The chip can also be reset by overflow of the watchdog timer. For details, see section 14, Watchdog Timer (WDT).

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral The interrupt control mode is 0 immediately after a reset.

4.3.1 Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, this LSI starts reception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I b set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 4.1 and 4.2 show examples of the reset sequence.

Rev.1.00 Jun. 07, 2006 Page 80 of 1102 REJ09B0294-0100



respectively, and all modules except the DTC and DMAC enter the module stop state.

Consequently, on-chip peripheral module registers cannot be read or written to. Register and writing is enabled when the module stop state is canceled.




Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)

RENESAS




Figure 4.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev.1.00 Jun. 07, 2006 Page 82 of 1102 REJ09B0294-0100



handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 4.4	Status of CCR and EXR after Trace Exception Handling
-----------	--

			CCR		EXR
Inte	errupt Control Mode	Ι	UI	т	l2 to
0		Trace e	xception handling	cannot be used.	
2		1		0	_
[Leg	end]				
1:	Set to 1				
0:	Cleared to 0				

--: Retains the previous value.



Instruction fetch	CPU	Fetches instructions from even addresses	No (no
		Fetches instructions from odd addresses	Occurs
		Fetches instructions from areas other than on-chip peripheral module space ^{*1}	No (no
		Fetches instructions from on-chip peripheral module space* ¹	Occurs
		Fetches instructions from external memory space in single-chip mode	Occurs
		Fetches instructions from access prohibited area.*2	Occurs
Stack operation	CPU	Accesses stack when the stack pointer value is even address	No (no
		Accesses stack when the stack pointer value is odd	Occurs
Data read/write	CPU	Accesses word data from even addresses	No (no
		Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occurs
		Accesses to access prohibited area*2	Occurs
Data read/write	DTC or DMAC	Accesses word data from even addresses	No (no
		Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occurs
		Accesses to access prohibited area* ²	Occurs
Single address transfer	DMAC	Address access space is the external memory space for single address transfer	No (no
		Address access space is not the external memory space for single address transfer	Occurs

Notes: 1. For on-chip peripheral module space, see section 6, Bus Controller (BSC).

2. For the access prohibited area, refer to figure 3.1 in section 3.4, Address Map.

Rev.1.00 Jun. 07, 2006 Page 84 of 1102 REJ09B0294-0100



program execution starts nom that address.

Even though an address error occurs during a transition to an address error exception ha address error is not accepted. This prevents an address error from occurring due to stack exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occurstacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC and DMAC.

- The ERR bit of DTCCR in the DTC is set to 1.
- The ERRF bit of DMDR_0 in the DMAC is set to 1.
- The DTE bits of DMDRs for all channels in the DMAC are cleared to 0 to forcibly to transfer.

Table 4.6 shows the state of CCR and EXR after execution of the address error exception handling.

Table 4.6 Status of CCR and EXR after Address Error Exception Handling

			CCR		EXR
Interrupt Control Mode		I	UI	т	l2 to
0		1			
2		1		0	7
[Leg	end]				
1:	Set to 1				
0:	Cleared to 0				
	D · · · · ·				

—: Retains the previous value.

RENESAS

	Pins inquito inquiti (external input)	12
On-chip	DMA controller (DMAC)	8
peripheral module	Watchdog timer (WDT)	1
modulo	A/D converter	1
	16-bit timer pulse unit (TPU)	26
	8-bit timer (TMR)	16
	Serial communications interface (SCI)	24
	I ² C bus interface 2 (IIC2)	2
	USB function module (USB)	5

Different vector numbers and vector table offsets are assigned to different interrupt source vector number and vector table offset, refer to table 5.2, Interrupt Sources, Vector Addres Offsets, and Interrupt Priority in section 5, Interrupt Controller.

Rev.1.00 Jun. 07, 2006 Page 86 of 1102 REJ09B0294-0100



3. An exception handling vector table address corresponding to the interrupt source is g the start address of the exception service routine is loaded from the vector table to Po program execution starts from that address.

4.7 Instruction Exception Handling

There are three instructions that cause exception handling: trap instruction, sleep instruction illegal instruction.

4.7.1 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap exception handling can be executed at all times in the program execution state. The trap instruction exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the vector number spec the TRAPA instruction is generated, the start address of the exception service routin from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to specified in the instruction code.

Table 4.8 shows the state of CCR and EXR after execution of trap instruction exception

RENESAS

4.7.2 Sleep Instruction Exception Handling

The sleep instruction exception handling starts when a sleep instruction is executed with bit in SBYCR set to 0 and the SLPIE bit in SBYCR set to 1. The sleep instruction except handling can always be executed in the program execution state. In the exception handlin CPU operates as follows.

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the vector number specific the SLEEP instruction is generated, the start address of the exception service routine is from the vector table to PC, and program execution starts from that address.

Bus masters other than the CPU may gain the bus mastership after a sleep instruction has executed. In such cases the sleep instruction will be started when the transactions of a bus other than the CPU has been completed and the CPU has gained the bus mastership.

Table 4.9 shows the state of CCR and EXR after execution of sleep instruction exception handling.

Rev.1.00 Jun. 07, 2006 Page 88 of 1102 REJ09B0294-0100



4.7.3 Exception Handling by Illegal Instruction

The illegal instructions are general illegal instructions and slot illegal instructions. The end handling by the general illegal instruction starts when an undefined code is executed. The exception handling by the slot illegal instruction starts when a particular instruction (e.g length is two words or more, or it changes the PC contents) at a delay slot (immediately delayed branch instruction) is executed. The exception handling by the general illegal in and slot illegal instruction is always executable in the program execution state.

The exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- An exception handling vector table address corresponding to the occurred exception generated, the start address of the exception service routine is loaded from the vector PC, and program execution starts from that address.

Table 4.10 shows the state of CCR and EXR after execution of illegal instruction except handling.



4.8 Stack Status after Exception Handling




Figure 4.3 shows the stack after completion of exception handling.

Figure 4.3 Stack Status after Exception Handling

Rev.1.00 Jun. 07, 2006 Page 90 of 1102 REJ09B0294-0100



POP.W	Rn	(or	MOV.W	@SP+,	Rn)
POP.L	ERn	(or	MOV.L	@SP+,	ERn)

Performing stack manipulation while SP is set to an odd value leads to an address error. shows an example of operation when the SP value is odd.




Figure 4.4 Operation when SP Value is Odd

RENESAS

Rev.1.00 Jun. 07, 2006 Pag REJ09

Rev.1.00 Jun. 07, 2006 Page 92 of 1102 REJ09B0294-0100



are given priority of 8, therefore they are accepted at all times.

- NMI
- Illegal instructions
- Trace
- Trap instructions
- CPU address error
- DMA address error (occurred in the DTC and DMAC)
- Sleep instruction
- Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessa source to be identified in the interrupt handling routine.

• Thirteen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall detection can be selected for NMI. Falling edge, rising edge, or both edge detection, sensing, can be selected for $\overline{IRQ11}$ to $\overline{IRQ0}$.

- DTC and DMAC control DTC and DMAC can be activated by means of interrupts.
- CPU priority control function

The priority levels can be assigned to the CPU, DTC, and DMAC. The priority level CPU can be automatically assigned on an exception generation. Priority can be given CPU interrupt exception handling over that of the DTC and DMAC transfer.

Renesas

Rev.1.00 Jun. 07, 2006 Pag REJ09




Figure 5.1 Block Diagram of Interrupt Controller

Rev.1.00 Jun. 07, 2006 Page 94 of 1102 REJ09B0294-0100



5.3 **Register Descriptions**

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to C, E to I, K, L, Q, and R (IPRA to IPRC, IPRE to IPRI, IPRK, IPRL, IPRQ, and IPRR)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)



Rev.1.00 Jun. 07, 2006 Pag REJ09

Βιτ	Bit Name	value	R/W	Description
7		0	R	Reserved
6		0	R	These are read-only bits and cannot be modified
5	INTM1	0	R/W	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select either of two interrupt control method interrupt controller.
				00: Interrupt control mode 0
				Interrupts are controlled by I bit in CCR.
				01: Setting prohibited.
				10: Interrupt control mode 2
				Interrupts are controlled by bits I2 to I0 in EX IPR.
				11: Setting prohibited.
3	NMIEG	0	R/W	NMI Edge Select
				Selects the input edge for the NMI pin.
				0: Interrupt request generated at falling edge of I
				1: Interrupt request generated at rising edge of N
2 to 0		All 0	R	Reserved
				These are read-only bits and cannot be modified

Rev.1.00 Jun. 07, 2006 Page 96 of 1102 REJ09B0294-0100



10,00	10,00	 10,00	10,00	 	

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be mo

Bit	Bit Name	Initial Value	R/W	Description
7	CPUPCE	0	R/W	CPU Priority Control Enable
				Controls the CPU priority control function. Setting to 1 enables the CPU priority control over the D DMAC.
				0: CPU always has the lowest priority
				1: CPU priority control enabled
6	DTCP2	0	R/W	DTC Priority Level 2 to 0
5	DTCP1	0	R/W	These bits set the DTC priority level.
4	DTCP0	0	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
3	IPSETE	0	R/W	Interrupt Priority Set Enable
				Controls the function which automatically assig interrupt priority level of the CPU. Setting this b automatically sets bits CPUP2 to CPUP0 by the interrupt mask bit (I bit in CCR or bits I2 to I0 in
				0: Bits CPUP2 to CPUP0 are not updated autor
				1: The interrupt mask bit value is reflected in bit to CPUP0

Renesas

Rev.1.00 Jun. 07, 2006 Pag REJ09

011: Priority level 3	
100: Priority level 4	
101: Priority level 5	
110: Priority level 6	
111: Priority level 7 (highe	est)

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so cannot be modified.

5.3.3 Interrupt Priority Registers A to I, K, L, Q, and R (IPRA to IPRI, IPRK, IPRL, IPRQ, and IPRR)

IPR sets priory (levels 7 to 0) for interrupts other than NMI.

Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence b the interrupt sources and the IPR settings, see table 5.2.

Bit	15	14	13	12	11	10	9	
Bit Name	_	IPR14	IPR13	IPR12	_	IPR10	IPR9	
Initial Value	0	1	1	1	0	1	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_	IPR6	IPR5	IPR4		IPR2	IPR1	
Initial Value	0	1	1	1	0	1	1	

Rev.1.00 Jun. 07, 2006 Page 98 of 1102 REJ09B0294-0100

RENESAS

				TOT. Phonly level 5
				110: Priority level 6
				111: Priority level 7 (highest)
11		0	R	Reserved
				This is a read-only bit and cannot be modified.
10	IPR10	1	R/W	Sets the priority level of the corresponding inter
9	IPR9	1	R/W	source.
8	IPR8	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
7		0	R	Reserved
				This is a read-only bit and cannot be modified.
6	IPR6	1	R/W	Sets the priority level of the corresponding inter
5	IPR5	1	R/W	source.
4	IPR4	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)

Rev.1.00 Jun. 07, 2006 Pag

101: Priority level 5 110: Priority level 6 111: Priority level 7 (highest)

5.3.4 IRQ Enable Register (IER)

IER enables interrupt requests IRQ15, and IRQ11 to IRQ0.

Bit	15	14	13	12	11	10	9	
Bit Name	IRQ15E	_	_	_	IRQ11E	IRQ10E	IRQ9E	I
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	I
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	IRQ15E	0	R/W	IRQ15 Enable The IRQ15 interrupt request is enabled when t 1. IRQ15 is internally connected to the 32KOV in the TM32K.
14 to 12	—	All 0	R/W	Reserved These bits are always read as 0. The write valu always be 0.

Rev.1.00 Jun. 07, 2006 Page 100 of 1102 REJ09B0294-0100

RENESAS

8	IRQ8E	0	R/W	IRQ8 Enable
				The IRQ8 interrupt request is enabled when t
7	IRQ7E	0	R/W	IRQ7 Enable
				The IRQ7 interrupt request is enabled when t
6	IRQ6E	0	R/W	IRQ6 Enable
				The IRQ6 interrupt request is enabled when t
5	IRQ5E	0	R/W	IRQ5 Enable
				The IRQ5 interrupt request is enabled when t
4	IRQ4E	0	R/W	IRQ4 Enable
				The IRQ4 interrupt request is enabled when t
3	IRQ3E	0	R/W	IRQ3 Enable
				The IRQ3 interrupt request is enabled when t
2	IRQ2E	0	R/W	IRQ2 Enable
				The IRQ2 interrupt request is enabled when t
1	IRQ1E	0	R/W	IRQ1 Enable
				The IRQ1 interrupt request is enabled when t
0	IRQ0E	0	R/W	IRQ0 Enable
				The IRQ0 interrupt request is enabled when t

Rev.1.00 Jun. 07, 2006 Page

• ISCRH

.

Bit	15	14	13	12	11	10	9	
Bit Name	IRQ15SR	IRQ15SF	—	_	_	_	—	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	IF
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
• ISCRL								
Bit	15	14	13	12	11	10	9	
Bit Name	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	IF

Bit Name	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	l IF
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	IF
- Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev.1.00 Jun. 07, 2006 Page 102 of 1102 REJ09B0294-0100



				11: Setting prohibited
13 to	8 —	All 0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
7	IRQ11SR	0	R/W	IRQ11 Sense Control Rise
6	IRQ11SF	0	R/W	IRQ11 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ11
5	IRQ10SR	0	R/W	IRQ10 Sense Control Rise
4	IRQ10SF	0	R/W	IRQ10 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ10
3	IRQ9SR	0	R/W	IRQ9 Sense Control Rise
2	IRQ9SF	0	R/W	IRQ9 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ9
-				

Rev.1.00 Jun. 07, 2006 Page

10 01 10

		Initial		
Bit	Bit Name	Value	R/W	Description
15	IRQ7SR	0	R/W	IRQ7 Sense Control Rise
14	IRQ7SF	0	R/W	IRQ7 Sense Control Fall
				00: Interrupt request generated by low level of \overline{IF}
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling an edges of IRQ7
13	IRQ6SR	0	R/W	IRQ6 Sense Control Rise
12	IRQ6SF	0	R/W	IRQ6 Sense Control Fall
				00: Interrupt request generated by low level of \overline{IF}
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling an edges of IRQ6
11	IRQ5SR	0	R/W	IRQ5 Sense Control Rise
10	IRQ5SF	0	R/W	IRQ5 Sense Control Fall
				00: Interrupt request generated by low level of \overline{IF}
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling an edges of IRQ5

Rev.1.00 Jun. 07, 2006 Page 104 of 1102 REJ09B0294-0100



				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a edges of IRQ3
5	IRQ2SR	0	R/W	IRQ2 Sense Control Rise
4	IRQ2SF	0	R/W	IRQ2 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a edges of IRQ2
3	IRQ1SR	0	R/W	IRQ1 Sense Control Rise
2	IRQ1SF	0	R/W	IRQ1 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a
				edges of IRQ1
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise
0	IRQ0SF	0	R/W	IRQ0 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge c
				11: Interrupt request generated at both falling a
				edges of IRQ0

Rev.1.00 Jun. 07, 2006 Page

Bit Name	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQTE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/(W)*	F						

Note: * Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instructi be used to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
15	IRQ15F	0	R/(W)*	[Setting condition]
				When the interrupt selected by ISCR occur [Clearing conditions]
				• Writing 0 after reading IRQnF = 1 (n = 15)
				When IRQn interrupt exception handling is while falling-edge sensing is selected
14 to 12	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valual always be 0.

Rev.1.00 Jun. 07, 2006 Page 106 of 1102 REJ09B0294-0100



Note:	* Only	0 can be w	ritten to clear	tho	flag
0	IRQ	0F 0	R/(W)*		
1	IRQ	1F 0	R/(W)*		
2	IRQ	2F 0	R/(W)*	•	When the DTC is activated by an IRQn in and the DISEL bit in MRB of the DTC is c
3	IRQ	3F 0	R/(W)*		selected

Note: Only 0 can be written, to clear the flag.

5.3.7 Software Standby Release IRQ Enable Register (SSIER)

SSIER selects the IRQ interrupt used to leave software standby mode.

The IRQ interrupt used to leave software standby mode should not be set as the DTC ac source.

Bit	15	14	13	12	11	10	9	
Bit Name	SSI15	_	_	_	SSI11	SSI10	SSI9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit	7	6	5	4	3	2	1	_
Bit Bit Name	7 SSI7	6 SSI6	5 SSI5	4 SSI4	3 SSI3	2 SSI2	1 SSI1	Γ
г	-		-		-		1 SSI1 0	Γ

RENESAS

Rev.1.00 Jun. 07, 2006 Page REJ09

				These bits are always read as 0. The write valu always be 0.
11	SSI11	0	R/W	Software Standby Release IRQ Setting
10	SSI10	0	R/W	These bits select the IRQn interrupt used to lea
9	SSI9	0	R/W	software standby mode ($n = 11$ to 0).
8	SSI8	0	R/W	0: An IRQn request is not sampled in software
7	SSI7	0	R/W	mode
6	SSI6	0	R/W	1: When an IRQn request occurs in software s mode, this LSI leaves software standby mod
5	SSI5	0	R/W	the oscillation settling time has elapsed
4	SSI4	0	R/W	. .
3	SSI3	0	R/W	
2	SSI2	0	R/W	
1	SSI1	0	R/W	
0	SSI0	0	R/W	

Rev.1.00 Jun. 07, 2006 Page 108 of 1102 REJ09B0294-0100



The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error ha and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR_0 in the DMAC to 1
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly termin transfer

(2) IRQn Interrupts

An IRQn interrupt is requested by a signal input on pins $\overline{\text{IRQ11}}$ to $\overline{\text{IRQ0}}$. $\overline{\text{IRQn}}$ (n = 11 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions shoul to clear the flag.



Rev.1.00 Jun. 07, 2006 Page REJ09




Figure 5.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal $\overline{\text{IRQn}}$, the level of $\overline{\text{II}}$ should be held low until an interrupt handling starts. Then set the corresponding input sig to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be explore the corresponding input signal $\overline{\text{IRQn}}$ is set to high before the interrupt handling begins and the set of the interrupt handling begins.

5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following fe

- For each on-chip peripheral module there are flags that indicate the interrupt request s and enable bits that enable or disable these interrupts. They can be controlled indepen When the enable bit is set to 1, an interrupt request is issued to the interrupt controller
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I
 priority control functions.

Rev.1.00 Jun. 07, 2006 Page 110 of 1102 REJ09B0294-0100



Classification	Interrupt Source	Vector Number	Address Offset*	IPR	Priority	DTC Activation
External pin	NMI	7	H'001C	—	High	_
External pin	IRQ0	64	H'0100	IPRA14 to IPRA12	_ ▲	0
	IRQ1	65	H'0104	IPRA10 to IPRA8	-	0
	IRQ2	66	H'0108	IPRA6 to IPRA4	-	0
	IRQ3	67	H'010C	IPRA2 to IPRA0	-	0
	IRQ4	68	H'0110	IPRB14 to IPRB12	-	0
	IRQ5	69	H'0114	IPRB10 to IPRB8	-	0
	IRQ6	70	H'0118	IPRB6 to IPRB4	-	0
	IRQ7	71	H'011C	IPRB2 to IPRB0	-	0
	IRQ8	72	H'0120	IPRC14 to IPRC12	-	0
	IRQ9	73	H'0124	IPRC10 to IPRC8	-	0
	IRQ10	74	H'0128	IPRC6 to IPRC4	-	0
	IRQ11	75	H'012C	IPRC2 to IPRC0	-	0
_	Reserved for	76	H'0130	_	-	_
	system use	77	H'0134	-		_
		78	H'0138	-		_
TM32K	32KOVI (IRQ15)	79	H'013C	IPRD2 to IPRD0	-	_
_	Reserved for system use	80	H'0140	_	-	_
WDT	WOVI	81	H'0144	IPRE10 to IPRE8	Low	_

Rev.1.00 Jun. 07, 2006 Page

TPU_0 TGI0A 88 H'0160 IPRF6 to IPRF4 0 TGI0B 89 H'0164 0 0 0 0 TGI0D 91 H'0166 0 0 0 0 0 TGI0D 91 H'016C 0		system use				
TGIOC 90 H'0168 TGIOD 91 H'016C TCIOV 92 H'0170 TPU_1 TGI1A 93 H'0174 TGI1B 94 H'0178 TCIV 95 H'0170 TCI1V 95 H'0176 TCI1V 95 H'0176 TCI1U 96 H'0180 TPU_2 TGI2A 97 TGI2B 98 H'0186 TCI2V 99 H'0180 TCI2U 100 H'0190 TPU_3 TGI3A 101 H'0194 TGI3D 104 H'0180 TICI3V 105 H'01A4 TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 0 0	TPU_0	TGI0A	88	H'0160	IPRF6 to IPRF4	0
TGIOD 91 H'016C TCIOV 92 H'0170 TPU_1 TGI1A 93 H'0174 IPRF2 to IPRF0 0 TGI1B 94 H'0178 0 0 TCIV 95 H'0176 0 0 TCIV 95 H'0176 0 0 TCIV 95 H'0176 0 0 TCIV 95 H'0176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <t< td=""><td></td><td>TGI0B</td><td>89</td><td>H'0164</td><td>-</td><td>0</td></t<>		TGI0B	89	H'0164	-	0
TCIOV 92 H'0170 TPU_1 TGI1A 93 H'0174 IPRF2 to IPRF0 0 TGI1B 94 H'0178 IPRF2 to IPRF0 0 0 TCIV 95 H'0170 0 0 TCIV 95 H'0178 0 0 TCIV 95 H'0170 0 0 TCIV 95 H'0170 0 0 TCIV 95 H'0170 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -		TGI0C	90	H'0168	_	0
TPU_1 TGI1A 93 H'0174 IPRF2 to IPRF0 0 TGI1B 94 H'0178 IPRF2 to IPRF0 0		TGI0D	91	H'016C	_	0
TGI1B 94 H'0178 TCI1V 95 H'017C TCI1U 96 H'0180 TPU_2 TGI2A 97 H'0184 TGI2B 98 H'0188 0 TCI2V 99 H'018C TCI2V 99 H'018C TCI2U 100 H'0190 TPU_3 TGI3A 101 H'0194 IPRG10 to IPRG8 0 TGI3D 102 H'0198 0 0 0 TGI3D 104 H'01A0 0 0 0 TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 0		TCI0V	92	H'0170	_	—
TCI1V 95 H'017C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TPU_1	TGI1A	93	H'0174	IPRF2 to IPRF0	0
TCI1U 96 H'0180 TPU_2 TGI2A 97 H'0184 IPRG14 to IPRG12 0 TGI2B 98 H'0188 0 0 TCI2V 99 H'018C 0 TCI2V 99 H'0190 0 0 0 0 0 0 0 0 0 0		TGI1B	94	H'0178	_	0
TPU_2 TGI2A 97 H'0184 IPRG14 to IPRG12 0 TGI2B 98 H'0188 IPRG14 to IPRG12 0		TCI1V	95	H'017C	_	—
TGI2B 98 H'0188 TCI2V 99 H'018C TCI2U 100 H'0190 TPU_3 TGI3A 101 H'0194 TGI3B 102 H'0198 TGI3C 103 H'0190 TGI3D 104 H'0190 TCI3V 105 H'01A4 TPU_4 TGI4A 106 H'01A2 TGI4B 107 H'01AC O		TCI1U	96	H'0180	_	_
TCI2V 99 H'018C TCI2U 100 H'0190 TPU_3 TGI3A 101 H'0194 IPRG10 to IPRG8 0 TGI3B 102 H'0192 0 0 0 0 TGI3C 103 H'019C 0 0 0 0 0 TGI3D 104 H'01A0 0 0 0 0 TCI3V 105 H'01A4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <	TPU_2	TGI2A	97	H'0184	IPRG14 to IPRG12	0
TCI2U 100 H'0190 — TPU_3 TGI3A 101 H'0194 IPRG10 to IPRG8 0 TGI3B 102 H'0198 0 0 0 TGI3C 103 H'019C 0 0 0 TGI3D 104 H'01A0 0 0 0 TCI3V 105 H'01A4 — 0 0 TPU_4 TGI4A 106 H'01AC 0 0 0		TGI2B	98	H'0188	_	0
TPU_3 TGI3A 101 H'0194 IPRG10 to IPRG8 O TGI3B 102 H'0198 O IPRG10 to IPRG8 O O IPRG10 to IPRG10 t		TCI2V	99	H'018C	_	
TGI3B 102 H'0198 0 TGI3C 103 H'019C 0 0 TGI3D 104 H'01A0 0 0 TCI3V 105 H'01A4 0 0 TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 0 TGI4B 107 H'01AC 0 0 0		TCI2U	100	H'0190	_	_
TGI3C 103 H'019C O TGI3D 104 H'01A0 O TCI3V 105 H'01A4 O TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 O TGI4B 107 H'01AC O O O	TPU_3	ТGIЗА	101	H'0194	IPRG10 to IPRG8	0
TGI3D 104 H'01A0 O TCI3V 105 H'01A4 — TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 O TGI4B 107 H'01AC O O		TGI3B	102	H'0198	_	0
TCI3V 105 H'01A4 — TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 O TGI4B 107 H'01AC O O		TGI3C	103	H'019C	_	0
TPU_4 TGI4A 106 H'01A8 IPRG6 to IPRG4 O TGI4B 107 H'01AC O O		TGI3D	104	H'01A0	_	0
TGI4B 107 H'01AC O		TCI3V	105	H'01A4	_	_
	TPU_4	TGI4A	106	H'01A8	IPRG6 to IPRG4	0
TCI4V 108 H'01B0 —		TGI4B	107	H'01AC	_	0
		TCI4V	108	H'01B0	_	
TCI4U 109 H'01B4 Low —		TCI4U	109	H'01B4	_	Low —

С

Rev.1.00 Jun. 07, 2006 Page 112 of 1102 REJ09B0294-0100

RENESAS

	OMIOD					0
	OV0I	118	H'01D8		_	_
TMR_1	CMI1A	119	H'01DC	IPRH10 to IPRH8		0
	CMI1B	120	H'01E0			0
	OV1I	121	H'01E4	_		_
TMR_2	CMI2A	122	H'01E8	IPRH6 to IPRH4	-	0
	CMI2B	123	H'01EC	_		0
	OV2I	124	H'01F0	_		_
TMR_3	СМІЗА	125	H'01F4	IPRH2 to IPRH0	-	0
	СМІЗВ	126	H'01F8	_		0
	OV3I	127	H'01FC	_		_
DMAC	DMTEND0	128	H'0200	IPRI14 to IPRI12	-	0
	DMTEND1	129	H'0204	IPRI10 to IPRI8	-	0
	DMTEND2	130	H'0208	IPRI6 to IPRI4	-	0
	DMTEND3	131	H'020C	IPRI2 to IPRI0	-	0
_	Reserved for	132	H'0210		-	_
	system use	133	H'0214	_		_
		134	H'0218	_		_
		135	H'021C	_		
DMAC	DMEEND0	136	H'0220	IPRK14 to IPRK12	-	0
	DMEEND1	137	H'0224	-		0
	DMEEND2	138	H'0228	_		0
	DMEEND3	139	H'022C	_	Low	0

RENESAS

Rev.1.00 Jun. 07, 2006 Page REJ09

17410	110				<u> </u>	
TEIO	147	H'024C		_	_	_
ERI1	148	H'0250	IPRK2 to IPRK0	-	_	_
RXI1	149	H'0254	_		0	C
TXI1	150	H'0258			0	C
TEI1	151	H'025C	_		_	_
ERI2	152	H'0260	IPRL14 to IPRL12	-	_	_
RXI2	153	H'0264	_		0	C
TXI2	154	H'0268	_		0	C
TEI2	155	H'026C	_		_	_
Reserved for	156	H'0270		-	_	_
system use	157	H'0274	_			_
	158	H'0278	_			_
	159	H'027C	_		_	_
ERI4	160	H'0280	IPRL6 to IPRL4	-	_	_
RXI4	161	H'0284	_		0	C
TXI4	162	H'0288	_		0	C
TEI4	163	H'028C	_		_	_
Reserved for	164	H'0290		-	_	_
system use	 215	 H'035C		l Low		
	ERI1 RXI1 TXI1 TEI1 ERI2 RXI2 TXI2 TEI2 Reserved for system use ERI4 RXI4 TXI4 TXI4 TEI4 Reserved for	ERI1 148 RXI1 149 TXI1 150 TEI1 151 ERI2 152 RXI2 153 TXI2 154 TEI2 155 Reserved for system use 156 ERI4 160 RXI4 161 TXI4 163 Reserved for system use 164	ERI1 148 H'0250 RXI1 149 H'0254 TXI1 150 H'0258 TEI1 151 H'025C ERI2 152 H'0260 RXI2 153 H'0264 TXI2 153 H'0264 TXI2 154 H'0268 TEI2 155 H'026C Reserved for system use 156 H'0274 158 H'0274 158 159 H'027C 159 ERI4 160 H'0284 TXI4 162 H'0284 TEI4 163 H'028C Reserved for system use 164 H'0290 System use	ERI1 148 H'0250 IPRK2 to IPRK0 RXI1 149 H'0254 IPRK2 to IPRK0 TXI1 150 H'0258 IPRK2 to IPRK0 TEI1 150 H'0250 IPRL14 to IPRL12 RXI2 153 H'0264 IPRL14 to IPRL12 RXI2 153 H'0268 IPRL14 to IPRL12 TXI2 154 H'0268 IPRL14 to IPRL12 TEI2 155 H'0260 IPRL14 to IPRL12 Reserved for system use 156 H'0270 — 158 H'0274 — — 159 H'0270 — — 158 H'0278 — — 159 H'0270 — — 159 H'0270 — — RXI4 161 H'0280 — TXI4 162 H'0288 [TEI4 163 H'0290 — system use —	ERI1 148 H'0250 IPRK2 to IPRK0 RXI1 149 H'0254 TXI1 150 H'0258 TEI1 151 H'025C ERI2 152 H'0264 TXI2 153 H'0268 TXI2 154 H'0268 TEI2 155 H'026C Reserved for system use 156 H'0270 158 H'0278 159 H'0270 RXI4 161 H'0280 RXI4 161 H'0284 TXI4 162 H'0280 TEI4 163 H'0280 Reserved for system use 164 H'0290 — I 164 H'0290 —	ERI1 148 H'0250 IPRK2 to IPRK0 — RXI1 149 H'0254 0 0 TXI1 150 H'0258 0 0 TEI1 151 H'0250 — — ERI2 152 H'0260 IPRL14 to IPRL12 — RXI2 153 H'0264 0 0 TXI2 154 H'0268 0 0 TEI2 155 H'0260 — — Reserved for system use 156 H'0270 — — 159 H'0274 — — — 159 H'0270 — — — RXI4 161 H'0280 IPRL6 to IPRL4 — RXI4 161 H'0284 0 0 — TEI4 163 H'0280 — — — Reserved for system use 164 H'0290 — — — 154 H'0290 — — — — —

Rev.1.00 Jun. 07, 2006 Page 114 of 1102 REJ09B0294-0100



				-		
	ERI5	222	H'0378	_		_
	TEI5	223	H'037C			_
SCI_6	RXI6	224	H'0380	IPRR14 to IPRR12		_
	TXI6	225	H'0384	_		_
	ERI6	226	H'0388	_		_
	TEI6	227	H'038C	_		_
TMR_4	CMIA4 or CMIB4	228	H'0390	IPRR10 to IPRR8	-	_
TMR_5	CMIA5 or CMIB5	229	H'0394	_		_
TMR_6	CMIA6 or CMIB6	230	H'0398	_		_
TMR_7	CMIA7 or CMIB7	231	H'039C	_		_
USB	USBINTN0	232	H'03A0	IPRR6 to IPRR4	-	_
	USBINTN1	233	H'03A4	_		_
	USBINTN2	234	H'03A8	_		_
	USBINTN3	235	H'03AC	_		_
_	Reserved for	236	H'03B0	IPRR2 to IPRR0	-	_
	system use	237	H'03B4	-		_
USB	resume	238	H'03B8	-		_
_	Reserved for	239	H'03BC	_	-	_
	system use	 255	 H'03FC		 Low	
		200	110310		LOW	

Note: * Lower 16 bits of the start address in advanced, middle, and maximum modes

RENESAS

Rev.1.00 Jun. 07, 2006 Page REJ09

Mode	negister	Mask Dit	Description
0	Default	I	The priority levels of the interrupt sources are f default settings. The interrupts except for NMI is masked by the
2	IPR	l2 to I0	Eight priority levels can be set for interrupt sou except for NMI with IPR. 8-level interrupt mask control is performed by b I0.

5.6.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in 0 the CPU. Figure 5.3 shows a flowchart of the interrupt acceptance operation in this case.

- 1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, the interrupt request is sent to the interrupt controller.
- 2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are held puthe I bit is cleared to 0, an interrupt request is accepted.
- 3. For multiple interrupt requests, the interrupt controller selects the interrupt request wi highest priority, sends the request to the CPU, and holds other interrupt requests pend
- 4. When the CPU accepts the interrupt request, it starts interrupt exception handling afte execution of the current instruction has been completed.
- 5. The PC and CCR contents are saved to the stack area during the interrupt exception h The PC contents saved on the stack is the address of the first instruction to be execute returning from the interrupt handling routine.
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.

Rev.1.00 Jun. 07, 2006 Page 116 of 1102 REJ09B0294-0100






Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0



- the default setting shown in table 5.2.
- 3. Next, the priority of the selected interrupt request is compared with the interrupt mask in EXR. When the interrupt request does not have priority over the mask level set, it i pending, and only an interrupt request with a priority over the interrupt mask level is a
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- The PC, CCR, and EXR contents are saved to the stack area during interrupt exception handling. The PC saved on the stack is the address of the first instruction to be execut returning from the interrupt handling routine.
- 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priorit accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to F
- The CPU generates a vector address for the accepted interrupt and starts execution of interrupt handling routine at the address indicated by the contents of the vector address vector table.

Rev.1.00 Jun. 07, 2006 Page 118 of 1102 REJ09B0294-0100






Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2






Figure 5.5 Interrupt Exception Handling

Rev.1.00 Jun. 07, 2006 Page 120 of 1102 REJ09B0294-0100

RENESAS

	Normal Mode*		Advanced Mode		Maximur
Execution State	Interrupt Control Mode 0	Interrupt Control Mode 2	Interrupt Control Mode 0	Interrupt Control Mode 2	Interrupt Control Mode 0
Interrupt priority determination*1			3	3	
Number of states until executing instruction ends* ²			1 to 19	+ 2·S ₁	
PC, CCR, EXR stacking	$S_{\!\scriptscriptstyle \rm K}$ to $2{\cdot}S_{\!\scriptscriptstyle \rm K}{}^{*^6}$	2·S _κ	$S_{\!\scriptscriptstyle K}$ to $2{\cdot}S_{\!\scriptscriptstyle K}{}^{*^6}$	2⋅S _κ	2·S _κ
Vector fetch			S	h	
Instruction fetch*3			2.	S	
Internal processing*4			2	2	
Total (using on-chip memory)	10 to 31	11 to 31	10 to 31	11 to 31	11 to 31

Notes: 1. Two states for an internal interrupt.

- 2. In the case of the MULXS or DIVXS instruction
- 3. Prefetch after interrupt acceptance or for an instruction in the interrupt handlin
- 4. Internal operation after interrupt acceptance or after vector fetch
- 5. Not available in this LSI.
- 6. When setting the SP value to 4n, the interrupt response time is S_{κ} ; when sett 2, the interrupt response time is $2 \cdot S_{\kappa}$.



Rev.1.00 Jun. 07, 2006 Page REJ09 [Legend]

m: Number of wait cycles in an external device access.

5.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following options available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see tab section 7, DMA Controller (DMAC), and section 8, Data Transfer Controller (DTC).

Figure 5.6 shows a block diagram of the DTC, DMAC, and interrupt controller.

Rev.1.00 Jun. 07, 2006 Page 122 of 1102 REJ09B0294-0100





Figure 5.6 Block Diagram of DTC, DMAC, and Interrupt Controller

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected act source is input to the DMAC through the select circuit. When transfer by an on-chip mointerrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in set to 1, the interrupt source selected for the DMAC activation source is controlled by the and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.

When the same interrupt source is set as both the DTC and DMAC activation source and interrupt source, the DTC and DMAC must be given priority over the CPU. If the IPSET CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, t setting or the IPR setting corresponding to the interrupt source must be set to lower than to the DTCP and DMAP setting. If the CPU is given priority over the DTC or DMAC, the DMAC may not be activated, and the data transfer may not be performed.

Renesas

Rev.1.00 Jun. 07, 2006 Page REJ09

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setti DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, a DISEL bit in MRB of the DTC.

DMAC Setting	DTC Setting		Interrupt Source Selection/Clear		
DTA	DTCE	DISEL	DMAC	DTC	CPU
0	0	*	0	Х	\checkmark
	1	0	0		Х
		1	0	0	\checkmark
1	*	*		Х	Х

 Table 5.6
 Interrupt Source Selection and Clear Control

[Legend]

 $\sqrt{2}$: The corresponding interrupt is used. The interrupt source is cleared.

(The interrupt source flag must be cleared in the CPU interrupt handling routine.)

O: The corresponding interrupt is used. The interrupt source is not cleared.

X: The corresponding interrupt is not available.

*: Don't care.

(4) Usage Note

The interrupt sources of the SCI, and A/D converter are cleared according to the setting s table 5.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DTC DMAP) should be assigned.

Rev.1.00 Jun. 07, 2006 Page 124 of 1102 REJ09B0294-0100



The priority control function over the DTC and DMAC is enabled by setting the CPUPC CPUPCR to 1. When the CPUPCE bit is 1, the DTC and DMAC activation sources are according to the respective priority levels.

The DTC activation source is controlled according to the priority level of the CPU indic bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DT CPU has priority, the DTC activation source is held. The DTC is activated when the cor which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned DTCP2 to DTCP0 bits regardless of the activation source.

For the DMAC, the priority level can be specified for each channel. The DMAC activat is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activatio held. The DMAC is activated when the condition by which the activation source is held cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits I DMAP0). If different priority levels are specified for channels, the channels of the higher levels continue transfer and the activation sources for the channels of lower priority level that of the CPU are held.

There are two methods for assigning the priority level to the CPU by the IPSETE bit in 0 Setting the IPSETE bit to 1 enables a function to automatically assign the value of the ir mask bit of the CPU to the CPU priority level. Clearing the IPSETE bit to 0 disables the to automatically assign the priority level. Therefore, the priority level is assigned directl software rewriting bits CPUP2 to CPUP0. Even if the IPSETE bit is 1, the priority level CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR bits in EXR).

RENESAS

Rev.1.00 Jun. 07, 2006 Page REJ09

Control Mode	Interrupt Priority	Interrupt Mask Bit	IPSETE in CPUPCR	CPUP2 to CPUP0	Updating of to CPUP0
0	Default	I = any	0	B'111 to B'000	Enabled
		I = 0	1	B'000	Disabled
		l = 1		B'100	
2	IPR setting	12 to 10	0	B'111 to B'000	Enabled
			1	l2 to l0	Disabled

Rev.1.00 Jun. 07, 2006 Page 126 of 1102 REJ09B0294-0100



		B'100	B'000	B'000	Masked	Mas
		B'100	B'000	B'011	Masked	Mas
		B'100	B'111	B'101	Enabled	Enal
		B'000	B'111	B'101	Enabled	Enal
2	0	Any	Any	Any	Enabled	Enal
	1	B'000	B'000	B'000	Enabled	Enal
		B'000	B'011	B'101	Enabled	Enal
		B'011	B'011	B'101	Enabled	Enal
		B'100	B'011	B'101	Masked	Enal
		B'101	B'011	B'101	Masked	Enal
		B'110	B'011	B'101	Masked	Mas
		B'111	B'011	B'101	Masked	Mas
		B'101	B'011	B'101	Masked	Enal
		B'101	B'110	B'101	Enabled	Ena

Rev.1.00 Jun. 07, 2006 Page

RENESAS

over that interrupt, interrupt exception handling will be executed for the interrupt request will and another interrupt will be ignored. The same also applies when an interrupt source flag cleared to 0. Figure 5.7 shows an example in which the TCIEV bit in TIER of the TPU is to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared to the interrupt is masked.





Figure 5.7 Conflict between Interrupt Generation and Disabling

Similarly, when an interrupt is requested immediately before the DTC enable bit is chang activate the DTC, DTC activation and the interrupt exception handling by the CPU are be executed. When changing the DTC enable bit, make sure that an interrupt is not requested



The interrupt controller disables interrupt acceptance for a 3-state period after the CPU l updated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a periwriting to the registers of the interrupt controller.

5.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, in exception handling starts at the end of the individual transfer cycle. The PC value saved stack in this case is the address of the next instruction. Therefore, if an interrupt is gener during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

5.8.5 Interrupts during Execution of MOVMD and MOVSD Instructions

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the tr interrupt exception handling starts at the end of the individual transfer cycle. The PC val on the stack in this case is the address of the MOVMD or MOVSD instruction. The tran remaining data is resumed after returning from the interrupt handling routine.



Rev.1.00 Jun. 07, 2006 Page 130 of 1102 REJ09B0294-0100



Manages external address space in area units Manages the external address space divided into eight areas Chip select signals (CSO to CS7) can be output for each area Bus specifications can be set independently for each area 8-bit access or 16-bit access can be selected for each area Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be se An endian conversion function is provided to connect a device of little endian
Basic bus interface

This interface can be connected to the SRAM and ROM 2-state access or 3-state access can be selected for each area Program wait cycles can be inserted for each area Wait cycles can be inserted by the $\overline{\text{WAIT}}$ pin. Extension cycles can be inserted while $\overline{\text{CSn}}$ is asserted for each area (n = 0 to 7) The negation timing of the read strobe signal ($\overline{\text{RD}}$) can be modified

- Byte control SRAM interface
 Byte control SRAM interface can be set for areas 0 to 7
 The SRAM that has a byte control pin can be directly connected
- Burst ROM interface
 Burst ROM interface can be set for areas 0 and 1
 Burst ROM interface parameters can be set independently for areas 0 and 1
- Address/data multiplexed I/O interface Address/data multiplexed I/O interface can be set for areas 3 to 7

Row/column address-multiplexed output (8, 9, 10, or 11 bits) DQM signals control byte access for 16-bit data bus device Auto refresh and self refresh are selectable CAS latency can be selected from 2 to 4

• Idle cycle insertion

Idle cycles can be inserted between external read accesses to different areas Idle cycles can be inserted before the external write access after an external read acce Idle cycles can be inserted before the external read access after an external write acce Idle cycles can be inserted before the external access after a DMAC single address tra (write access)

• Write buffer function

External write cycles and internal accesses can be executed in parallel Write accesses to the on-chip peripheral module and on-chip memory accesses can be in parallel

DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- Bus arbitration function

Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, DTC, an external bus master

• Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripher module clock (P ϕ). Accesses to the external address space can be operated in synchrowith the external bus clock (B ϕ).

• The bus start (\overline{BS}) and read/write (RD/\overline{WR}) signals can be output.

Rev.1.00 Jun. 07, 2006 Page 132 of 1102 REJ09B0294-0100






Figure 6.1 Block Diagram of Bus Controller

RENESAS

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)
- DRAM control register (DRAMCR)
- DRAM access control register (DRACCR)
- Synchronous DRAM control register (SDCR)
- Refresh control register (REFCR)
- Refresh timer counter (RTCNT)
- Refresh time constant register (RTCOR)

Rev.1.00 Jun. 07, 2006 Page 134 of 1102 REJ09B0294-0100



Bit Name	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3	ABWL2	ABWLI	
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: * Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is H'FFFF.

D ''	Dit Norma	Initial	DAM	Description
Bit	Bit Name	Value*1	R/W	Description
15	ABWH7	1	R/W	Area 7 to 0 Bus Width Control
14	ABWH6	1	R/W	These bits select whether the corresponding ar
13	ABWH5	1	R/W	designated as 8-bit access space or 16-bit acce
12	ABWH4	1	R/W	ABWHn ABWLn (n = 7 to 0)
11	ABWH3	1	R/W	× 0: Setting prohibited
10	ABWH2	1	R/W	0 1: Area n is designated as 16
9	ABWH1	1	R/W	access space
8	ABWL0	1/0	R/W	1 1: Area n is designated as 8-b space* ²
7	ABWL7	1	R/W	
6	ABWL6	1	R/W	
5	ABWL5	1	R/W	
4	ABWL4	1	R/W	
3	ABWL3	1	R/W	
2	ABWL2	1	R/W	
1	ABWL1	1	R/W	
0	ABWL0	1	R/W	

[Legend]

 \times : Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is

2. An address space specified as byte control SRAM interface must not be specified as byte control states and the specified as byte control states and the specified as byte control states and the specified as byte control states are specified as byte control states are

RENESAS

- DR	,	0	Ũ		0	<u> </u>	'	
Bit Name		—	_				_	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	AST7	1	R/W	Area 7 to 0 Access State Control
14	AST6	1	R/W	These bits select whether the corresponding are
13	AST5	1	R/W	designated as 2-state access space or 3-state ac space. Wait cycle insertion is enabled or disable
12	AST4	1	R/W	same time.
11	AST3	1	R/W	0: Area n is designated as 2-state access space
10	AST2	1	R/W	Wait cycle insertion in area n access is disable
9	AST1	1	R/W	1: Area n is designated as 3-state access space
8	AST0	1	R/W	Wait cycle insertion in area n access is enable
				(n = 7 to 0)
7 to 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modified

Rev.1.00 Jun. 07, 2006 Page 136 of 1102 REJ09B0294-0100



Bit	7	6	5	4	3	2	1
Bit Name	—	W52	W51	W50	_	W42	W41
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
• WTCRB							
Bit	15	14	13	12	11	10	9
Bit Name	_	W32	W31	W30	_	W22	W21
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1
Bit Name	_	W12	W11	W10		W02	W01
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W

				our. I program wait cycle inserteu
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11		0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W62	1	R/W	Area 6 Wait Control 2 to 0
9	W61	1	R/W	These bits select the number of program wait cy
8	W60	1	R/W	when accessing area 6 while bit AST6 in ASTCF
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
7		0	R	Reserved
				This is a read-only bit and cannot be modified.

Rev.1.00 Jun. 07, 2006 Page 138 of 1102 REJ09B0294-0100



				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
2	W42	1	R/W	Area 4 Wait Control 2 to 0
1	W41	1	R/W	These bits select the number of program wait c
0	W40	1	R/W	when accessing area 4 while bit AST4 in ASTC
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted

• WTCRB

Bit	Bit Name	Initial Value	R/W	Description
15		0	R	Reserved
				This is a read-only bit and cannot be modified

Renesas

				ron o program man oyoroo moorrou
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W22	1	R/W	Area 2 Wait Control 2 to 0
9	W21	1	R/W	These bits select the number of program wait o
8	W20	1	R/W	when accessing area 2 while bit AST2 in ASTC When SDRAM is connected, the CAS latency is specified. At this time, W22 is ignored. The CA can be specified even if the wait cycle insertion disabled by ASTCR.
				Selection of number of program wait cycles:
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
				Setting of CAS latency (W22 is ignored.):
				00: Setting prohibited
				01: SDRAM with a CAS latency of 2 is connect
				10: SDRAM with a CAS latency of 3 is connected
				11: SDRAM with a CAS latency of 4 is connect
-				

Rev.1.00 Jun. 07, 2006 Page 140 of 1102 REJ09B0294-0100



				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3		0	R	Reserved
				This is a read-only bit and cannot be modified
2	W02	1	R/W	Area 0 Wait Control 2 to 0
1	W01	1	R/W	These bits select the number of program wait
0	W00	1	R/W	when accessing area 0 while bit AST0 in AST
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted

Dit .	,	0	0		0	<u> </u>	1	
Bit Name		—					_	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	RDN7	0	R/W	Read Strobe Timing Control
14	RDN6	0	R/W	RDN7 to RDN0 set the negation timing of the
13	RDN5	0	R/W	strobe in a corresponding area read access.
12	RDN4	0	R/W	As shown in figure 6.2, the read strobe for an
11	RDN3	0	R/W	which the RDNn bit is set to 1 is negated one cycle earlier than that for an area for which the
10	RDN2	0	R/W	bit is cleared to 0. The read data setup and he
9	RDN1	0	R/W	are also given one half-cycle earlier.
8	RDN0	0	R/W	0: In an area n read access, the RD signal is r at the end of the read cycle
				1: In an area n read access, the \overline{RD} signal is r
				one half-cycle before the end of the read cy
				(n = 7 to 0)
7 to 0	—	All 0	R	Reserved
				These are read-only bits and cannot be modif
Notes:	RDNCR s 2. In an exte	etting is igr rnal addres gnored dur	ored and s space v	which is specified as byte control SRAM interface I the same operation when RDNn = 1 is performe which is specified as burst ROM interface, the R read accesses and the same operation when RE

Rev.1.00 Jun. 07, 2006 Page 142 of 1102 REJ09B0294-0100






Figure 6.2 Read Strobe Negation Timing (Example of 3-State Access Space

6.2.5 CS Assertion Period Control Registers (CSACR)

CSACR selects whether or not the assertion periods of the chip select signals ($\overline{\text{CSn}}$) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the $\overline{\text{CSn}}$ and address sign the setup time and hold time of read strobe ($\overline{\text{RD}}$) and write strobe ($\overline{\text{LHWR}}/\overline{\text{LLWR}}$) to be and to make the write data setup time and hold time for the write strobe become flexible

Bit	15	14	13	12	11	10	9	
Bit Name	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	
- Initial Value	0	0	0	0	0	0	0	

				period (Th) is extended
				(n = 7 to 0)
7	CSXT7	0	R/W	CS and Address Signal Assertion Period Control
6	CSXT6	0	R/W	These bits specify whether or not the Tt cycle is
5	CSXT5	0	R/W	inserted (see figure 6.3). When an area for whic CSXTn is set to 1 is accessed, one Tt cycle, in
4	CSXT4	0	R/W	the CSn and address signals are retained, is in
3	CSXT3	0	R/W	after the normal access cycle.
2	CSXT2	0	R/W	0: In access to area n, the $\overline{\text{CSn}}$ and address as
1	CSXT1	0	R/W	period (Tt) is not extended
0	CSXT0	0	R/W	1: In access to area n, the CSn and address as period (Tt) is extended
				(n = 7 to 0)
Note:	* In burst	ROM inte	erface, the C	SXTn settings are ignored during CPU read acce

Rev.1.00 Jun. 07, 2006 Page 144 of 1102 REJ09B0294-0100






Figure 6.3 $\overline{\text{CS}}$ and Address Assertion Period Extension (Example of Basic Bus Interface, 3-State Access Space, and RDNn = 0)



DIL	Name	IDLSEL/	IDLSELO	IDLSELS	DISEL4 IDISEL3 IDISEL2 IDISEL1				
Init	tial Value	0	0	0	0	0	0	0	
R/\	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			Initial						
Bit	Bi	t Name	Value	R/W	Descriptio	n			
15	ID	LS3	1	R/W	Idle Cycle I	nsertion 3			
					Inserts an idle cycle between the bus cycle DMAC single address transfer (write cycle by external access.				
					0: No idle cycle is inserted				
					1: An idle cy	ycle is inse	rted		
14	ID	LS2	1	R/W	Idle Cycle II	nsertion 2			
					Inserts an io external wri				
					0: No idle c	ycle is inse	rted		
					1: An idle cy	ycle is inse	rted		
13	ID	LS1	1	R/W	Idle Cycle I	nsertion 1			
					Inserts an io external rea	•		•	
					0: No idle c	ycle is inse	rted		
					1: An idle c	ycle is inse	rted		
		_		R/W R/W	by external 0: No idle cy 1: An idle cy Idle Cycle In Inserts an id external wri 0: No idle cy 1: An idle cy Idle Cycle In Inserts an id external rea 0: No idle cy	access. ycle is inse ycle is inse nsertion 2 dle cycle be te cycle is ycle is inse ycle is inse nsertion 1 dle cycle be ad cycles of ycle is inse	erted rted etween the followed by erted rted etween the f different a	bus / ext	cycles ernal r cycles

Rev.1.00 Jun. 07, 2006 Page 146 of 1102 REJ09B0294-0100



				00: No idle cycle is inserted			
				01: 2 idle cycles are inserted			
				00: 3 idle cycles are inserted			
				01: 4 idle cycles are inserted			
9	IDLCA1	1	R/W	Idle Cycle State Number Select A			
8	IDLCA0	1	R/W	Specifies the number of idle cycles to be the idle condition specified by IDLS3 to IE			
				00: 1 idle cycle is inserted			
				01: 2 idle cycles are inserted			
				10: 3 idle cycles are inserted			
				11: 4 idle cycles are inserted			
7	IDLSEL7	0	R/W	Idle Cycle Number Select			
6	IDLSEL6	0	R/W	Specifies the number of idle cycles to be inser			
5	IDLSEL5	0	R/W	each area for the idle insertion condition speci IDLS1 and IDLS0.			
4	IDLSEL4	0	R/W				
3	IDLSEL3	0	R/W	 Number of idle cycles to be inserted for are specified by IDLCA1 and IDLCA0. 			
2	IDLSEL2	0	R/W	1: Number of idle cycles to be inserted for are			
1	IDLSEL1	0	R/W	specified by IDLCB1 and IDLCB0.			
0	IDLSEL0	0	R/W	(n = 7 to 0)			

RENESAS

Bit Nam	e DKC	—	-					
Initial Va	lue 0	0	0	0 0 0 0			0	
R/W	R/W	R/W	R	R R R R		R	R	
Bit	Bit Name	Initial Value	R/W	Descriptio	on			
15	BRLE	0	R/W	External B	Sus Release	e Enable		
				Enables/disables external bus releas				
0: External bu				bus release disabled				
				\overline{BREQ} , \overline{BACK} , and \overline{BREQO} pins can be ports				
				1: Externa	l bus relea	se enabled	*	
				For details	s, see secti	on 9, I/O P	orts.	
14	BREQOE	0	R/W	BREQO P	in Enable			
				Controls outputting the bus request signal the external bus master in the external bus state when an internal bus master performs external address space access.				
				0: BREQO output disabled				
				BREQO pin can be used as I/O port				
				1: BREQC	output en	abled		

Rev.1.00 Jun. 07, 2006 Page 148 of 1102 REJ09B0294-0100



				The changed setting may not affect an extern immediately after the change.
				0: Write data buffer function not used
				1: Write data buffer function used
8	WAITE	0	R/W	WAIT Pin Enable
				Selects enabling/disabling of wait input by the pin.
				0: Wait input by \overline{WAIT} pin disabled
				$\overline{\text{WAIT}}$ pin can be used as I/O port
				1: Wait input by WAIT pin enabled
				For details, see section 9, I/O Ports.
7	DKC	0	R/W	DACK Control
				Selects the timing of DMAC transfer acknowle signal assertion.
				0: $\overrightarrow{\text{DACK}}$ signal is asserted at the B ϕ falling equation
				1: $\overline{\text{DACK}}$ signal is asserted at the B ϕ rising ed
6		0	R/W	Reserved
				This bit is always read as 0. The write value s always be 0.
		All 0	R	Reserved
5 to 0				
5 to 0				These are read-only bits and cannot be modif

the ICR bit to 1. For details, see section 9, I/O Ports.

Renesas

Bit	Bit Name	Value	R/W	Description
7, 6	—	All 0	R	Reserved
				These are read-only bits and cannot be modifie
5	—	0	R/W	Reserved
				This bit is always read as 0. The write value sh always be 0.
4	IBCCS	0	R/W	Internal Bus Cycle Control Select
				Selects the internal bus arbiter function.
				0: Releases the bus mastership according to the
				1: Executes the bus cycles alternatively when a
				bus mastership request conflicts with a DMA
				DTC bus mastership request
3, 2	—	All 0	R	Reserved
_				These are read-only bits and cannot be modified
1	—	1	R/W	Reserved
				This bit is always read as 1. The write value sh always be 1.
0	PWDBE	0	R/W	Peripheral Module Write Data Buffer Enable
				Specifies whether or not to use the write data b function for the peripheral module write cycles.
				0: Write data buffer function not used
				1: Write data buffer function used

Rev.1.00 Jun. 07, 2006 Page 150 of 1102 REJ09B0294-0100



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R		
Bit	Bit Name	Initial Value	R/W	Descriptio	n				
7	LE7	0	R/W	Little Endia	n Select				
6	LE6	0	R/W	Selects the endian for the corresponding area					
5	LE5	0	R/W	0: Data forr	nat of area	n is specifi	ed as big en		
4	LE4	0	R/W	1: Data forr	nat of area	n is specifi	ed as little er		
3	LE3	0	R/W	(n = 7 to 2)					
2	LE2	0	R/W						
1, 0		All 0	R	Reserved					
				These are r	read-only b	its and can	not be modif		

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	—	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15	BCSEL7	0	R/W	Byte Control SRAM Interface Select
14	BCSEL6	0	R/W	Selects the bus interface for the corresponding
13	BCSEL5	0	R/W	When setting a bit to 1, the bus interface select
12	BCSEL4	0	R/W	BROMCR and MPXCR must be cleared to 0.
11	BCSEL3	0	R/W	0: Area n is basic bus interface
10	BCSEL2	0	R/W	1: Area n is byte control SRAM interface
9	BCSEL1	0	R/W	(n = 7 to 0)
8	BCSEL0	0	R/W	
7 to 0		All 0	R	Reserved
				These are read-only bits and cannot be modifie

Rev.1.00 Jun. 07, 2006 Page 152 of 1102 REJ09B0294-0100



Initial Value 0		0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R	R	R/W
Bit	Bit Name	Initial Value	R/W	Descriptio	n		
15	BSRM0	0	R/W	Area 0 Burs	st ROM Int	erface Sele	ct
				Specifies the area 0 bus interface. To set th clear bit BCSEL0 in SRAMCR to 0.			
				0: Basic bus	s interface	or byte-cor	ntrol SRAM ir
				1: Burst RO	M interfac	е	
14	BSTS02	0	R/W	Area 0 Burs	st Cycle Se	elect	
13	BSTS01	0	R/W	Specifies th	e number	of burst cyc	cles of area 0
12	BSTS00	0	R/W	000: 1 cycle	9		
				001: 2 cycle	es		
				010: 3 cycle	es		
				011: 4 cycle	es		
				100: 5 cycle	es		
				101: 6 cycle	es		
				110: 7 cycle	es		
				111: 8 cycle	es		
11, 10	_	All 0	R	Reserved			
				These are r	ead-only b	its and can	not be modifi

				Specifies the area 1 bus interface as a basic in or a burst ROM interface. To set this bit to 1, cl BCSEL1 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM int
				1: Burst ROM interface
6	BSTS12	0	R/W	Area 1 Burst Cycle Select
5	BSTS11	0	R/W	Specifies the number of cycles of area 1 burst
4	BSTS10	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie
1	BSWD11	0	R/W	Area 1 Burst Word Number Select
0	BSWD10	0	R/W	Selects the number of words in burst access to 1 burst ROM interface
				00: Up to 4 words (8 bytes)
				01: Up to 8 words (16 bytes)
				10: Up to 16 words (32 bytes)
				11: Up to 32 words (64 bytes)

Rev.1.00 Jun. 07, 2006 Page 154 of 1102 REJ09B0294-0100

RENESAS

Initial Value	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R

		Initial		
Bit	Bit Name	Value	R/W	Description
15	MPXE7	0	R/W	Address/Data Multiplexed I/O Interface Select
14	MPXE6	0	R/W	Specifies the bus interface for the correspondi
13	MPXE5	0	R/W	To set this bit to 1, clear the BCSELn bit in SF
12	MPXE4	0	R/W	0.
11	MPXE3	0	R/W	0: Area n is specified as a basic interface or a control SRAM interface.
				1: Area n is specified as an address/data mult I/O interface
				(n = 7 to 3)
10 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi
0	ADDEX	0	R/W	Address Output Cycle Extension
				Specifies whether a wait cycle is inserted for t address output cycle of address/data multiple; interface.
				0: No wait cycle is inserted for the address ou
				1: One wait cycle is inserted for the address o cycle

Bit Name	BE	RCDM	DDS	_	—	—	MXC1	
Initial Value	e 0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	
		Initial						
Bit	Bit Name	Value	R/W	Descriptio	n			
15	DRAME	0	R/W	Area 2 DR	AM Interfac	e Select		
				Selects wh DRAM/SDI select the t DTYPE bit. SRAMCR s	RAM interfa ype of DRA . When this	ace. When AM to be us bit is set to	this bit is s sed in area	et t 1 2 v
				0: Basic bu	is interface	or byte-co	ntrol SRAM	/l in
				1: DRAM/S	SDRAM inte	erface		
14	DTYPE	0	R/W	DRAM Sele	ect			
				Selects the	type of DF	RAM to be	used in are	ea 2
				0: DRAM is	s used in ar	rea 2		
				1: SDRAM	is used in a	area 2		
13, 12		All 0	R	Reserved				
				The initial v	alue shoul	d not be cł	nanged.	
11	OEE	0	R/W	OE Output	Enable			
				The OE sig page mode output whe	is connec	ted, where	as the CKE	
				0: OE/CKE be used	signal out as an I/O p		d (the $\overline{OE}/$	CKE
				1: OE/CKE	signal ena	bled		

Rev.1.00 Jun. 07, 2006 Page 156 of 1102 REJ09B0294-0100

RENESAS

				1: RAS signal is asserted at the rising edge o signal in the Tr cycle
9	_	0	R	Reserved
				The initial value should not be changed.
8	CAST	0	R/W	Column Address Output Cycle Count Select
				Selects whether the number of column addres cycles is two or three during a DRAM access.
				When SDRAM is used, the setting of this bit or affect operation.
				0: Column address is output for two cycles
				1: Column address is output for three cycles
7	BE	0	R/W	Burst Access Enable
				Enables or disables a burst access to the DRAM/SDRAM. The DRAM/SDRAM is access high-speed page mode. When DRAM with the page mode is used, connect the \overline{OE} signal of the \overline{OE} signal of DRAM.
				0: DRAM/SDRAM is accessed with full acces
				1: DRAM/SDRAM is accessed in high-speed mode

				issuance of the ACTV command when the san address is accessed consecutively.
				0: RAS up mode when the DRAM/SDRAM is a
				1: RAS down mode when the DRAM/SDRAM i accessed
5	DDS	0	R/W	DMAC Single Address Transfer Option
				Selects whether a DMAC single address trans through the DRAM/SDRAM interface is enable full access mode or is also enabled in fast-pag mode.
				When clearing the BE bit to 0 to disable a burs to the DRAM/SDRAM interface, a DMAC singl transfer is performed in full access mode regar this bit.
				This bit does not affect an external access by a masters or a DMAC dual address transfer. Set bit to 1 changes the DACK output timing.
				0: DMAC single address transfer through the DRAM/SDRAM is enabled only in full acces
				1: DMAC single address transfer through the DRAM/SDRAM is also enabled in fast-page mode

Rev.1.00 Jun. 07, 2006 Page 158 of 1102 REJ09B0294-0100



00: Shifted by 8 bits
A23 to A8 are compared for 8-bit access space
A23 to A9 are compared for 16-bit access space
01: Shifted by 9 bits
A23 to A9 are compared for 8-bit access space
A23 to A10 are compared for 16-bit access space
A23 to A10 are compared for 8-bit access space
A23 to A10 are compared for 8-bit access space
A23 to A10 are compared for 8-bit access space
A23 to A10 are compared for 8-bit access space
A23 to A10 are compared for 8-bit access space
A23 to A11 are compared for 16-bit access space
A23 to A11 are compared for 8-bit access space
A23 to A11 are compared for 8-bit access space
A23 to A11 are compared for 8-bit access space
A23 to A11 are compared for 8-bit access space

RENESAS

	1
LUCAS, LLCAS	1
	-
	1

Figure 6.4 RAS Assertion Timing (Column Address Output for 2 cycles in Full Access Mode)

6.2.14 DRAM Access Control Register (DRACCR)

DRACCR specifies the settings for the DRAM/SDRAM interface. Rewrite this register w DRAM/SDRAM is not accessed.

Bit	15	14	13	12	11	10	9	
Bit Name		_	TPC1	TPC0			RCD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R/W	R/W	R	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_		_					
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	В	R	R	R	R	

Rev.1.00 Jun. 07, 2006 Page 160 of 1102 REJ09B0294-0100



				11: Four cycles
11, 10	_	All 0	R	Reserved
				The initial value should not be changed.
9	RCD1	0	R/W	RAS-CAS Wait Control
8	RCD0	0	R/W	Select the number of wait cycles inserted betweet and $\overline{\text{CAS}}$ cycles.
				00: No wait cycle inserted
				01: One wait cycle inserted
				10: Two wait cycles inserted
				11: Three wait cycles inserted
7 to 0	—	All 0	R	Reserved
				The initial value should not be changed.

Bit	7	6	5	4	3	2	1	
Bit Name	CKSPE	_	_	—		_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
15	MRSE	0	R/W	Mode Register Set Enable
				Enables the setting in the SDRAM mode regist section 6.11.14, Setting SDRAM Mode Register
				0: Disables to set the SDRAM mode register
				1: Enables to set the SDRAM mode register
14 to 12		All 0	R	Reserved
				These bits are always read as 0. The initial val should not be changed.
11, 10		0	R/W	Reserved
				The initial value should not be changed.
9		0	R	Reserved
8	_	0	R/W	The initial value should not be changed.
7	CKSPE	0	R/W	Clock Suspend Enable
				Enables the clock suspend mode in which read output cycles are extended. Setting this bit to 1 cycles in which read data is output from SDRA
				0: Disables the clock suspend mode
				1: Enables the clock suspend mode

Rev.1.00 Jun. 07, 2006 Page 162 of 1102 REJ09B0294-0100

RENESAS

6.2.16 Refresh Control Register (REFCR)

Bit	15	14	13	12	11	10	9	
Bit Name	CMF	CMIE	RCW1	RCW0	_	RTCK2	RTCK1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/(W)*	R/W	R/W	R/W	R	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	RFSHE	RLW2	RLW1	RLW0	SLFRF	TPCS2	TPCS1	
- Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

REFCR specifies the refresh type for the DRAM/SDRAM interface.

Note: * Only 0 can be written to this bit, to clear the flag.



				When RTCNT matches RTCOR
14	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables an interrupt request (CMII the CMF flag is set to 1.
				This bit is effective when refresh control is not performed (RFSHE = 0). When refresh control performed (RFSHE = 1), this bit is always clear This bit cannot be modified.
13 to 12	RCW1	0	R/W	CAS-RAS Wait Control
	RCW0	0	R/W	Select the number of wait cycles inserted betw \overline{CAS} asserted cycle and \overline{CAS} asserted cycle of DRAM refresh.
				When the SDRAM space is selected, these bit affect operations although they can be read frow written to.
				00: No wait cycle inserted
				01: One wait cycle inserted
				10: Two wait cycles inserted
				11: Three wait cycles inserted
11	_	0	R	Reserved
				The initial value should not be changed.

Rev.1.00 Jun. 07, 2006 Page 164 of 1102 REJ09B0294-0100



				001: Counts on P
				001: Counts on P ₀ /512
				001: Counts on Pø/2048
				001: Counts on Pø/4096
7	RFSHE	0	R/W	Refresh Control
				Enables or disables refresh control. When ref control is disabled, the refresh timer can be u interval timer.
				In single-chip activation mode, the setting of t should be made after setting the EXPE bit in 1. For SYSCR, see section 3, MCU Operating
				0: Refresh control enabled
				1: Refresh control disabled
6	RLW2	0	R/W	Refresh Cycle Wait Control
5	RLW1	0	R/W	Select the number of wait cycles during a CA
4	RLW0	0	R/W	RAS refresh cycle for the DRAM interface an refresh cycle for the SDRAM interface.
				000: No wait cycle inserted
				001: One wait cycle inserted
				010: Two wait cycles inserted
				010: Three wait cycles inserted
				010: Four wait cycles inserted
				010: Five wait cycles inserted
				010: Six wait cycles inserted
				010: Seven wait cycles inserted

				0: Disables sell-refresh
				1: Enables self-refresh
2	TPS2	0	R/W	Precharge Cycle Control during Self-Refresh
1	TPS1	0	R/W	Selects the number of precharge cycles immed
0	TPS0	0	R/W	after a self-refresh cycle. The number of actua of precharge cycles is the sum of the numbers by these bits and bits TPC1 and TPC0.
				000: No wait cycle inserted
				001: One wait cycle inserted
				010: Two wait cycles inserted
				010: Three wait cycles inserted
				010: Four wait cycles inserted
				010: Five wait cycles inserted
				010: Six wait cycles inserted
				010: Seven wait cycles inserted

Note: Only 0 can be written to this bit, to clear the flag.

Rev.1.00 Jun. 07, 2006 Page 166 of 1102 REJ09B0294-0100




Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

6.2.18 Refresh Time Constant Register (RTCOR)

RTCOR specifies intervals at which a compare match for RTCOR and RTCNT is gener

The RTCOR value is always compared with the RTCNT value. When they match, the C in REFCR is set to 1 and RTCNT is initialized to H'00.





registers of peripheral modules such as SCI and timer.

• External access cycle

A bus that accesses external devices via the external bus interface.





Figure 6.5 Internal Bus Configuration



	Bus controller
	CPU
	DTC
	DMAC
	Internal memory
	Clock pulse generator
	Power down control
Ρφ	I/O ports
	TPU
	PPG
	TMR
	WDT
	SCI
	A/D
	D/A
	IIC2
	USB
Βφ	External bus interface

The frequency of each synchronization clock (I ϕ , P ϕ , and B ϕ) is specified by the system control register (SCKCR) independently. For further details, see section 22, Clock Pulse Generator.

There will be cases when $P\phi$ and $B\phi$ are equal to $I\phi$ and when $P\phi$ and $B\phi$ are different fr according to the SCKCR specifications. In any case, access cycles for internal periphera and external space is performed synchronously with $P\phi$ and $B\phi$, respectively.

Renesas

the frequency rate of 10 and P0 is in 1, 0 to in-1 cycles of 1 sy may be inserted.

Figure 6.6 shows the external 2-state access timing when the frequency rate of I ϕ and B ϕ Figure 6.7 shows the external 3-state access timing when the frequency rate of I ϕ and B ϕ

Rev.1.00 Jun. 07, 2006 Page 170 of 1102 REJ09B0294-0100






Figure 6.6 System Clock: External Bus Clock = 4:1, External 2-State Acco

RENESAS




Figure 6.7 System Clock: External Bus Clock = 2:1, External 3-State Acces

Rev.1.00 Jun. 07, 2006 Page 172 of 1102 REJ09B0294-0100

Bab byolo blait	50	Output	orginal indicating that the bac cycle has started
Address strobe/ address hold	AS/AH	Output	 Strobe signal indicating that the basic bus, SRAM, or burst ROM space is accessed a output on address bus is enabled Signal to hold the address during access to address/data multiplexed I/O interface
Read strobe	RD	Output	Strobe signal indicating that the basic bus, byte SRAM, burst ROM, or address/data multiplexe is being read
Read/write	RD/WR	Output	 Signal indicating the input or output direction Write enable signal of the SRAM during ac byte control SRAM space
Low-high write/ lower-upper byte select	LHWR/LUB	Output	 Strobe signal indicating that the basic bus, or address/data multiplexed I/O space is w and the upper byte (D15 to D8) of data bus Strobe signal indicating that the byte contro space is accessed, and the upper byte (D1 data bus is enabled
Low-low write/ lower-lower byte select	ILWR/ILB	Output	 Strobe signal indicating that the basic bus, or address/data multiplexed I/O space is w and the lower byte (D7 to D0) of data bus i Strobe signal indicating that the byte controspace is accessed, and the lower byte (D7 data bus is enabled

Row address strobe	RAS	Output	 Row address strobe signal when area 2 specified as DRAM space
			Row address strobe signal when area 2 specified as SDRAM space
Column address strobe	CAS	Output	Column address strobe signal when area 2 specified as SDRAM space
Write enable	WE	Output	Write enable signal for DRAM
			Write enable signal when area 2 is special SDRAM space
Lower-upper-column address strobe/lower-upper-data mask	LUCAS/ DQMLU	Output	Lower-upper-column address strobe sig bit DRAM
enable			Upper-column address strobe signal for DRAM
			Lower-upper-data mask enable signal f SDRAM
			• Upper-data mask enable signal for 16-b
Lower-lower-column address strobe/lower-lower-data mask	LLCAS/ DQMLL	Output	Lower-lower-column address strobe sig bit DRAM
enable			Lower-column address strobe signal for DRAM
			Column address strobe signal for 8-bit
			Lower-lower-data mask enable signal for SDRAM
			• Lower-data mask enable signal for 16-b
			Data mask enable signal for 8-bit SDR/

Rev.1.00 Jun. 07, 2006 Page 174 of 1102 REJ09B0294-0100



Bus request output	BREQO	Output	External bus request signal used when inter master accesses external address space in external-bus released state
Data transfer acknowledge 3 (DMAC_3)	DACK3	Output	Data acknowledge signal for DMAC_3 sing transfer
Data transfer acknowledge 2 (DMAC_2	DACK2	Output	Data acknowledge signal for DMAC_2 sing transfer
Data transfer acknowledge 1 (DMAC_1)	DACK1	Output	Data acknowledge signal for DMAC_1 sing transfer
Data transfer acknowledge 0 (DMAC_0)	DACK0	Output	Data acknowledge signal for DMAC_0 sing transfer
External bus clock	Вф	Output	External bus clock

Renesas

CS3	_	_	_	0	0	0	_	_	0	0	
CS4	_	_	_	0	0	0		_	0	0	
CS5	_	_	_	0	0	0		_	0	0	
CS6	_	_	_	0	0	0	_	_	0	0	
CS7	_	_	_	0	0	0	_	_	0	0	
BS	_	_	_	0	0	0	0	0	0	0	
RD/WR	_	_	_	0	0	0	0	0	0	0	
ĀS	Output	Output	_	0	0	0	0	0	_	_	
ĀĦ	_	_	_	_	_	_		_	0	0	
RD	Output	Output	_	0	0	0	0	0	0	0	
LHWR/LUB	Output	Output	_	0	_	0	0	_	0	_	
LLWR/LLB	Output	Output	_	0	0	0	0	0	0	0	
WAIT		_		0	0	0	0	0	0	0	Controlle WAITE

[Legend]

O: Used as a bus control signal

--: Not used as a bus control signal (used as a port input when initialized)

Rev.1.00 Jun. 07, 2006 Page 176 of 1102 REJ09B0294-0100






Figure 6.8 Address Space Area Division



be set to 1 when outputting signals $\overline{CS1}$ to $\overline{CS7}$.

In on-chip ROM enabled extended mode, pins $\overline{CS0}$ to $\overline{CS7}$ are all placed in the input state reset and so the corresponding PFCR bits should be set to 1 when outputting signals $\overline{CS0}$

The PFCR can specify multiple \overline{CS} outputs for a pin. If multiple \overline{CSn} outputs are specifie single pin by the PFCR, \overline{CS} to be output are generated by mixing all the \overline{CS} signals. In th the settings for the external bus interface areas in which the \overline{CSn} signals are output to a si should be the same.

Figure 6.10 shows the signal output timing when the \overline{CS} signals to be output to areas 5 an output to the same pin.




Figure 6.9 $\overline{\text{CSn}}$ Signal Output Timing (n = 0 to 7)




Figure 6.10 Timing When \overline{CS} Signal is Output to the Same Pin

6.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycl strobe assert/negate timings can be set for each area in the external address space. The b and the number of access cycles for both on-chip memory and internal I/O registers are are not affected by the external bus settings.

(1) Type of External Bus Interface

Four types of external bus interfaces are provided and can be selected in area units. Table shows each interface name, description, area name to be set for each interface. Table 6.5 areas that can be specified for each interface. The initial state of each area is a basic bus

Table 6.4 Interface Names and Area Names

Interface	Description	Area Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multipl space

RENESAS

(2) Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus selected functions as an 8-bit access space and an area for which a 16-bit bus is selected f as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O space or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is design 16-bit access space, 16-bit bus mode is set.

(3) Endian Format

Though the endian format of this LSI is big endian, data can be converted into little endia when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to LE ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be bi

Rev.1.00 Jun. 07, 2006 Page 180 of 1102 REJ09B0294-0100



Number of access cycles in the basic bus interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of \overline{CS} extension cycles (0, 1, 2)
 - [+ number of external wait cycles by the WAIT pin]

Assertion period of the chip select signal can be extended by CSACR.

(b) Byte Control SRAM Interface

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

Number of access cycles in byte control SRAM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
 - + number of \overline{CS} extension cycles (0, 1, 2)
 - [+ number of external wait cycles by the $\overline{\text{WAIT}}$ pin]

(c) Burst ROM Interface

The number of access cycles at full access in the burst ROM interface is the same as that basic bus interface. The number of access cycles in the burst access can be specified as eight cycles by the BSTS bit in BROMCR.

Number of access cycles in the burst ROM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)+ number of \overline{CS} extension cycles (0, 1)
 - [+number of external wait cycles by the $\overline{\text{WAIT}}$ pin]
 - + number of burst access cycles (1 to 8) \times number of burst accesses (0 to 63)



(e) DRAM Interface

In the DRAM interface, the numbers of precharge cycles, row address output cycles, and address output cycles can be specified.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and TDRACCR. The number of row address output cycles can be specified as one to four cycle RCD1 and RCD0 in DRACCR. The number of column address output cycles can be spectwo or three cycles by the CAST bit in DRAMCR. For the column address output cycle, wait (0 to 7 cycles) specified by WTCRB or external wait by WAIT can be inserted.

Number of access cycles in the DRAM interface

- = number of precharge cycles (1 to 4) + number of row address output cycles (1 + number of column address output cycles (2 or 3)
 - + number of program wait cycles (0 to 7)
 - [+number of external wait cycles by the WAIT pin]

(f) SDRAM Interface

In the SDRAM interface, the numbers of precharge cycles, row address output cycles, and address output cycles, as well as clock suspend and write-precharge delay, can be specific DRACCR and WTCRB.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and 7 DRACCR. The number of row address output cycles can be specified as one to four cycle RCD1 and RCD0 in DRACCR. The number of column address output cycles during read can be specified as two to four cycles by bits W21 and W20 in WTCRB.

The cycles for clock suspend and write-precharge delay can be inserted by bits CKSPE at TRWL in SDCR.

Rev.1.00 Jun. 07, 2006 Page 182 of 1102 REJ09B0294-0100



			[0,1] TL	+T1	TO	[]	1.1	1.1	+Tt		
Byte-contro	ol SRAM interface	=	Th		+T2						
			[0,1]	[1]	[1]				[0,1]		
		=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
			[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
Burst ROM	interface	=	Th	+T1	+T2					+Tb	
			[0,1]	[1]	[1]					[(1 to 8)	x m] [(2 t
		=	Th	+T1	+T2	+Tpw	+Ttw	+T3		+Tb	
			[0,1]	[1]	[1]	[0 to 7]	[n]	[1]		[(1 to 8)	x m] [(2 to 11
Address/da	ata multiplexed I/O	=Tma	+Th	+T1	+T2				+Tt		
interface		[2,3]	[0,1]	[1]	[1]				[0,1]		
		=Tma	+Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
		[2,3]	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
DRAM	Full access	=Tp	+Tr	+Trw	+TC1	+Tpw	+Ttw	+Tc2	+Tc3		
inter-		[1 to 4]	[1]	[0 to 3]	[1]	[0 to 7]	[n]	[1]	[0,1]		
face	Fast page	=			TC1	+Tpw	+Ttw	+Tc2	+Tc3		
					[1]	[0 to 7]	[n]	[1]	[0,1]		
	Refresh	=TRp	+TRrw	+TRr	+TRc1	+TRcw	+TRc2				
		[1 to 4]	[0 to 3]	[1]	[1]	[0 to 7]	[1]				
	Self-refresh	=TRp	+TRrw	+TRr	+ Sot	tware by mode I+s]		+TRc3	+TRc4	+TRp	
		[1 to 4]	[0 to 3]	[1]	stanu	l+s]		[1]	[1]	[0 to 7]	
SDRAM	Setting mode	=	Тр	+Tr	+Trw	+Tc1				+Tc2	+Trwl
interface	register		[1 to 4]	[1]	[0 to 3]	[1]				[1]	[0,1]
interface	Full access	=	Тр	+Tr	+Trw	+Tc1		+Tcl	+Tsp	+Tc2	
	(read)		[1 to 4]	[1]	[0 to 3]	[1]		[1 to 3]	[0,1]	[1]	
	Full access	=	Тр	+Tr	+Trw	+Tc1				+Tc2	+Trwl
	(write)		[1 to 4]	[1]	[0 to 3]	[1]				[1]	[0,1]
	Page access	=				Tc1		+Tcl	+Tsp	[1]	
	(read)					[1]		[1 to 3]	[0,1]	+Tc2	
	Page access	=				Tc1				[1]	
	(write)					[1]				+Tc2	
	Cluster transfer	=	Тр	+Tr	+Trw	+Tc1	+Tcb	+Tcl		[1]	+1
	(read)		[1 to 4]	[1]	[0 to 3]	[1]	[0 to 31]	[1 to 3]		+Tc2	[
	(,	=				Tc1	+Tcb	+Tcl		[1]	
						[1]	[0 to 31]	[1 to 3]		+Tc2	
	Cluster transfer	=	Тр	+Tr	+Trw	+Tc1				[1]	+Tcb
	(write)		[1 to 4]	[1]	[0 to 3]	[1]				+Tc2	[0 to 31]
	(Tc1				[1]	+Tcb
						[1]				+Tc2	[0 to 31]
	Refresh	=	TRp	+TRr	+TRc1	+TRcw	+TRc2			[1]	[1:1001]
			[1 to 4]	[1]	[1]	[0 to 7]	[1]			1.1	
	Self-refresh	=	TRp	+TRr		tware	+TRc2	+TRc3	+TRp		
	301 101001	_	[1 to 4]	[1]	stand	py mode	[1]	[1]	[0 to 7]		
			[1 10 4]	1.1	L		1.1	1.1	[0 10 7]		

[Legend]

[Legend] Number enclosed by bracket: Number of access cycles n: Pin wait (0 to ∞) m: Number of burst accesses (0 to 63) s: Time for a transition to or from software standby mode

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

(1) Area 0

Area 0 includes on-chip ROM. All of area 0 is used as external address space in on-chip l disabled extended mode, and the space excluding on-chip ROM is external address space chip ROM enabled extended mode.

When area 0 external address space is accessed, the $\overline{CS0}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or burst ROM interface ca selected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 6.7 the external interface of area 0.

	Register Setting			
Interface	BSRM0 of BROMCR	BCSEL0 of SRAMCR		
Basic bus interface	0	0		
Byte control SRAM interface	0	1		
Burst ROM interface	1	0		
Setting prohibited	1	1		

Table 6.7 Area 0 External Interface

Rev.1.00 Jun. 07, 2006 Page 184 of 1102 REJ09B0294-0100



	Register Setting		
Interface	BSRM1 of BROMCR	BCSEL1 of SRAMCE	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Burst ROM interface	1	0	
Setting prohibited	1	1	

(3) Area 2

In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the $\overline{CS2}$ signal can be output.

Either the basic bus interface, byte-control SRAM interface, DRAM interface, or SDRA interface can be selected for area 2 by the DRAME and DTYPE bits in DRAMCR and b BCSEL2 in SRAMCR. Table 6.9 shows the external interface of area 2.

Table 6.9 Area 2 External Interface

	Register Setting			
Interface	DRAME in DRAMCR	DTYPE in DRAMCR	BCSEL2 SRAMCF	
Basic bus interface	0	Don't care	0	
Byte-control SRAM interface	0	Don't care	1	
DRAM interface	1	0	0	
SDRAM interface	1	1	0	
Setting prohibited	1	Don't care	1	

RENESAS

	Register Setting		
Interface	MPXE3 of MPXCR	BCSEL3 of SRAMCR	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Address/data multiplexed I/O interface	1	0	
Setting prohibited	1	1	

(5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the $\overline{CS4}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM Table 6.11 shows the external interface of area 4.

Table 6.11 Area 4 External Interface

	Register Setting		
Interface	MPXE4 of MPXCR	BCSEL4 of SRAMCR	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Address/data multiplexed I/O interface	1	0	
Setting prohibited	1	1	

Rev.1.00 Jun. 07, 2006 Page 186 of	-
REJ09B0294-0100	R



SRAMCR. Table 6.12 shows the external interface of area 5.

	Register Setting		
Interface	MPXE5 of MPXCR	BCSEL5 of SRAMCE	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Address/data multiplexed I/O interface	1	0	
Setting prohibited	1	1	

Table 6.12 Area 5 External Interface



	Register Setting		
Interface	MPXE6 of MPXCR	BCSEL6 of SRAMCR	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Address/data multiplexed I/O interface	1	0	
Setting prohibited	1	1	

(8) Area 7

Area 7 includes internal I/O registers. In external extended mode, area 7 other than intern register area is external address space.

When area 7 external address space is accessed, the $\overline{\text{CS7}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 6.14 shows the external interface of area 7.

Table 6.14 Area 7 External Interface

	Register Setting		
Interface	MPXE7 of MPXCR	BCSEL7 of SRAMCR	
Basic bus interface	0	0	
Byte control SRAM interface	0	1	
Address/data multiplexed I/O interface	1	0	
Setting prohibited	1	1	

Rev.1.00 Jun. 07, 2006 Page 188 of 1102 REJ09B0294-0100



amount of data that can be accessed at one time is one byte: a word access is performed byte accesses, and a longword access, as four byte accesses.

Figures 6.11 and 6.12 illustrate data alignment control for the 8-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

					Strobe si LHWR/LUB		
					RI		
Data Size	Access Address	Access Count	Bus Cycle	Data Size	Data b Data b		
Byte	n	1	1st	Byte	[
					1st	Byte	ŀ
Word	n	n 2	2nd	Byte	[
Longword	n	4	1st	Byte	2		
			2nd	Byte	2		
			3rd	Byte	[
			4th	Byte]		

Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Space (Big

RENESAS

2nd	Byte	15
3rd	Byte	23
4th	Byte	31

Figure 6.12 Access Sizes and Data Alignment Control for 8-Bit Access Space (Little Endian)

(2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bu D0) are used for accesses. The amount of data that can be accessed at one time is one byt word.

Figures 6.13 and 6.14 illustrate data alignment control for the 16-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure 6 shows the data alignment when the data endian format is specified as little endian.

In big endian, byte access for an even address is performed by using the upper byte data byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.

Rev.1.00 Jun. 07, 2006 Page 190 of 1102 REJ09B0294-0100



	Longword	Even (2n) Odd (2n+1)	2	1st	Word	31	
			(2n) Odd (2n+1)		2nd	Word	15 8
				3	1st	Byte	
	(2	(211+1)		2nd	Word	23	
			3rd	Byte	71 1 1 1 1 1 0		

Figure 6.13 Access Sizes and Data Alignment Control for 16-Bit Access Space (Bi

					Strobe s LHWR/LUB
					L
Access Size	Access Address	Access Count	Bus Cycle	Data Size	Data D15 D8
Byte	Even (2n)	1	1st	Byte	
	Odd (2n+1)	1	1st	Byte	7 0
Word	Even (2n)	1	1st	Word	15
	Odd (2n+1)	2	1st	Byte	71 1 1 1 1 1 0
	· · /		2nd	Byte	
Longword	Even	2	1st	Word	15
	(2n)		2nd	Word	311 1 1 1 1 24
	Odd (2n+1)	3	1st	Byte	7
			2nd	Word	23
			3rd	Byte	

Figure 6.14 Access Sizes and Data Alignment Control for 16-Bit Access Sp (Little Endian)

RENESAS

accessed (8-bit access space or 16-bit access space), the data size, and endian format whe accessing external address space. For details, see section 6.5.6, Endian and Data Alignme

6.6.2 I/O Pins Used for Basic Bus Interface

Table 6.15 shows the pins used for basic bus interface.

Name	Symbol	I/O	Function
Bus cycle start	BS	Output	Signal indicating that the bus cycle has start
Address strobe	ĀS*	Output	Strobe signal indicating that an address out address bus is valid during access
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or outpudirection
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (D0) is valid during write access
Chip select 0 to 7	$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$	Output	Strobe signal indicating that the area is sele
Wait	WAIT	Input	Wait request signal used when an external a space is accessed

Table 6.15 I/O Pins for Basic Bus Interface

Note: * When the address/data multiplexed I/O is selected, this pin only functions as the output and does not function as the AS output.

Rev.1.00 Jun. 07, 2006 Page 192 of 1102 REJ09B0294-0100

RENESAS




Figure 6.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Ac





Figure 6.16 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Add






Figure 6.17 16-Bit 2-State Access Space Bus Timing (Word Access for Even A







Figure 6.18 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Add






Figure 6.19 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Ac

RENESAS





Figure 6.20 16-Bit 3-State Access Space Bus Timing (Word Access for Even Ad



(2) Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding is set to 1, wait input by means of the WAIT pin is enabled. When the external address s accessed in this state, a program wait (Tpw) is first inserted according to the WTCRA at WTCRB settings. If the WAIT pin is low at the falling edge of B ϕ in the last T2 or Tpw another Ttw cycle is inserted until the WAIT pin is brought high. The pin wait insertion effective when the Tw cycles are inserted to seven cycles or more, or when the number cycles to be inserted is changed according to the external devices. The WAITE bit is con all areas. For details on ICR, see section 9, I/O Ports.






Figure 6.21 Example of Wait Cycle Insertion Timing

Rev.1.00 Jun. 07, 2006 Page 200 of 1102 REJ09B0294-0100

RENESAS




Figure 6.22 Example of Read Strobe Timing

Rev.1.00

3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt inserted the basic bus cycle, or only one of these, can be specified for individual areas. Insertion consertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).

Rev.1.00 Jun. 07, 2006 Page 202 of 1102 REJ09B0294-0100






Figure 6.23 Example of Timing when Chip Select Assertion Period is Exten






Figure 6.24 DACK Signal Output Timing

Rev.1.00 Jun. 07, 2006 Page 204 of 1102 REJ09B0294-0100

0

6.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area as burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting and byte control SRAM interface cannot be used.

6.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control S space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specified access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 6.5.6, Endian and Data Alignment.



AS/AH	AS	Address strobe	Output	Strobe signal indicating that the ad output on the address bus is valid basic bus interface space or byte of SRAM space is accessed
CSn	CSn	Chip select	Output	Strobe signal indicating that area r selected
RD	RD	Read strobe	Output	Output enable for the SRAM when control SRAM space is accessed
RD/WR	RD/WR	Read/write	Output	Write enable signal for the SRAM v byte control SRAM space is acces
LHWR/LUB	LUB	Lower-upper byte select	Output	Upper byte select when the 16-bit control SRAM space is accessed
LLWR/LLB	LLB	Lower-lower byte select	Output	Lower byte select when the 16-bit control SRAM space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when an address space is accessed
A23 to A0	A23 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Rev.1.00 Jun. 07, 2006 Page 206 of 1102 REJ09B0294-0100






Figure 6.25 16-Bit 2-State Access Space Bus Timing

RENESAS




Figure 6.26 16-Bit 3-State Access Space Bus Timing

Rev.1.00 Jun. 07, 2006 Page 208 of 1102 REJ09B0294-0100 For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding DI cleared to 0, and the ICR bit is set to 1, wait input by means of the \overline{WAIT} pin is enabled details on DDR and ICR, refer to section 9, I/O Ports.

Figure 6.27 shows an example of wait cycle insertion timing.






Figure 6.27 Example of Wait Cycle Insertion Timing

Rev.1.00 Jun. 07, 2006 Page 210 of 1102 REJ09B0294-0100 cycle in the same way as the basic bus interface. For details, refer to section 6.6.6, Exter Chip Select (\overline{CS}) Assertion Period.

6.7.8 DACK Signal Output Timing

For DMAC single address transfers, the \overline{DACK} signal assert timing can be modified by DKC bit in BCR1.

Figure 6.28 shows the \overline{DACK} signal output timing. Setting the DKC bit to 1 asserts the signal a half cycle earlier.






Figure 6.28 DACK Signal Output Timing

Rev.1.00 Jun. 07, 2006 Page 212 of 1102 REJ09B0294-0100 Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only CPU read accesses. Other acce performed with the similar method to the basic bus interface.

6.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified a ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

6.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM integrates space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 6.5.6, Endian and Data Alignment.




			C C
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (D0) is valid during write access
Chip select 0 and 1	CS0, CS1	Output	Strobe signal indicating that the area is sele
Wait	WAIT	Input	Wait request signal used when an external a space is accessed

Rev.1.00 Jun. 07, 2006 Page 214 of 1102 REJ09B0294-0100



6 6



The basic access timing for burst ROM space is shown in figures 6.29 and 6.30.






Figure 6.30 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cy

Rev.1.00 Jun. 07, 2006 Page 216 of 1102 REJ09B0294-0100 The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus i

6.8.7 Extension of Chip Select (CS) Assertion Period

In the burst ROM interface, the extension cycles can be inserted in the same way as the interface.

For the burst ROM space, the burst access can be enabled only in read access by the CP case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension be inserted only before the full access cycle. Note that no extension cycle can be inserted after the burst access cycles.

In accesses other than read accesses by the CPU, the burst ROM space is equivalent to the bus interface space. Accordingly, extension cycles can be inserted before and after the bus cycles.



Specified as the address/data multiplexed 1/0 space by setting bits MPXEn (n = 5 to 7) in MPXCR.

6.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Tabl shows the relationship between the bus width and address output.

			Data Pins													
Bus Width	Cycle	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	PH7	PH6	PH5	PH4	PH3	PH2	F
8 bits	Address	-	-	-	-	-	-	-	-	A7	A6	A5	A4	A3	A2	
	Data	-	-	-	-	-	-	-	-	D7	D6	D5	D4	D3	D2	I
16 bits	Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	
	Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	

Table 6.18 Address/Data Multiplex

6.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space i accessed, the corresponding address will be output to the address bus.

For details on access size and data alignment, see section 6.5.6, Endian and Data Alignme

Rev.1.00 Jun. 07, 2006 Page 218 of 1102 REJ09B0294-0100

AS/AH	AH*	Address hold	Output	Signal to hold an address when the addres multiplexed I/O space is specified				
RD	RD	Read strobe	Output	Signal indicating that the address/data mult space is being read				
LHWR/LUB	LHWR	Low-high write	Output	Strobe signal indicating that the upper byte D8) is valid when the address/data multiple space is written				
LLWR/LLB	LLWR	Low-low write	Output	Strobe signal indicating that the lower byte is valid when the address/data multiplexed written				
D15 to D0	D15 to D0	Address/data	Input/ output	Address and data multiplexed pins for the address/data multiplexed I/O space.				
				Only D7 to D0 are valid when the 8-bit spaces specified. D15 to D0 are valid when the 16-specified.				
A23 to A0	A23 to A0	Address	Output	Address output pin				
WAIT	WAIT	Wait	Input	Wait request signal used when the external space is accessed				
BS	BS	Bus cycle start	Output	Signal to indicate the bus cycle start				
RD/WR	RD/WR	Read/write	Output	Signal indicating the data bus input or outp				
Note: * The AH output is multiplexed with the AS output. At the timing that an area is as address/data multiplexed I/O, this pin starts to function as the AH output that this pin cannot be used as the AS output. At this time, when other areas basic bus interface is accessed, this pin does not function as the AS output. area is specified as address/data multiplexed I/O, be aware that this pin func- the AS output.								

RENESAS




Figure 6.31 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)

Rev.1.00 Jun. 07, 2006 Page 220 of 1102 REJ09B0294-0100




Figure 6.32 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn =




Figure 6.33 Access Timing of 3 Address Cycles (ADDEX = 1)

Rev.1.00 Jun. 07, 2006 Page 222 of 1102 REJ09B0294-0100 in the same way as in basic bus interface. For details, refer to section 6.6.5, Read Strobe Timing.

Figure 6.34 shows an example when the read strobe timing is modified.






Figure 6.34 Read Strobe Timing

Rev.1.00 Jun. 07, 2006 Page 224 of 1102 REJ09B0294-0100




Figure 6.35 Chip Select (CS) Assertion Period Extension Timing in Data C





Figure 6.36 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)






Figure 6.37 DACK Signal Output Timing

RENESAS

settings.

DRAME	DTYPE	Area 2 Interface
0	×	Basic bus space (initial state)/byte-control SRAM space
1	0	DRAM space
1	1	SDRAM space

 Table 6.20
 Relationship Among DRAME and DTYPE and Area 2 Interfaces

[Legend]

×: Don't care

6.10.2 Address Multiplexing

A Row address and a column address are multiplexed in the DRAM space. Select the nur row address bits to be shifted with bits MXC1 and MXC0 in DRAMCR. Table 6.21 lists relationship among bits MXC1 and MXC0 and shifted bit number.

Table 6.21	Relationship	Among N	MXC1	and MXC0	and Shifted	Bit Count
-------------------	--------------	---------	------	----------	-------------	-----------

				1																
DR/	MCR	Shit Bit	Data Bus		External Address Pin															
MXC1	MXC0	Count	Width	Address	A27 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3
0	0	8 bits	8/16 bits	Row address	A23 to A18	A17	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	A11
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3
0	1	9 bits	8/16 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13	A12
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3
1	0	10 bits	8/16 bits	Row address	A23 to A18	A17	-	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14	A13
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3
1	1	11 bits	8/16 bits	Row address	A23 to A18	A17	-	-	-	-	A23	A22	A21	A20	A19	A18	A17	A16	A15	A14
				Column address	A23 to A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3

Rev.1.00 Jun. 07, 2006 Page 228 of 1102 REJ09B0294-0100



6.10.4 I/O Pins Used for DRAM Interface

Table 6.22 shows the pins used for the DRAM interface.

Pin	DRAM Selected	Name	I/O	Function
F111	Selected	ivallie	1/0	Function
WE	WE	Write enable	Output	Write enable signal for accessing DRAM interface
RAS	RAS	Row address strobe	Output	Row address strobe when the DR space is specified as area 2
LUCAS/ DQMLU	LUCAS	Lower-upper column address strobe	Output	 Lower-upper column address when the 32-bit DRAM space accessed
				Upper column address strobe 16-bit DRAM space is access
LLCAS/ DQMLL	LLCAS	Lower-lower column address strobe	Output	 Lower-lower column address when the 32-bit DRAM space accessed
				Lower column address strobe 16-bit DRAM space is access
ŌĒ	ŌĒ	Output enable	Output	Output enable signal when the D space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when a address space is accessed
A17 to A0	A17 to A0	Address pin	Output	Multiplexed address/data output
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Table 6.22 I/O Pins for DRAM Interface

Rev.1.00 Jun. 07, 2006 Page

RENESAS

REJ09




Figure 6.38 DRAM Basic Access Timing (RAS = 0 and CAST = 0)

Rev.1.00 Jun. 07, 2006 Page 230 of 1102 REJ09B0294-0100





Figure 6.39 Access Timing Example of Column Address Output Cycles for 3 Clo (RAST = 0)







Figure 6.40 Access Timing Example of \overline{RAS} Signal Driven Low at Start of Tr ((CAST = 0)






Figure 6.41 Access Timing Example when One Trw Cycle is Specified

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09




Figure 6.42 Access Timing Example of Two Precharge Cycles (RAST = 0 and CA

Rev.1.00 Jun. 07, 2006 Page 234 of 1102 REJ09B0294-0100 WTCRB.

(2) Pin Wait Insertion

When the WAITE bit in BCR1 is set to 1, and the AST2 bit in ASTCR is set to 1, setting bit for the corresponding pin to 1 enables wait input by the WAIT pin. When the DRAM accessed in this state, a program wait (Tpw) is first inserted. If the WAIT pin is low at the edge of B ϕ in the last Tc1 or Tpw cycle, another Ttw cycle is inserted until the WAIT pin high. For details on ICR, see section 9, I/O Ports.

Figure 6.43 shows an example of wait cycle insertion timing for 2-cycle column address Figure 6.44 shows an example of wait cycle insertion timing for 3-cycle column address






Figure 6.43 Example of Wait Cycle Insertion Timing for 2-Cycle Column Address

Rev.1.00 Jun. 07, 2006 Page 236 of 1102 REJ09B0294-0100




Figure 6.44 Example of Wait Cycle Insertion Timing for 3-Cycle Column Addres

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09




Figure 6.45 Timing Example of Byte Control with Use of Two CAS Signals (Write Access with Lowest Bit of Address = B'0, RAST = 0, CAST = 0)

Rev.1.00 Jun. 07, 2006 Page 238 of 1102 REJ09B0294-0100




Figure 6.46 Timing Example of Word Control with Use of Two CAS Signa (Read Access with Lowest Bit of Address = B'0, RAST = 0, CAST = 0)






Figure 6.47 Example of Connection for Control with Two CAS Signals

6.10.11 Burst Access Operation

Besides an accessing method in which this LSI outputs a row address every time it access DRAM (called full access or normal access), some DRAMs have a fast-page mode function which fast speed access can be achieved by modifying only a column address with the sa address output (burst access) when consecutive accesses are made to the same row address

(1) Burst Access (Fast-Page Mode) Operation Timing

Figures 6.48 and 6.49 show operation timing of the fast-page mode.

When access cycles to the DRAM space are continued and the row addresses of the conset two cycles are the same, output cycles of the CAS and column address signals follow. The address bits to be compared are decided by bits MXC1 and MXC0 in DRAMCR.

Wait cycles can be inserted during a burst access. The method and timing of the wait inserted same as that of full access mode. For details, see section 6.10.9, Wait Control.

Rev.1.00 Jun. 07, 2006 Page 240 of 1102 REJ09B0294-0100






Figure 6.48 Operation Timing of Fast-Page Mode (RAST = 0, CAST = 0






Figure 6.49 Operation Timing of Fast-Page Mode (RAST = 0, CAST = 1)

Rev.1.00 Jun. 07, 2006 Page 242 of 1102 REJ09B0294-0100 The fast-page mode access (burst access) is resumed when the row addresses of the curr and previous cycle are the same. While other spaces are accessed when the DRAM spac halted, the \overline{RAS} signal must be low. Figure 6.50 shows a timing example of RAS down

The \overline{RAS} signal goes high under the following conditions.

- When a refresh cycle is performed during RAS down mode
- When a self-refresh is performed
- When a transition to software standby mode is made
- When the external bus requested by the BREQ signal is released
- When either the RCDM or BE bit is cleared to 0

If a transition to the all-module clock-stop mode is made during RAS down mode, clock stopped with the \overline{RAS} signal driven low. To make a transition with the \overline{RAS} signal driven clear the RCDM bit to 0 before execution of the SLEEP instruction.

Clear the RCDM bit to 0 for write access to SCKCR to set the clock frequencies. For SC section 22, Clock Pulse Generator.






Figure 6.50 Timing Example of RAS Down Mode (RAST = 0, CAST = 0)

Rev.1.00 Jun. 07, 2006 Page 244 of 1102 REJ09B0294-0100






Figure 6.51 Timing Example of RAS Up Mode (RAST = 0, CAST = 0)

A CBR refresh cycle is performed when the value set in RTCOR matches the RTCNT va (compare match). RTCNT is an up-counter operated on the input clock specified by bits I to RTCK0 in REFCR. RTCNT is initialized upon the compare match and restarts to coun H'00. Accordingly, a CBR refresh cycle is repeated at intervals specified by bits RTCK2 RTCK0 in RTCOR. Set the bits so that the required refresh intervals of the DRAM must satisfied.

Since setting bits RTCK2 to RTCK0 starts RTCNT to count up, set RTCNT and RTCOR setting bits RTCK2 to RTCK0. When changing RTCNT and RTCOR, the counting opera should be halted. When changing bits RTCK2 to RTCK0, change them only after disablin external bus release, and if the write data buffer function is in use, disabling the write data function and reading the external space.

The external space cannot be accessed in CBR refresh mode.

Figure 6.52 shows RTCNT operation, figure 6.53 shows compare match timing, and figure shows CBR refresh timing. Table 6.23 lists the pin states during a CBR refresh cycle.





Figure 6.52 RTCNT Operation






Figure 6.54 CBR Refresh Timing

BS	High
RD/WR	High

The \overline{RAS} signal can be delayed for one to three clock cycles by setting bits RCW1 and ReFCR. The pulse width of the \overline{RAS} signal is changed by bits RLW2 to RLW0 in REFC settings of bits RCW1, RCW0, and RLW2 to RLW0 are effective only for a refresh cycle precharge time set by bit TPC1 and TPC0 is effective for a refresh cycle.

Figure 5.55 shows a timing for setting bits RCW1 and RCW0






Figure 6.55 CBR Refresh Timing (RCW1 = 0, RCW0 = 1, RLW2 = 0, RLW1 = 0, RLW0 = 0)




When the self-refresh mode is used, do not clear the OPE bit in SBYCR to 0.




For details, see section 23.2.1, Standby Control Register (SBYCR).

Figure 6.56 Self-Refresh Timing

RENESAS





Rev.1.00 Jun. 07, 2006 Page 250 of 1102 REJ09B0294-0100



For details, see section 23.2.2, Module Stop Control Registers A and B (MSTPCR and MSTPCRB).

6.10.13 DRAM Interface and Single Address Transfer by DMAC

When fast-page mode (BE = 1) is set for the DRAM space, either fast-page access or full can be selected, by the setting of bit DDS in DRAMCR, for the single address transfer be DMAC where the DRAM space is specified as the transfer source or destination. At the time, the output timing of the DACK and \overline{BS} signals is changed. When BE = 0, full access DRAM space is performed by single address transfer regardless of the setting of bit DDE However, the output timing of the DACK and \overline{BS} signals can be changed by the setting DDS.

The assertion timing of the \overline{DACK} signal can be changed by bit DKC in BCR1.







Figure 6.58 Output Timing Example of \overline{DACK} when DDS = 1 (RAST = 0, CAST






Figure 6.59 Output Timing Example of \overline{DACK} when DDS = 0 (RAST = 0, CAST = 0, CA

In the SDRAM space, pins PB2, PB3, and PB4 are used as the \overline{RAS} , \overline{CAS} , and \overline{WE} signal PB1 pin is used as the $\overline{CS2}$ signal by the PFCR setting, and the PB5 pin is used as the CK by setting the OEE bit in DRAMCR to 1. The bus settings of the SDRAM space dependence settings. The pin wait and program wait for the SDRAM space are not available. For PFC section 9, I/O Ports.

An SDRAM command is designated by the combination of the \overline{RAS} , \overline{CAS} , and \overline{WE} signate the precharge-sel command (Precharge-sel) output on the upper column address.

This LSI supports the following commands: the NOP, auto-refresh (REF), self-refresh (S bank-precharge (PALL), bank active (ACTV), read (READ), write (WRIT), and mode re setting (MRS). Commands controlling a bank are not supported.

 Table 6.24
 Relationship among DRAME and DTYPE and Area 2 Interfaces

DRAME	DTYPE	Area 2 Interface
0	Х	Basic bus space (initial state)/byte-control SRAM space
1	0	DRAM space
1	1	SDRAM space
[Legend]		

X: Don't care

Rev.1.00 Jun. 07, 2006 Page 254 of 1102 REJ09B0294-0100



				Column address	A23 to A18	-	-	A23	A22	A21	A20	A19	Р	A9	A8	A7	A6	A5	A4	A3
			16 bits	Row address	A23 to A18	-	-	A23	A22	A21	A20	P/A19°	A18	A17	A16	A15	A14	A13	A12	A11
				Column address	A23 to A18	-	-	A23	A22	A21	A20	Р	A10	A9	A8	A7	A6	A5	A4	AЗ
0	1	9 bits	8 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	A20	P/A19	A18	A17	A16	A15	A14	A13	A12
				Column address	A23 to A18	A17	-	-	A23	A22	A21	A20	Ρ	A9	A8	A7	A6	A5	A4	A3
			16 bits	Row address	A23 to A18	A17	-	-	A23	A22	A21	P/A20°	A19	A18	A17	A16	A15	A14	A13	A12
				Column address	A23 to A18	A17	-	-	A23	A22	A21	Ρ	A10	A9	A8	A7	A6	A5	A4	A3
1	0	10 bits	8 bits	Row address	A23 to A18	-	-	-	-	A23	A22	A21	P/A20*	A19	A18	A17	A16	A15	A14	A13
				Column address	A23 to A18	-	-	-	-	A23	A22	A21	Р	A9	A8	A7	A6	A5	A4	A3
			16 bits	Row address	A23 to A18	-	-	-	-	A23	A22	P/A21*	A20	A19	A18	A17	A16	A15	A14	A13
				Column address	A23 to A18	-	-	-	-	A23	A22	Р	A10	A9	A8	A7	A6	A5	A4	AЗ
1	1	11 bits	8 bits	Row address	A23 to A18	A17	-	-	-	-	A23	A22	P/A21°	A20	A19	A18	A17	A16	A15	A14
				Column address	A23 to A18	A17	-	-	-	-	A23	A10	Ρ	A9	A8	A7	A6	A5	A4	AЗ
			16 bits	Row address	A23 to A18	A17	-	-	-	-	A23	P/A22*	A21	A20	A19	A18	A17	A16	A15	A14
				Column address	A23 to A18	A17	-	-	-	-	A11	Р	A10	A9	A8	A7	A6	A5	A4	AЗ

Note: * When issuing the PALL command, precharge-sel = 1 is output and when issuing the ACTIV command, a corresponding address is output.

6.11.3 Data Bus

Either 8 or 16 bits can be selected as the data bus width of the SDRAM space by bits AI ABWL2 in ABWCR. SDRAM with 16-bit words can be connected directly to 16-bit bu space.

D7 to D0 are valid in 8-bit SDRAM space and D15 to D0 are valid in 16-bit SDRAM sp

The data endian format can be selected by bit LE2 in ENDIANCR. For details on the ac and alignment, see section 6.5.6, Endian and Data Alignment.


RENESAS

Pin	DRAM Selected	Name	I/O	Function
RAS	RAS	Row address strobe	Output	Row address strobe when the space is specified as area 2
CAS	CAS	Column address strobe	Output	Column address strobe when t SDRAM space is specified as a
WE	WE	Write enable	Output	Write enable signal for accessi SDRAM interface
OE/CKE	CKE	Clock enable	Output	Clock enable signal when the S space is specified as area 2.
LLCAS/ DQMLU	DQMLU	Lower-upper data mask enable	Output	Upper data mask enable when bit SDRAM space is accessed
LLCAS/ DQMLL	DQMLL	Lower-lower data mask enable	Output	 Lower data mask enable w 16-bit SDRAM space is acc
				 Data mask enable when the SDRAM is accessed
A17 to A0	A17 to A0	Address pin	Output	Multiplexed row/column-addres
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin
(PA7) PB7	SDφ	Clock	Output	SDRAM clock
CS2	CS	Chip select	Output	Strobe signal indicating that SE selected

Rev.1.00 Jun. 07, 2006 Page 256 of 1102 REJ09B0294-0100



DRAMCR, bits RCW1 and RCW0 in REFCR are ignored.








Figure 6.61 SDRAM Basic Write Access Timing

Rev.1.00 Jun. 07, 2006 Page 258 of 1102 REJ09B0294-0100



W21	W20	Description	Number Latency
0	0	Setting prohibited	_
	1	SDRAM with CAS latency of 2 is in use	1
1	0	SDRAM with CAS latency of 3 is in use	2
_	1	SDRAM with CAS latency of 4 is in use	3






Figure 6.62 Timing Example of CAS Latency (CAS Latency = 3)

Rev.1.00 Jun. 07, 2006 Page 260 of 1102 REJ09B0294-0100






Figure 6.63 Read Timing Example of Row Address Output Retained for 1 Cloc (RCD1 = 0, RCD0 = 1, CAS Latency = 2)




Figure 6.64 Write Timing Example of Row Address Output Retained for 1 Clock (RCD1 = 0, RCD0 = 1)

Rev.1.00 Jun. 07, 2006 Page 262 of 1102 REJ09B0294-0100




Figure 6.65 Read Timing Example of Two Precharge Cycles (TPC1 = 0, TPC0 = 1, CAS Latency = 2)





Figure 6.66 Write Timing Example of Two Precharge Cycles (TPC1 = 0, TPC0






Figure 6.67 Read Timing Example when CKSPE = 1 (CAS Latency = 2)





Figure 6.68 Write Timing Example when Write-Precharge Delay Cycle Inser (TRWL = 1)






Figure 6.69 Control Timing Example of Byte Control by DQM in 16-Bit Access (Read Access with Lowest Bit of Address = B'0)




Figure 6.70 Control Timing Example of Word Control by DQM in 16-Bit Access (Read Access with Lowest Bit of Address = B'0, CAS Latency = 2)

Rev.1.00 Jun. 07, 2006 Page 268 of 1102 REJ09B0294-0100




Figure 6.71 Connection Example of DQM Byte/Word Control

6.11.12 Fast-Page Access Operation

Besides an accessing method in which this LSI outputs a row address every time it acce SDRAM (called full access or normal access), some SDRAMs have a fast-page mode fu which fast speed access can be achieved by modifying only a column address with the s address output when consecutive accesses are made to the same row address.

The fast-page mode can be used by setting the BE bit in DRAMCR to 1.






Figure 6.72 Longword Write Timing in 16-Bit Access Space (BE = 1, RCDM

Rev.1.00 Jun. 07, 2006 Page 270 of 1102 REJ09B0294-0100





Figure 6.73 Word Read Timing in 8-Bit Access Space (BE = 1, RCDM = 0, CAS Latency = 2)



REJ09

The next cycle after one of the following conditions is satisfied is a full access cycle.

- When a refresh cycle is performed during RAS down mode
- When a self-refresh is performed
- When a transition to software standby mode is made
- When the external bus requested by the \overline{BREQ} signal is released
- When either the RCDM or BE bit is cleared to 0
- When setting the SDRAM mode register

Some SDRAMs have a limitation on the time to hold each bank active. When such SDRA use, if the user program cannot control the time (such as software standby or sleep mode) the auto-refresh or self-refresh so that the given specification can be satisfied. If a refresh not used, the user program must control the time.

Clear the RCDM bit to 0 for write access to SCKCR to set the clock frequencies. For SCI section 22, Clock Pulse Generator.

(3) RAS Up Mode

Clear the RCDM bit in DRAMCR to 0 to set the RAS up mode.

Whenever a SDRAM space access is halted and other spaces are accessed, the next cycle PALL command cycle. Only when the SDRAM space continues to be accessed, the fastmode access is performed.

Rev.1.00 Jun. 07, 2006 Page 272 of 1102 REJ09B0294-0100






Figure 6.74 Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Lat






Figure 6.75 Timing Example of RAS Down Mode (BE = 1, RCDM = 1, CAS Later

Rev.1.00 Jun. 07, 2006 Page 274 of 1102 REJ09B0294-0100 An auto-refresh cycle is performed when the value set in RTCOR matches the RTCNT (compare match). RTCNT is an up-counter operated on the input clock specified bits RT RTCK0 in REFCR. RTCNT is initialized upon the compare match and restarts to count H'00. Accordingly, an auto-refresh cycle is repeated at intervals specified by bits RTCK RTCK0 in RTCOR. Set the bits so that the required refresh intervals of the DRAM must satisfied.

Since setting bits RTCK2 to RTCK0 starts RTCNT to count up, set RTCNT and RTCO setting bits RTCK2 to RTCK0. When changing RTCNT and RTCOR, the count operative be halted. When changing bits RTCK2 to RTCK0, change them only after disabling extrelease and, if the write data buffer function is in use, disabling the write data buffer function the external space.

The external space cannot be accessed during auto-refresh.






Figure 6.76 Auto-Refresh Operation

Rev.1.00 Jun. 07, 2006 Page 276 of 1102 REJ09B0294-0100






Figure 6.77 Auto-Refresh Timing (TPC1 = 0, TPC0 = 1)

Rev.1.00





Figure 6.78 Auto-Refresh Timing (TPC1 = 0, TPC0 = 0, RLW2 = 0, RLW1 = 0, RI

Rev.1.00 Jun. 07, 2006 Page 278 of 1102 REJ09B0294-0100



When making a transition to the self-refresh mode, set the OEE bit in SBYCR to 1 and a CKE pin.



When the self-refresh mode is used, do not clear the OPE bit in SBYCR to 0.

Figure 6.79 Self-Refresh Timing (TPC1 = 0, TPC0 = 0, RCW1 = 0, RCW0 = 0, RLW1 = 0, RLW0 = 0)




Figure 6.80 Timing Example when 1 Precharge Cycle Added (TPC2 to TPC0 = H'1, TPC1 = 0, TPC0 = 0)

Rev.1.00 Jun. 07, 2006 Page 280 of 1102 REJ09B0294-0100

RENESAS

For details, see section 23.2.2, Module Stop Control Registers A and B (MSTPCR and MSTPCRB).

6.11.14 Setting SDRAM Mode Register

To use SDRAM, the mode register must be specified after a power-on reset.

Setting the MRSE bit in SDCR to 1 enables the SDRAM mode register setting. After the SDRAM space in bytes.

When the value to be set in the SDRAM mode register is x, write to the following memory location (address). The value of x is written to the SDRAM mode register.

- H'4000000/H'400000 + x for 8-bit bus SDRAM
- H'4000000/H'400000 + 2x for 16-bit bus SDRAM

The SDRAM mode register latches the address signals when the MRS command is issue

This LSI does not support the burst read/burst write mode of SDRAM. When setting the mode register, use the burst read/single write mode and set the burst length to 1. Setting SDRAM mode register must be consistent with that in the bus controller.






Figure 6.81 Timing of Setting SDRAM Mode Register

6.11.15 SDRAM Interface and Single Address Transfer by DMAC

When fast-page mode (BE = 1) is set for the SDRAM space, either fast-page access or fu can be selected, by the setting of bit DDS in DRAMCR, for the single address transfer by DMAC where the SDRAM space is specified as the transfer source or destination. At the time, the output timing of the \overline{DACK} and \overline{BS} signals can be changed. When BE = 0, a ful to the SDRAM space is performed with a single address transfer regardless of the setting DDS. However, the output timing of the \overline{DACK} and \overline{BS} signals can be changed by the setting DDS.

The assertion timing of the \overline{DACK} signals can be changed by the bit DKC in BCR1.

The output timing of the \overline{DACK} signal can be independently set by the bits TRWL and C SDCR and bit DCK in BCR1 regardless of the setting of bit DDS.

Rev.1.00 Jun. 07, 2006 Page 282 of 1102 REJ09B0294-0100






Figure 6.82 Output Timing Example of DACK when DDS = 1 (Write)




Figure 6.83 Output Timing Example of DACK when DDS = 1 (Read, CAS Laten

Rev.1.00 Jun. 07, 2006 Page 284 of 1102 REJ09B0294-0100






Figure 6.84 Output Timing Example of DACK when DDS = 0 (Write)




Figure 6.85 Output Timing Example of DACK when DDS = 0 (Read, CAS Laten

Rev.1.00 Jun. 07, 2006 Page 286 of 1102 REJ09B0294-0100






Figure 6.86 Output Timing Example of \overline{DACK} when TRWL = 1 (Write)




Figure 6.87 Output Timing Example of DACK when CKSPE = 1 (Read, CAS Latency = 2)

Rev.1.00 Jun. 07, 2006 Page 288 of 1102 REJ09B0294-0100

RENESAS




Figure 6.88 Output Timing Example of \overline{DACK} when DKC = 1 and DDS = 1 (




Figure 6.89 Output Timing Example of \overline{DACK} when DKC = 1 and DDS = 0 (W

Rev.1.00 Jun. 07, 2006 Page 290 of 1102 REJ09B0294-0100 and write and previously accessed area.

- 1. When read cycles of different areas in the external address space occur consecutively
- 2. When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle
- 4. When an external access occurs immediately after a DMAC single address transfer (cycle)

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output dat previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the midle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in ID setting B specified by bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected f four cycles, and setting B can be selected from one or two to four cycles. Setting A or B specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits I to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions shown above.

Table 6.28 shows the correspondence between conditions 1 to 4 and number of idle cycli inserted for each area. Table 6.29 shows the correspondence between the number of idle be inserted specified by settings A and B, and number of cycles to be inserted.

RENESAS

			1	В	В	В	В	В	В
Read after write	2	0					In	valic	I
		1	-					А	
External access after single address	3	0	_				In	valic	1
transfer		1	-					А	

[Legend]

A: Number of idle cycle insertion A is selected.

B: Number of idle cycle insertion B is selected.

Invalid: No idle cycle is inserted for the corresponding condition.

Table 6.29 Number of Idle Cycles Inserted

	Α			
IDLCA1	IDLCA0	IDLCB1	IDLCB0	Number of Cyc
_		0	0	0
0	0			1
0	1	0	1	2
1	0	1	0	3
1	1	1	1	4

Rev.1.00 Jun. 07, 2006 Page 292 of 1102 REJ09B0294-0100



and a data conflict is prevented.




Figure 6.90 Example of Idle Cycle Operation (Consecutive Reads in Different







Figure 6.91 Example of Idle Cycle Operation (Write after Read)






Figure 6.92 Example of Idle Cycle Operation (Read after Write)







Figure 6.93 Example of Idle Cycle Operation (Write after Single Address Transfe






Figure 6.94 Idle Cycle Insertion Example






Figure 6.95 Relationship between Chip Select (\overline{CS}) and Read (\overline{RD})

Rev.1.00 Jun. 07, 2006 Page 298 of 1102 REJ09B0294-0100



While the SDRAM space is accessed in a full access, the $\overline{CS2}$ signal is driven low even cycle.

The idle cycle insertion is enabled even in a fast-page access in RAS down mode. The s number of idle cycles is inserted. Figure 6.98 shows a timing example of the idle cycle i RAS down mode.




Figure 6.96 Example of DRAM Full Access after External Read (CAST =

RENESAS




Figure 6.97 Example of SDRAM Full Access after External Read (CAS Latency

Rev.1.00 Jun. 07, 2006 Page 300 of 1102 REJ09B0294-0100






Figure 6.98 Example of Idle Cycles in RAS Down Mode (Write after Rea



									0	1	2 cycles
									1	0	3 cycles
									1	1	4 cycles
Normal/DRAM/	Normal/DRAM/	_	_	_	0	_	_	_	_	_	Disabled
SDRAM space read	SDRAM space read			—	1	0	0	0			1 cycle ir
							0	1			2 cycles
							1	0	_		3 cycles
							1	1	_		4 cycles
						1			0	0	0 cycle ir
									0	1	2 cycles
									1	0	3 cycles
									1	1	4 cycles
Normal/DRAM/ SDRAM space write	Normal/DRAM/ SDRAM space read		0	_	_	_	_	_			Disabled
		—	1	_	_	_	0	0			1 cycle ir
							0	1	_		2 cycles
							1	0	_		3 cycles
							1	1	_		4 cycles
Single address write	Normal/DRAM/ SDRAM space write	0	_	_	_	_	_	_			Disabled
		1		—		—	0	0	—		1 cycle ir
							0	1	_		2 cycles
							1	0	_		3 cycles
							1	1	-		4 cycles

Rev.1.00 Jun. 07, 2006 Page 302 of 1102 REJ09B0294-0100

RENESAS

LUCAS, LLCAS	nign
DQMLU, DQMLL	High* ²
ĀS	High
RD	High
BS	High
RD/WR	High* ³
ĀH	low
LHWR, LLWR	High
LUB, LLB	High
CKE	High
ŌĒ	High
RAS	High/Low* ⁴
CAS	High
WE	High
$\overline{\text{DACKn}}$ (n = 3 to 0)	High

Notes: 1. Low when accessing the SDRAM in full access cycle

- 2. Low when reading the SDRAM in full access cycle
 - 3. Low when accessing or writing to the DRAM/SDRAM in full access cycle
 - The pin state varies depending on the DRAM space access/ area access oth DRAM space, or RAS up mode/RAS down mode. For details, see figures 6.9 6.98.

Renesas

In external extended mode, when the BRLE bit in BCR1 is set to 1, and the ICR bit for the corresponding pin is set to 1, the bus can be released to the external. Driving the \overline{BREQ} p issues an external bus request to this LSI. When the \overline{BREQ} pin is sampled, at the prescrib timing, the \overline{BACK} pin is driven low, and the address bus, data bus, and bus control signal placed in the high-impedance state, establishing the external bus released state. For ICR, section 9, I/O Ports.

In the external bus released state, the CPU, DTC, and DMAC can access the internal space the internal bus. When any one of the CPU, DTC, and DMAC attempts to accesses the exaddress space, it temporarily defers initiation of the bus cycle, and waits for the bus requethe external bus master to be canceled.

In the external bus released state, certain operations are suspended as follows until the bu from the external bus master is canceled:

- When a refresh is requested, refresh control is suspended.
- When the SLEEP instruction is executed to enter software standby mode or all-modul stop mode, control for software standby mode or all-module clock-stop mode is suspe
- When SCKCR is written to set the clock frequencies, changing of clock frequencies is suspended. For SCKCR, see section 22, Clock Pulse Generator.

If the BREQOE bit in BCR1 is set to 1, the \overline{BREQO} pin can be driven low to request cance of the bus request when any of the following requests are issued.

- When any one of the CPU, DTC, and DMAC attempts to access the external address a
- When a refresh is requested
- When a SLEEP instruction is executed to place the chip in software standby mode or module-clock-stop mode
- When SCKCR is written to set the clock frequencies

Rev.1.00 Jun. 07, 2006 Page 304 of 1102 REJ09B0294-0100

A23 to A0	High impedance
D15 to D0	High impedance
BS	High impedance
$\overline{\text{CSn}}$ (n = 7 to 0)	High impedance
ĀS	High impedance
ĀH	High impedance
RD/WR	High impedance
LUCAS, LLCAS	High impedance
RD	High impedance
RAS	High impedance
CAS	High impedance
WE	High impedance
DQMLU, DQMLL	High impedance
CKE	High impedance
ŌĒ	High impedance
LUB, LLB	High impedance
LHWR, LLWR	High impedance
$\overline{\text{DACKn}}$ (n = 3 to 0)	High




Figure 6.99 Bus Released State Transition Timing (SRAM Interface is Not Us

Rev.1.00 Jun. 07, 2006 Page 306 of 1102 REJ09B0294-0100






Figure 6.100 Bus Released State Transition Timing (SRAM Interface is Us



Tuble one italiser officers ejeles for on emplitement spaces

Access Space	Access	Number of Access C		
On-chip ROM space	Read	One lø cycle		
	Write	Three I cycles		
On-chip RAM space	Read	One l		
	Write	One lø cycle		

In access to the registers for on-chip peripheral modules, the number of access cycles diff according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1 : n, synchronization cycles using a clock divid to n-1 are inserted for register access in the same way as for external bus clock division.

Table 6.34 lists the number of access cycles for registers of on-chip peripheral modules.

Table 6.34 Number of Access Cycles for Registers of On-Chip Peripheral Modules

	Number of	Cycles	
Module to be Accessed	Read	Write	Write Data Buffer F
DMAC registers	Τwo Ιφ		Disabled
MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers	Two I¢	Three Iø	Disabled
I/O port registers of PFCR and WDT	Two Pø	Three Pø	Disabled
I/O port registers other than PFCR and PORTM, TPU, PPG, TMR, SCI, SCI0 to SCI2, SCI4, A/D, and D/A registers	Two Pø		Enabled
I/O port registers of PORTM, USB, SCI5, and SCI6	Three Pø		Enabled

Rev.1.00 Jun. 07, 2006 Page 308 of 1102 REJ09B0294-0100

RENESAS

executed in the first two cycles. However, from the next cycle onward, internal accesses memory or internal I/O register read/write) and the external address space write rather th waiting until it ends are executed in parallel.




Figure 6.101 Example of Timing when Write Data Buffer Function is Use

RENESAS

is performed in the first two cycles. However, from the next cycle onward an internal mer an external access and internal I/O register write are executed in parallel rather than waiti it ends.





Figure 6.102 Example of Timing when Peripheral Module Write Data Buffer Function is Used



6.16.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, s request acknowledge signal to the bus master. If there are bus requests from more than a master, the bus request acknowledge signal is sent to the one with the highest priority. W master receives the bus request acknowledge signal, it takes possession of the bus until t is canceled.

The priority of the internal bus arbitration:

DMAC > DTC > CPU

The priority of the external bus arbitration:

Refresh > External bus release request > External access by the CPU, DTC, or DM

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. case, the priority between the DMAC and DTC does not change.

An internal bus access by the CPU, DTC, or DMAC, an external bus release, and the re be executed in parallel.



The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction instruction.

(In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

• From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction conditi a cycle corresponding the write cycle)

(2) DTC

The DTC sends the internal bus arbiter a request for the bus when an activation request is generated. When the DTC accesses an external bus space, the DTC first takes control of the from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycles. master whose priority is higher than the DTC requests the bus, the DTC transfers the bus higher priority bus master. If the IBCCS bit in BCR2 is set to 1, the DTC transfers the bu CPU.

Note, however, that the bus cannot be transferred in the following cases.

Rev.1.00 Jun. 07, 2006 Page 312 of 1102 REJ09B0294-0100



After the DMAC takes control of the bus, it may continue the transfer processing cycles the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

Between the read cycle in the dual-address mode and the write cycle corresponding cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

(4) External Bus Release

When the \overline{BREQ} pin goes low and an external bus release request is issued while the BE BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to th

(5) Refresh

When area 2 is specified as the DRAM space or SDRAM space with the RFSHE bit in I to 1, RTCNT starts to count up. When the RTCOR value matches RTCNT, a bus request the bus arbiter.

A refresh cycle is inserted on completion of the external bus cycle. A refresh cycle is no consecutively inserted. Once a refresh cycle is inserted, the bus is passed to another bus When the bus is passed, if there is no bus request from other bus masters, NOP cycles at

RENESAS

other than an instruction fetch access.

(2) Mode Settings

The burst read-burst write mode of synchronous DRAM is not supported.

When setting the mode register of synchronous DRAM, the burst read-single write mode selected and the burst length must be 1.

(3) External Bus Release Function and All-Module-Clock-Stop Mode

In this LSI, if the ACSE bit in MSTPCRA is set to 1 and a SLEEP instruction is executed the sleep state after shutting off the clocks to all peripheral modules (MSTPCRA and MS = H'FFFFFFF) or allowing operation of the 8-bit timer module alone (MSTPCRA and M = H'F[C to F]FFFFF), the all-module-clock-stop mode is entered in which the clock for controller and I/O ports is also stopped. For details, see section 23, Power-Down Modes.

In this state, the external bus release function is halted. To use the external bus release function is halted. To use the external bus release function sleep mode, the ACSE bit in MSTPCR must be cleared to 0. Conversely, if a SLEEP instruction place the chip in all-module-clock-stop mode is executed in the external bus released state transition to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

(4) External Bus Release Function and Software Standby Mode

In this LSI, internal bus master operation does not stop even while the bus is released, as the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEP instruction to place the chip in software standby mode is executed while the external bus released, the transition to software standby mode is deferred and performed after the bus recovered.

Rev.1.00 Jun. 07, 2006 Page 314 of 1102 REJ09B0294-0100



(6) **BREQO** Output Timing

When the BREQOE bit is set to 1 and the \overline{BREQO} signal is output, both the \overline{BREQO} an signals may go low simultaneously.

This will occur if the next external access request occurs while internal bus arbitration is progress after the chip samples a low level of the \overline{BREQ} signal.

(7) Refresh Settings

In single-chip activation mode, the setting of the RFSHE bit in REFCR should be made setting the EXPE bit in SYSCR to 1. For SYSCR, see section 3, MCU Operating Modes

(8) Refresh Timer Settings

The setting of bits RTCK2 to RTCK0 in REFCR should be made after RTCNT and RTC been set. When changing RTCNT and RTCOR, the counter operation should be halted. changing bits RTCK2 to RTCK0, change them only after disabling external bus release write data buffer function is in use, disabling the write data buffer function and reading external space.



SBYCR, see section 23, Power-Down Modes.

(11) RAS Down Mode and Clock Frequencies Setting for DRAM/SDRAM

Write access to SCKCR for setting the clock frequencies should be performed in RAS up (RCDM = 0). When RAS down mode (RCDM = 1) is used, set the RCDM bit to 0 before to SCKCR. RAS down mode should be set again after clock frequencies are set. For SCK section 22, Clock Pulse Generator.

(12) Cluster Transfer to SDRAM Space

Cluster transfer mode is available for the SDRAM with CAS latency of 2. When the SDR used in cluster transfer mode, the SDRAM with CAS latency of 2 should be used. In clust transfer mode, the write-precharge output delay function by the TRWL bit is not available TRWL bit must be cleared to 0.

Rev.1.00 Jun. 07, 2006 Page 316 of 1102 REJ09B0294-0100



	· · · · · ·	e
•	DMAC activation methods	are auto-request, on-chip module interrupt, and external
	Auto request:	CPU activates (cycle stealing or burst access can be sel
	On-chip module interrupt:	Interrupt requests from on-chip peripheral modules can as an activation source
	External request:	Low level or falling edge detection of the $\overline{\text{DREQ}}$ signal selected. External request is available for all four chann
		In block transfer mode, low level detection is only avail
•	Dual or single address mod	e can be selected as address mode
	Dual address mode: Both se	ource and destination are specified by addresses
	Single address mode: Eithe other is specified by addres	r source or destination is specified by the $\overline{\text{DREQ}}$ signal as s
•	Normal, repeat, or block tra	ansfer can be selected as transfer mode
	Normal transfer mode:	One byte, one word, or one longword data is transferred single transfer request
	Repeat transfer mode:	One byte, one word, or one longword data is transferred single transfer request
		Repeat size of data is transferred and then a transfer add returns to the transfer start address
		Up to 65536 transfers (65,536 bytes/words/longwords)

Block transfer mode:One block data is transferred at a single transfer request
Up to 65,536 bytes/words/longwords can be set as block



respective boundary

Data is divided according to its address (byte or word) when it is transferred

• Two types of interrupts can be requested to the CPU

A transfer end interrupt is generated after the number of data specified by the transfer is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.

Rev.1.00 Jun. 07, 2006 Page 318 of 1102 REJ09B0294-0100






Figure 7.1 Block Diagram of DMAC



1	DMA transfer request 1	DREQ1	Input	Channel 1 external reque
	DMA transfer acknowledge 1	DACK1	Output	Channel 1 single address acknowledge
	DMA transfer end 1	TEND1	Output	Channel 1 transfer end
2	DMA transfer request 2	DREQ2	Input	Channel 2 external reque
	DMA transfer acknowledge 2	DACK2	Output	Channel 2 single address acknowledge
	DMA transfer end 2	TEND2	Output	Channel 2 transfer end
3	DMA transfer request 3	DREQ3	Input	Channel 3 external reque
	DMA transfer acknowledge 3	DACK3	Output	Channel 3 single address acknowledge
	DMA transfer end 3	TEND3	Output	Channel 3 transfer end

Rev.1.00 Jun. 07, 2006 Page 320 of 1102 REJ09B0294-0100



- DMA block size register_0 (DBSR_0)
- DMA mode control register_0 (DMDR_0)
- DMA address control register_0 (DACR_0)
- DMA module request select register_0 (DMRSR_0)

Channel 1:

- DMA source address register_1 (DSAR_1)
- DMA destination address register_1 (DDAR_1)
- DMA offset register_1 (DOFR_1)
- DMA transfer count register_1 (DTCR_1)
- DMA block size register_1 (DBSR_1)
- DMA mode control register_1 (DMDR_1)
- DMA address control register_1 (DACR_1)
- DMA module request select register_1 (DMRSR_1)

Channel 2:

- DMA source address register_2 (DSAR_2)
- DMA destination address register_2 (DDAR_2)
- DMA offset register_2 (DOFR_2)
- DMA transfer count register_2 (DTCR_2)
- DMA block size register_2 (DBSR_2)
- DMA mode control register_2 (DMDR_2)
- DMA address control register_2 (DACR_2)
- DMA module request select register_2 (DMRSR_2)

7.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DS. updates the transfer source address every time data is transferred. When DDAR is specifi destination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	23	22	21	20	19	18	17	
Bit Name				<u> </u>				
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name				<u> </u>				
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Rev.1.00 Jun. 07, 2006 Page 322 of 1102 REJ09B0294-0100

RENESAS

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

DIL	23	22	21	20	19	10	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Rev.1.00 Jun. 07, 2006 Page 324 of 1102 REJ09B0294-0100



Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	Bł
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	Bł
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BKSZH31 to	Undefined	R/W	Specify the repeat size or block size.
	BKSZH16			When H'0001 is set, the repeat or block size is one word, or one longword. When H'0000 is se means the maximum value (refer to table 7.1). DMA is in operation, the setting is fixed.
15 to 0	BKSZ15 to BKSZ0	Undefined	R/W	Indicate the remaining repeat or block size whil DMA is in operation. The value is decremented every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load the same value as the BKSZH bits.

Rev.1.00 Jun. 07, 2006 Page 326 of 1102 REJ09B0294-0100



DMDR controls the DMAC operation.

• DMDR_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	DACKE	TENDE	_	DREQS	NRD	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Bit	23	22	21	20	19	18	17	
Bit Name	ACT	_			ERRF		ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	F
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA			DMAP2	DMAP1	0
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Noto: * Only		itten te thie hi	t ofter beving	heen read a	a 1 to place th	a flag		

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

RENESAS

Bit Ha			5.020						-
Initial \	/alue	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R/W	R/W	R	R/W	F
Bit		7	6	5	4	3	2	1	
Bit Nar	me	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DN
Initial \	/alue	0	0	0	0	0	0	0	
R/W		R/W	R/W	R/W	R	R	R/W	R/W	F

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

Rev.1.00 Jun. 07, 2006 Page 328 of 1102 REJ09B0294-0100



In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after t 1-block size data transfer.

If an event which stops (sustains) a transfer or externally, this bit is automatically cleared to 0 the transfer.

Operating modes and transfer methods must changed while this bit is set to 1.

0: Disables a data transfer


1: Enables a data transfer (DMA is in operatio

[Clearing conditions]

- When the specified total transfer size of tra completed
- When a transfer is stopped by an overflow by a repeat size end
- When a transfer is stopped by an overflow by an extended repeat size end
- When a transfer is stopped by a transfer s interrupt
- When clearing this bit to 0 to stop a transference

In block transfer mode, this bit changes after t block transfer.

- When an address error or an NMI interrup requested
- In the reset state or hardware standby mo



				1. Bloabloo 1 End Bighar Batpar
28	—	0	R/W	Reserved
				Initial value should not be changed.
27	DREQS	0	R/W	DREQ Select
				Selects whether a low level or the falling edge DREQ signal used in external request mode is
				When a block transfer is performed in external mode, clear this bit to 0.
				0: Low level detection
				1: Falling edge detection (the first transfer after transfer enabled is detected on a low level)
26	NRD	0	R/W	Next Request Delay
				Selects the accepting timing of the next transfe
				0: Starts accepting the next transfer request aft completion of the current transfer
				1: Starts accepting the next transfer request on after completion of the current transfer
25, 24	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
23	ACT	0	R	Active State
				Indicates the operating state for the channel.
				0: Waiting for a transfer request or a transfer di state by clearing the DTE bit to 0
				1: Active state
22 to 20) —	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev.1.00 Jun. 07, 2006 Page 330 of 1102 REJ09B0294-0100

RENESAS

			generated
			[Clearing condition]
			• When clearing to 0 after reading ERRF =
			[Setting condition]
			When an address error or an NMI interrup generated
			However, when an address error or an NMI in been generated in DMAC module stop mode, not set to 1.
	0	R	Reserved
			This bit is always read as 0 and cannot be mo
ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
			Indicates that a transfer escape end interrupt requested. A transfer escape end means that is terminated before the transfer counter react
			0: A transfer escape end interrupt has not bee requested
			1: A transfer escape end interrupt has been re
			[Clearing conditions]
			When setting the DTE bit to 1
			• When clearing to 0 before reading ESIF =
			[Setting conditions]
			• When a transfer size error interrupt is requ
			• When a repeat size end interrupt is reques
			When a transfer end interrupt by an extend area overflow is requested
	ESIF		

				• When clearing to 0 after reading DTIF = 1
				[Setting condition]
				When DTCR reaches 0 and the transfer is completed
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Select the data access size for a transfer.
				00: Byte size (eight bits)
				01: Word size (16 bits)
				10: Longword size (32 bits)
				11: Setting prohibited
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	Select the transfer mode.
				00: Normal transfer mode
				01: Block transfer mode
				10: Repeat transfer mode
				11: Setting prohibited

Rev.1.00 Jun. 07, 2006 Page 332 of 1102 REJ09B0294-0100



				 In normal or repeat transfer mode, the tota size set in DTCR is less than the data acc In block transfer mode, the total transfer si DTCR is less than the block size 0: Disables a transfer size error interrupt requesit: Enables a transfer size error interrupt requesit.
10	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				Enables/disables a transfer escape end intern request. When the ESIF bit is set to 1 with this 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the ESIF bit to 0
				0: Disables a transfer escape end interrupt
				1: Enables a transfer escape end interrupt
8	DTIE	0	R/W	Data Transfer End Interrupt Enable
				Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the DTIF bit to 0
				0: Disables a transfer end interrupt
				1: Enables a transfer end interrupt

				11: External request
5	DTA	0	R/W	Data Transfer Acknowledge
				This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR.
				0: To clear the source in DMA transfer is disabl Since the on-chip module interrupt source is cleared in DMA transfer, it should be cleared CPU or DTC transfer.
				 To clear the source in DMA transfer is enable Since the on-chip module interrupt source is in DMA transfer, it does not require an interru the CPU or DTC transfer.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev.1.00 Jun. 07, 2006 Page 334 of 1102 REJ09B0294-0100



·····,
001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

Note: * Only 0 can be written to, to clear the flag.



	-	-	-	-	-	-		
R/W	R	R	R/W	R/W	R	R	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Name	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SA
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
Bit Name	DARIE	_	—	DARA4	DARA3	DARA2	DARA1	D/
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R/W	R/W	R/W	R/W	F

		Initial		
Bit	Bit Name	Value	R/W	Description
31	AMS	0	R/W	Address Mode Select
				Selects address mode from single or dual addr mode. In single address mode, the DACK pin is according to the DACKE bit.
				0: Dual address mode
				1: Single address mode
30	DIRS	0	R/W	Single Address Direction Select
				Specifies the data transfer direction in single at mode. This bit s ignored in dual address mode.
				0: Specifies DSAR as source address
				1: Specifies DDAR as destination address
29 to 27		0	R/W	Reserved
				These bits are always read as 0 and cannot be modified.

Rev.1.00 Jun. 07, 2006 Page 336 of 1102 REJ09B0294-0100



				transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 that a repeat size end interrupt is requested.
				0: Disables a repeat size end interrupt
				1: Enables a repeat size end interrupt
25	ARS1	0	R/W	Area Select 1 and 0
24	ARS0	0	R/W	Specify the block area or repeat area in block transfer mode.
				00: Specify the block area or repeat area on the address
				01: Specify the block area or repeat area on the destination address
				10: Do not specify the block area or repeat are
				11: Setting prohibited
23, 22		All 0	R	Reserved
				These bits are always read as 0 and cannot b modified.
21	SAT1	0	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno
				00: Source address is fixed
				01: Source address is updated by adding the
				10: Source address is updated by adding 1, 2 according to the data access size
				11: Source address is updated by subtracting according to the data access size
-				

				10: Destination address is updated by adding according to the data access size
				 Destination address is updated by subtract or 4 according to the data access size
15	SARIE	0	R/W	Interrupt Enable for Source Address Extended Overflow
				Enables/disables an interrupt request for an ex area overflow on the source address.
				When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an repeat area overflow on the source address is requested.
				When block transfer mode is used with the externed area function, an interrupt is requested a completion of a 1-block size transfer. When set DTE bit in DMDR of the channel for which a transfer stopped to 1, the transfer is resumed from state when the transfer is stopped.
				When the extended repeat area is not specified is ignored.
				0: Disables an interrupt request for an extende overflow on the source address
				1: Enables an interrupt request for an extended overflow on the source address
14, 13	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev.1.00 Jun. 07, 2006 Page 338 of 1102 REJ09B0294-0100



				When an overflow in the extended repeat are with the SARIE bit set to 1, an interrupt can b requested. Table 7.3 shows the settings and the extended repeat area.
7	DARIE	0	R/W	Destination Address Extended Repeat Area C Interrupt Enable
				Enables/disables an interrupt request for an e area overflow on the destination address.
				When an extended repeat area overflow on the destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt extended repeat area overflow on the destinate address is requested.
				When block transfer mode is used with the ex repeat area function, an interrupt is requested completion of a 1-block size transfer. When so DTE bit in DMDR of the channel for which the has been stopped to 1, the transfer is resume state when the transfer is stopped.
				When the extended repeat area is not specific is ignored.
				0: Disables an interrupt request for an extend overflow on the destination address
				1: Enables an interrupt request for an extende overflow on the destination address
6, 5		All 0	R	Reserved
				These bits are always read as 0 and cannot b modified.



area for address addition and subtraction, resp

When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 7.3 shows the settings and ar the extended repeat area.

Rev.1.00 Jun. 07, 2006 Page 340 of 1102 REJ09B0294-0100



00101	32 bytes specified as extended repeat area by the lower 5 bits of the addres
00110	64 bytes specified as extended repeat area by the lower 6 bits of the addres
00111	128 bytes specified as extended repeat area by the lower 7 bits of the addre
01000	256 bytes specified as extended repeat area by the lower 8 bits of the addre
01001	512 bytes specified as extended repeat area by the lower 9 bits of the addre
01010	1 kbyte specified as extended repeat area by the lower 10 bits of the addres
01011	2 kbytes specified as extended repeat area by the lower 11 bits of the addre
01100	4 kbytes specified as extended repeat area by the lower 12 bits of the addre
01101	8 kbytes specified as extended repeat area by the lower 13 bits of the addre
01110	16 kbytes specified as extended repeat area by the lower 14 bits of the add
01111	32 kbytes specified as extended repeat area by the lower 15 bits of the add
10000	64 kbytes specified as extended repeat area by the lower 16 bits of the add
10001	128 kbytes specified as extended repeat area by the lower 17 bits of the add
10010	256 kbytes specified as extended repeat area by the lower 18 bits of the add
10011	512 kbytes specified as extended repeat area by the lower 19 bits of the add
10100	1 Mbyte specified as extended repeat area by the lower 20 bits of the addre
10101	2 Mbytes specified as extended repeat area by the lower 21 bits of the addr
10110	4 Mbytes specified as extended repeat area by the lower 22 bits of the addr
10111	8 Mbytes specified as extended repeat area by the lower 23 bits of the addr
11000	16 Mbytes specified as extended repeat area by the lower 24 bits of the add
11001	32 Mbytes specified as extended repeat area by the lower 25 bits of the add
11010	64 Mbytes specified as extended repeat area by the lower 26 bits of the add
11011	128 Mbytes specified as extended repeat area by the lower 27 bits of the ac
111××	Setting prohibited
[Legend]	
×: Don't car	e

RENESAS

7.4 Transfer Modes

Table 7.4 shows the DMAC transfer modes. The transfer modes can be specified to the in channels.

Table 7.4Transfer Modes

Address F

Address Mode	Transfer mode	Activation Source	Common Function	Source
Dual address	 Normal transfer Repeat transfer Block transfer Block transfer Repeat or block size 1 to 65,536 bytes, 1 to 65,536 words, or 1 to 65,536 longwords 	 Auto request (activated by CPU) On-chip module interrupt External request 	 Total transfer size: 1 to 4 Gbytes or not specified Offset addition Extended repeat area function 	DSAR
Single address	 Instead of specifying the source or destination address registers, data is directly transferred from/to the external device using the DACK pin The same settings as above are available other than address register setting (e.g., above transfer modes can be specified) One transfer can be performed in one bus cycle (the types of transfer modes are the same as those of dual address modes 		DSAR/ DACK	

Rev.1.00 Jun. 07, 2006 Page 342 of 1102 REJ09B0294-0100



address is specified in DDAR. A transfer at a time is performed in two bus cycles (when bus width is less than the data access size or the access address is not aligned with the but the data access size, the number of bus cycles are needed more than two because one bu divided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus marefresh cycle, and external bus release cycle) are not generated between read and write c

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in two bus cycles. When an idle cycle is inserted before the bus cycle, the TEND also output in the idle cycle. The DACK signal is not output.

Figure 7.2 shows an example of the signal timing in dual address mode and figure 7.3 shoperation in dual address mode.






Figure 7.2 Example of Signal Timing in Dual Address Mode




Figure 7.3 Operations in Dual Address Mode

(2) Single Address Mode

In single address mode, data between an external device and an external memory is direct transferred using the \overline{DACK} pin instead of DSAR or DDAR. A transfer at a time is performed by cycle. In this mode, the data bus width must be the same as the data access size. I details on the data bus width, see section 6, Bus Controller (BSC).

The DMAC accesses an external device as the transfer source or destination by outputting strobe signal (\overline{DACK}) to the external device with \overline{DACK} and accesses the other transfer t outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Fig shows an example of a transfer between an external memory and an external device with \overline{DACK} pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

Rev.1.00 Jun. 07, 2006 Page 344 of 1102 REJ09B0294-0100 also output in the falle cycle.

Figure 7.5 shows an example of timing charts in single address mode and figure 7.6 shows example of operation in single address mode.




Figure 7.4 Data Flow in Single Address Mode






Figure 7.5 Example of Signal Timing in Single Address Mode




Figure 7.6 Operations in Single Address Mode




Figure 7.7 shows an example of the signal timing in normal transfer mode and figure 7.8 the operation in normal transfer mode.




Figure 7.7 Example of Signal Timing in Normal Transfer Mode



Figure 7.8 Operations in Normal Transfer Mode

(2) Repeat Transfer Mode

In repeat transfer mode, one data access size of data is transferred at a single transfer requ to 4 Gbytes can be specified as a total transfer size by DTCR. The repeat size can be spec DBSR up to $65536 \times data$ access size.

The repeat area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the repeat area returns to the transfer start address wh repeat size of transfers is completed. This operation is repeated until the total transfer size specified in DTCR is completed. When H'00000000 is specified in DTCR, it is regarded a free running mode and repeat transfer is continued until the DTE bit in DMDR is cleared

In addition, a DMA transfer can be stopped and a repeat size end interrupt can be request CPU or DTC when the repeat size of transfers is completed. When the next transfer is recafter completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE b DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At t an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timings of the $\overline{\text{TEND}}$ and $\overline{\text{DACK}}$ signals are the same as in normal transfer mode.

Figure 7.9 shows the operation in repeat transfer mode while dual address mode is set.

When the repeat area is specified as neither source nor destination address side, the operative the same as the normal transfer mode operation shown in figure 7.8. In this case, a repeat interrupt can also be requested to the CPU when the repeat size of transfers is completed.

Rev.1.00 Jun. 07, 2006 Page 348 of 1102 REJ09B0294-0100





Figure 7.9 Operations in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. Gbytes can be specified as total transfer size by DTCR. The block size can be specified up to $65536 \times data$ access size.

While one block of data is being transferred, transfer requests from other channels are so When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 as in DACR. The address specified as the block area returns to the transfer start address we block size of data is completed. When the block area is specified as neither source nor d address side, the operation continues without returning the address to the transfer start are repeat size end interrupt can be requested.

The $\overline{\text{TEND}}$ signal is output every time 1-block data is transferred in the last DMA transf When the external request is selected as an activation source, the low level detection of signal (DREQS = 0) should be selected.

When an interrupt request by an extended repeat area overflow is used in block transfer settings should be selected carefully. For details, see section 7.5.5, Extended Repeat Are Function.

RENESAS




Figure 7.10 Operations in Block Transfer Mode




Figure 7.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)






Figure 7.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)



DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mod

(2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interrused as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module received select register (DMRSR). The activation sources are specified to the individual channels. 7.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected as activation source can generate an interrupt request simultaneously to the CPU or DTC. For refer to section 5, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt controll

When the DMAC is activated while DTA = 1, the interrupt request flag is automatically of a DMA transfer. If multiple channels use a single transfer request as an activation source, the channel having priority is activated, the interrupt request flag is cleared. In this case, of channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not requ transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source cleared to 0 before writing 1 to the DTE bit.

Rev.1.00 Jun. 07, 2006 Page 352 of 1102 REJ09B0294-0100



TGI5A (TGI5A input capture/compare match)	TPU_5 1
RXI0 (receive data full interrupt for SCI channel 0)	SCI_0 1
TXI0 (transmit data empty interrupt for SCI channel 0)	SCI_0 1
RXI1 (receive data full interrupt for SCI channel 1)	SCI_1 1
TXI1 (transmit data empty interrupt for SCI channel 1)	SCI_1 1
RXI2 (receive data full interrupt for SCI channel 2)	SCI_2 1
TXI2 (transmit data empty interrupt for SCI channel 2)	SCI_2 1
RXI4 (receive data full interrupt for SCI channel 4)	SCI_4 1
TXI4 (transmit data empty interrupt for SCI channel 4)	SCI_4 1
RXI5 (receive data full interrupt for SCI channel 5)	SCI_5 2
TXI5 (transmit data empty interrupt for SCI channel 5)	SCI_5 2
RXI6 (receive data full interrupt for SCI channel 6)	SCI_6 2
TXI6 (transmit data empty interrupt for SCI channel 6)	SCI_6 2
USBINTN0 (EP1FIFO full interrupt)	USB 2
USBINTN1 (EP2FIFO empty interrupt)	USB 2

ICR bit to 1 for the corresponding pin. For details, see section 9, I/O Ports.

7.5.4 Bus Access Modes

There are two types of bus access modes: cycle stealing and burst.

When an activation source is the auto request, the cycle stealing or burst mode is selected DTF0 in DMDR. When an activation source is the on-chip module interrupt or external re the cycle stealing mode is selected.

(1) Cycle Stealing Mode

In cycle stealing mode, the DMAC releases the bus every time one unit of transfers (byte longword, or 1-block size) is completed. After that, when a transfer is requested, the DM obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

When a transfer is requested to another channel during a DMA transfer, the DMAC relea bus and then transfers data for the requested channel. For details on operations when a tra requested to multiple channels, see section 7.5.8, Priority of Channels.

Rev.1.00 Jun. 07, 2006 Page 354 of 1102 REJ09B0294-0100



Figure 7.13 Example of Timing in Cycle Stealing Mode

Burst Access Mode (2)

In burst mode, once it takes the bus, the DMAC continues a transfer without releasing the the transfer end condition is satisfied. Even if a transfer is requested from another chann priority, the transfer is not stopped once it is started. The DMAC releases the bus in the after the transfer for the channel in burst mode is completed. This is similarly to operation stealing mode. However, setting the IBCCS bit in IBCR of the bus controller makes the release the bus to pass the bus to another bus master.

In block transfer mode, the burst mode setting is ignored (operation is the same as that i mode during one block of transfers). The DMAC is always operated in cycle stealing models

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the I cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a repe end, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the tran

Figure 7.14 shows an example of timing in burst mode.




Figure 7.14 Example of Timing in Burst Mode

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJOS

The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DARA DACR. The extended repeat area sizes for each side can be specified independently.

A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be r to the CPU when the contents of the address register reach the end address of the extended area. When an overflow on the extended repeat area set in DSAR occurs while the SARII DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an exter repeat area overflow is requested to the CPU. When the DARIE bit in DACR is set to 1, a overflow on the extended repeat area set in DDAR occurs, meaning that the destination s target. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer.

Rev.1.00 Jun. 07, 2006 Page 356 of 1102 REJ09B0294-0100






Figure 7.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, the following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addr register must be set so that the block size is a power of 2 or the block size boundary is al the extended repeat area boundary. When an overflow on the extended repeat area occur transfer of one block, the interrupt by the overflow is suspended and the transfer overrun






Figure 7.16 Example of Extended Repeat Area Function in Block Transfer M

Rev.1.00 Jun. 07, 2006 Page 358 of 1102 REJ09B0294-0100






Figure 7.17 Address Update Method

In item (a), Address fixed, the transfer source or destination address is not updated indic same address.

In item (b), Increment or decrement by 1, 2, or 4, the transfer source or destination addrest incremented or decremented by the value according to the data access size at each transfer word, or longword can be specified as the data access size. The value of 1 for byte, 2 for 4 for longword is used for updating the address. This operation realizes the data transfer consecutive areas.

In item (c), Offset addition, the address update does not depend on the data access size. specified by DOFR is added to the address every time the DMAC transfers data of the d size.

RENESAS




Figure 7.18 Operation of Offset Addition

In figure 7.18, the offset addition is selected as the transfer source address update and inc decrement by 1, 2, or 4 is selected as the transfer destination address. The address update that data at the address which is away from the previous transfer source address by the of read from. The data read from the address away from the previous address is written to the consecutive area in the destination side.

Rev.1.00 Jun. 07, 2006 Page 360 of 1102 REJ09B0294-0100




Figure 7.19 XY Conversion Operation Using Offset Addition in Repeat Transfe

In figure 7.19, the source address side is specified to the repeat area by DACR and the or addition is selected. The offset value is set to $4 \times \text{data}$ access size (when the data access longword, H'00000010 is set in DOFR, as an example). The repeat size is set to $4 \times \text{data}$ size (when the data access size is longword, the repeat size is set to $4 \times 4 = 16$ bytes, as a example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the repeat size of transfers is completed.







Figure 7.20 XY Conversion Flowchart Using Offset Addition in Repeat Transfer



register during brint fruisier

The DMAC registers are updated by a DMA transfer. The value to be updated differs at the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTC BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMD

(1) DMA Source Address Register

When the transfer source address set in DSAR is accessed, the contents of DSAR are out then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT1 and SAT1 the address is decremented. The size of increment or decrement depends on the data acc

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 at = B'00, the data access size is byte and the address is incremented or decremented by 1. DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented of decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword at address is incremented or decremented by 4. Even if the access data size of the source adword or longword, when the source address is not aligned with the word or longword bother read bus cycle is divided into byte or word cycles. While data of one word or one longword of data a for example, +1 or +2 for byte or word data. After one word or one longword of data is a address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address when the read cycle is started is incremented or decremented by the value according to the source address address address when the read cycle is started is incremented or decremented by the value according to the source address addre

RENESAS

(2) DMA Destination Address Register

When the transfer destination address set in DDAR is accessed, the contents of DDAR ar and then are updated to the next address.

The increment or decrement can be specified by bits DAT1 and DAT0 in DACR. When I and DAT0 = B'00, the address is fixed. When DAT1 and DAT0 = B'01, the address is address the offset. When DAT1 and DAT0 = B'10, the address is incremented. When DAT1 and B'11, the address is decremented. The incrementing or decrementing size depends on the access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 an = B'00, the data access size is byte and the address is incremented or decremented by 1. V DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and address is incremented or decremented by 4. Even if the access data size of the destination is word or longword, when the destination address is not aligned with the word or longword or longword of data is being written, the incrementing or decrementing size is changing acc the actual data access size, for example, +1 or +2 for byte or word data. After the one wo longword of data is written, the address when the write cycle is started is incremented or decremented or decremented or decremented or data.

In block or repeat transfer mode, when the block or repeat size of data transfers is complete the block or repeat area is specified to the destination address side, the destination address to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation follo setting. The upper address bits are fixed and is not affected by the address update.

Rev.1.00 Jun. 07, 2006 Page 364 of 1102 REJ09B0294-0100



While data is being transferred, all the bits of DTCR may be changed. DTCR must be ad longwords. If the upper word and lower word are read separately, incorrect data may be since the contents of DTCR during the transfer may be updated regardless of the access CPU. Moreover, DTCR for the channel being transferred must not be written to.

When a conflict occurs between the address update by DMA transfer and write access b the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DT write access by the CPU (other than 0), the CPU has priority in writing to DTCR. Howe transfer is stopped.

(4) DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as B bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size a size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the b and repeat size and its value is decremented every transfer by 1. When the BKSZ value change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded in BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.



- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is pro (except for the DTE bit). When changing the register settings after writing 0 to the DTE b confirm that the DTE bit has been cleared to 0.

Figure 7.21 show the procedure for changing the register settings for the channel being transferred.





Figure 7.21 Procedure for Changing Register Setting For Channel being Trans



bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of transfer.

(7) ERRF Bit in DMDR

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all channels to stop a transfer. In addition, it sets the ERRF bit in DMDR_0 to 1 to indicate address error or an NMI interrupt has occurred regardless of whether or not the DMAC operation.

(8) ESIF Bit in DMDR

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are set transfer escape interrupt is requested to the CPU or DTC.

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 7.8, Interrupt Sources.



For details on interrupts, see section 7.8, Interrupt Sources.

7.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel3. Table 7.6 shows the priority levels among the DMAC channels.

 Table 7.6
 Priority among DMAC Channels

Channel	Pric
Channel 0	Hig
Channel 1	
Channel 2	
Channel 3	Low

The channel having highest priority other than the channel being transferred is selected w transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.

Rev.1.00 Jun. 07, 2006 Page 368 of 1102 REJ09B0294-0100






Figure 7.22 Example of Timing for Channel Priority






Figure 7.23 Example of Bus Timing of DMA Transfer

Rev.1.00 Jun. 07, 2006 Page 370 of 1102 REJ09B0294-0100






Figure 7.24 Example of Transfer in Normal Transfer Mode by Cycle Steal

In figures 7.25 and 7.26, the TEND signal output is enabled and data is transferred in lo from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal mode by cycle stealing.

In figure 7.25, the transfer source (DSAR) is not aligned with a longword boundary and transfer destination (DDAR) is aligned with a longword boundary.

In figure 7.26, the transfer source (DSAR) is aligned with a longword boundary and the destination (DDAR) is not aligned with a longword boundary.

Renesas



Figure 7.25 Example of Transfer in Normal Transfer Mode by Cycle Stealin (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 7.26 Example of Transfer in Normal Transfer Mode by Cycle Stealin (Transfer Destination DDAR = Odd Address and Destination Address Decrem

Rev.1.00 Jun. 07, 2006 Page 372 of 1102 REJ09B0294-0100




Figure 7.27 Example of Transfer in Normal Transfer Mode by Burst Acce






Figure 7.28 Example of Transfer in Block Transfer Mode

Rev.1.00 Jun. 07, 2006 Page 374 of 1102 REJ09B0294-0100



This operation is repeated until the transfer is completed.




Figure 7.29 Example of Transfer in Normal Transfer Mode Activated by DREQ Falling Edge






Figure 7.30 Example of Transfer in Block Transfer Mode Activated by DREQ Falling Edge

Rev.1.00 Jun. 07, 2006 Page 376 of 1102 REJ09B0294-0100



eomprere a




Figure 7.31 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level






Figure 7.32 Example of Transfer in Block Transfer Mode Activated by DREQ Low Level

Rev.1.00 Jun. 07, 2006 Page 378 of 1102 REJ09B0294-0100



enabled, a transfer request is held in the DMAC. When the DMAC is activated, the trans request is cleared. Receiving the next transfer request resumes after completion of the w and then a low level of the $\overline{\text{DREQ}}$ signal is detected. This operation is repeated until the completed.




Figure 7.33 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level with NRD = 1




Figure 7.34 Example of Transfer in Single Address Mode (Byte Read)

Rev.1.00 Jun. 07, 2006 Page 380 of 1102 REJ09B0294-0100







Figure 7.35 Example of Transfer in Single Address Mode (Byte Write)



operation is repeated until the transfer is completed.



DREQ signal. [4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle. (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sam

Figure 7.36 Example of Transfer in Single Address Mode Activated by DREQ Falling Edge

Rev.1.00 Jun. 07, 2006 Page 382 of 1102 REJ09B0294-0100



e o mpre ce a.





Figure 7.37 Example of Transfer in Single Address Mode Activated by DREQ Low Level



enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after one cycle of the transfer request duration inserted by NRD = 1 on completion of the single cycle and then a low le $\overline{\text{DREQ}}$ signal is detected. This operation is repeated until the transfer is completed.



(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sar

Figure 7.38 Example of Transfer in Single Address Mode Activated by DREQ Low Level with NRD = 1

Rev.1.00 Jun. 07, 2006 Page 384 of 1102 REJ09B0294-0100



(2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMR is 0 and the ESIF bit in DMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requeste transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disable the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value a A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specific data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.



When an overflow on the extended repeat area occurs while the extended repeat area is sp and the SARIE or DARIE bit in DACR is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, th bit in DMDR is cleared to 0, and the ESIF bit in DMDR is set to 1.

In dual address mode, even if an interrupt by an extended repeat area overflow occurs dur read cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow occurs d block transfer, the remaining data is transferred. The transfer is not terminated by an exte repeat area overflow interrupt unless the current transfer is complete.

(5) Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after the DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.

Rev.1.00 Jun. 07, 2006 Page 386 of 1102 REJ09B0294-0100



transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle is transfer unit.

(b) Block Transfer Mode

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, openot guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This to (a) in normal transfer mode.

(7) Transfer End by Address Error

When an address error occurs, the DTE bits for all the channels are cleared to 0 and the in DMDR_0 is set to 1. When an address error occurs during a DMA transfer, the transf forced to stop. To perform a DMA transfer after an address error occurs, clear the ERRE and then set the DTE bits for the channels.

The transfer end timing after an address error is the same as that after an NMI interrupt.

(8) Transfer End by Hardware Standby Mode or Reset

The DMAC is initialized by a reset and a transition to the hardware standby mode. A DI transfer is not guaranteed.



The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits CP CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU ha over the DMAC, a transfer request for the corresponding channel is masked and the trans activated. When another channel has priority over or the same as the CPU, a transfer requereceived regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears the suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.

Rev.1.00 Jun. 07, 2006 Page 388 of 1102 REJ09B0294-0100



a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DM transfer are consecutively performed. For this duration, since the DMAC has priority ov CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus co register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not se For details, see section 6, Bus Controller (BSC).

A conflict may occur between external space access of the DMAC and an external bus r cycle. Even if a burst or block transfer is performed by the DMAC, the transfer is stopped temporarily and a cycle of external bus release is inserted by the BSC according to the e bus priority (when the CPU external access and the DTC external access do not have pria DMAC transfer, the transfers are not operated until the DMAC releases the bus).

In dual address mode, the DMAC releases the external bus after the external space write Since the read and write cycles are not separated, the bus is not released.

An internal space (on-chip memory and internal I/O registers) access of the DMAC and external bus release cycle may be performed at the same time.



	• •
DMTEND2	Transfer end interrupt by channel 2 transfer counter
DMTEND3	Transfer end interrupt by channel 3 transfer counter
DMEEND0	Interrupt by channel 0 transfer size error
	Interrupt by channel 0 repeat size end
	Interrupt by channel 0 extended repeat area overflow on source address
	Interrupt by channel 0 extended repeat area overflow on destination address
DMEEND1	Interrupt by channel 1 transfer size error
	Interrupt by channel 1 repeat size end
	Interrupt by channel 1 extended repeat area overflow on source address
	Interrupt by channel 1 extended repeat area overflow on destination address
DMEEND2	Interrupt by channel 2 transfer size error
	Interrupt by channel 2 repeat size end
	Interrupt by channel 2 extended repeat area overflow on source address
	Interrupt by channel 2 extended repeat area overflow on destination address
DMEEND3	Interrupt by channel 3 transfer size error
	Interrupt by channel 3 repeat size end
	Interrupt by channel 3 extended repeat area overflow on source address
	Interrupt by channel 3 extended repeat area overflow on destination address

Each interrupt is enabled or disabled by the DTIE and ESIE bits in DMDR for the corresp channel. A DMTEND interrupt is generated by the combination of the DTIF and DTIE bit DMDR. A DMEEND interrupt is generated by the combination of the ESIF and ESIE bit DMDR. The DMEEND interrupt sources are not distinguished. The priority among chann decided by the interrupt controller and it is shown in table 7.7. For details, see section 5, 1 Controller.

Rev.1.00 Jun. 07, 2006 Page 390 of 1102 REJ09B0294-0100

RENESAS

ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed b DTCR value is less than the data access size, meaning that the data access size of transfer be performed. In block transfer mode, the block size is compared with the DTCR value transfer error decision.

A repeat size end interrupt is generated when the next transfer is requested after comple repeat size of transfers in repeat transfer mode. Even when the repeat area is not specific address register, the transfer can be stopped periodically according to the repeat size. At when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1

An interrupt by an extended repeat area overflow on the source and destination addresse generated when the address exceeds the extended repeat area (overflow). At this time, we transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 7.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, cle DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfe setting the DTE bit in DMDR after setting the register. Figure 7.40 shows procedure to a transfer by clearing a interrupt.






Figure 7.39 Interrupt and Interrupt Sources




Figure 7.40 Procedure Example of Resuming Transfer by Clearing Interrupt S

Rev.1.00 Jun. 07, 2006 Page 392 of 1102 REJ09B0294-0100 enters the module stop state. However, when a transfer for a channel is enabled or w interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0 DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13.

When the clock is stopped, the DMAC registers cannot be accessed. However, the for register settings are valid in the module stop state. Disable them before entering the stop state, if necessary.

- TENDE bit in DMDR is 1 (the TEND signal output enabled)
- DACKE bit in DMDR is 1 (the DACK signal output enabled)
- 3. Activation by DREQ Falling Edge

The $\overline{\text{DREQ}}$ falling edge detection is synchronized with the DMAC internal operation

- A. Activation request waiting state: Waiting for detecting the DREQ low level. A transition of the transition of transition of the transition of the transition of tr
- B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made.
- C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transitio made.

After a DMAC transfer enabled, a transition to 1. is made. Therefore, the $\overline{\text{DREQ}}$ signaled by low level detection at the first activation after a DMAC transfer enabled

4. Acceptation of Activation Source

At the beginning of an activation source reception, a low level is detected regardless setting of $\overline{\text{DREQ}}$ falling edge or low level detection. Therefore, if the $\overline{\text{DREQ}}$ signal i low before setting DMDR, the low level is received as a transfer request.

When the DMAC is activated, clear the $\overline{\text{DREQ}}$ signal of the previous transfer.

Renesas

Rev.1.00 Jun. 07, 2006 Page 394 of 1102 REJ09B0294-0100



• Three transfer modes

Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- Short address mode or full address mode selectable
 - Short address mode

Transfer information is located on a 3-longword boundary

The transfer source and destination addresses can be specified by 24 bits to selec Mbyte address space directly

- Full address mode

Transfer information is located on a 4-longword boundary

The transfer source and destination addresses can be specified by 32 bits to selec Gbyte address space directly

- Size of data for data transfer can be specified as byte, word, or longword The bus cycle is divided if an odd address is specified for a word or longword transfer The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC A CPU interrupt can be requested after one data transfer completion A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop state specifiable




Figure 8.1 Block Diagram of DTC

Rev.1.00 Jun. 07, 2006 Page 396 of 1102 REJ09B0294-0100

RENESAS

These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data area.

- DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTC
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)



ΒΙτ	вп Name	value	R/W	Description
7	MD1	Undefined		DTC Mode 1 and 0
6	MD0	Undefined		Specify DTC transfer mode.
				00: Normal mode
				01: Repeat mode
				10: Block transfer mode
				11: Setting prohibited
5	Sz1	Undefined	—	DTC Data Transfer Size 1 and 0
4	Sz0	Undefined	_	Specify the size of data to be transferred.
				00: Byte-size transfer
				01: Word-size transfer
				10: Longword-size transfer
				11: Setting prohibited
3	SM1	Undefined	—	Source Address Mode 1 and 0
2	SM0	Undefined		Specify an SAR operation after a data transfer
				0x: SAR is fixed
				(SAR writeback is skipped)
				10: SAR is incremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
				11: SAR is decremented after a transfer
				(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
1, 0		Undefined		Reserved
				The write value should always be 0.
[Legend	d]			
X: Don'	t care			

Rev.1.00 Jun. 07, 2006 Page 398 of 1102 REJ09B0294-0100

RENESAS

ΒΙΤ	BIT Name	value	R/W	Description
7	CHNE	Undefined		DTC Chain Transfer Enable
				Specifies the chain transfer. For details, see s 8.5.7, Chain Transfer. The chain transfer cond selected by the CHNS bit.
				0: Disables the chain transfer
				1: Enables the chain transfer
6	CHNS	Undefined	_	DTC Chain Transfer Select
				Specifies the chain transfer condition. If the for transfer is a chain transfer, the completion ch specified transfer count is not performed and source flag or DTCER is not cleared.
				0: Chain transfer every time
				1: Chain transfer only when transfer counter =
5	DISEL	Undefined	_	DTC Interrupt Select
				When this bit is set to 1, a CPU interrupt required generated every time after a data transfer end this bit is set to 0, a CPU interrupt request is a generated when the specified number of data ends.
4	DTS	Undefined	—	DTC Transfer Mode Select
				Specifies either the source or destination as r block area during repeat or block transfer mo
				0: Specifies the destination as repeat or block
				1: Specifies the source as repeat or block are

	by 1 when Sz1 and Sz0 = B'00; by 2 when
:	Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10

1,0 —	Undefined —	Reserved	
		The write value should always be 0.	
[Legend]			

[Legend] X: Don't care

8.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits o valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the va bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if longword access is performed while address 4n + 2 is specified in SAR, the bus cycle is c into multiple cycles to transfer data. For details, see section 8.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.

Rev.1.00 Jun. 07, 2006 Page 400 of 1102 REJ09B0294-0100



into multiple cycles to transfer data. For details, see section 8.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

8.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspond activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CR H'00.

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a (word or longword) data is transferred, and the contents of CRAH are sent to CRAL whice count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'O0.

CRA cannot be accessed directly from the CPU.

RENESAS

8.2.7 DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTCERH)

DTCER which is comprised of eight registers, DTCERA to DTCERE, DTCERG, and DT is a register that specifies DTC activation interrupt sources. The correspondence between sources and DTCE bits is shown in table 8.1. Use bit manipulation instructions such as B BCLR to read or write a DTCE bit. If all interrupts are masked, multiple activation source set at one time (only at the initial setting) by writing data after executing a dummy read or relevant register.

Bit	15	14	13	12	11	10	9	
Bit Name	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	C
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
D	,	~	<u> </u>		<u> </u>	-		
Bit Name	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	0
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev.1.00 Jun. 07, 2006 Page 402 of 1102 REJ09B0294-0100



0	DTCE0	0	R/W
1	DTCE1	0	R/W
2	DTCE2	0	R/W
3	DTCE3	0	R/W
4	DTCE4	0	R/W
5	DTCE5	0	R/W
6	DTCE6	0	R/W

8.2.8 DTC Control Register (DTCCR)

DTCCR specifies transfer information read skip.

Bit	7	6	5	4	3	2	1	
Bit Name	_	—	—	RRS	RCHNE	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R	

Note: * Only 0 can be written to clear the flag.

Bit Name	Value	R/W	Description
_	All 0	R/W	Reserved
			These bits are always read as 0. The write va always be 0.
-			Bit Name Value R/W


RENESAS

				0: Transfer read skip is not performed.
				1: Transfer read skip is performed when the venumbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Tran
				Enables/disables the chain transfer while trans counter (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is wr CRAL when CRAL is 0. Accordingly, chain trar not occur when CRAL is 0. If this bit is set to 1 chain transfer is enabled when CRAH is written CRAL.
				0: Disables the chain transfer after repeat trans
				1: Enables the chain transfer after repeat trans
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
0	ERR	0	R/(W)*	Transfer Stop Flag
				Indicates that an address error or an NMI inter occurs. If an address error or an NMI interrupt the DTC stops.
				0: No interrupt occurs
				1: An interrupt occurs
				[Clearing condition]
				When writing 0 after reading 1
Note:	* Only 0 ca	an he written	to clear t	this flag

Note: * Only 0 can be written to clear this flag.

Rev.1.00 Jun. 07, 2006 Page 404 of 1102 REJ09B0294-0100

RENESAS



8.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCER activation source can be selected by setting the corresponding bit in DTCER; the CPU in source can be selected by clearing the corresponding bit in DTCER. At the end of a data (or the last consecutive transfer in the case of chain transfer), the activation source interrupt corresponding DTCER bit is cleared.

8.4 Location of Transfer Information and DTC Vector Table

Locate the transfer information in the data area. The start address of transfer information located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ig during access ([1:0] = B'00.) Transfer information can be located in either short address (three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR speither short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For detail section 3.2.2, System Control Register (SYSCR). Transfer information located in the da shown in figure 8.2

The DTC reads the start address of transfer information from the vector table according activation source, and then reads the transfer information from the start address. Figure 8 correspondences between the DTC vector address and transfer information.





Figure 8.2 Transfer Information on Data Area





Figure 8.3 Correspondence between DTC Vector Address and Transfer Inform



	IRQ5	69	H'514	DTCEA10
	IRQ6	70	H'518	DTCEA9
	IRQ7	71	H'51C	DTCEA8
	IRQ8	72	H'520	DTCEA7
	IRQ9	73	H'524	DTCEA6
	IRQ10	74	H'528	DTCEA5
	IRQ11	75	H'52C	DTCEA4
A/D	ADI	86	H'558	DTCEB15
TPU_0	TGI0A	88	H'560	DTCEB13
	TGI0B	89	H'564	DTCEB12
	TGI0C	90	H'568	DTCEB11
	TGI0D	91	H'56C	DTCEB10
TPU_1	TGI1A	93	H'574	DTCEB9
	TGI1B	94	H'578	DTCEB8
TPU_2	TGI2A	97	H'584	DTCEB7
	TGI2B	98	H'588	DTCEB6
TPU_3	TGI3A	101	H'594	DTCEB5
	TGI3B	102	H'598	DTCEB4
	TGI3C	103	H'59C	DTCEB3
	TGI3D	104	H'5A0	DTCEB2
TPU_4	TGI4A	106	H'5A8	DTCEB1
	TGI4B	107	H'5AC	DTCEB0
TPU_5	TGI5A	110	H'5B8	DTCEC15
	TGI5B	111	H'5BC	DTCEC14

Rev.1.00 Jun. 07, 2006 Page REJ09

RENESAS

DMAC	DMTENDO	128	H'600	DICEC5	_
	DMTEND1	129	H'604	DTCEC4	
	DMTEND2	130	H'608	DTCEC3	_
	DMTEND3	131	H'60C	DTCEC2	_
DMAC	DMEEND0	136	H'620	DTCED13	
	DMEEND1	137	H'624	DTCED12	
	DMEEND2	138	H'628	DTCED11	_
	DMEEND3	139	H'62C	DTCED10	
SCI_0	RXI0	145	H'644	DTCED5	
	TXI0	146	H'648	DTCED4	_
SCI_1	RXI1	149	H'654	DTCED3	
	TXI1	150	H'658	DTCED2	_
SCI_2	RXI2	153	H'664	DTCED1	
	TXI2	154	H'668	DTCED0	
SCI_4	RXI4	161	H'684	DTCEE13	
	TXI4	162	H'688	DTCEE12	L

Note: * The DTCE bits with no corresponding interrupt are reserved, and the write value always be 0. To leave software standby mode or all-module-clock-stop mode with interrupt, write 0 to the corresponding DTCE bit.

Rev.1.00 Jun. 07, 2006 Page 408 of 1102 REJ09B0294-0100



Table 8.2 shows the DTC transfer modes.

Table 8.2	DTC Transfer Modes		
Transfer Mode	Size of Data Transferred at One Transfer Request	Memory Address Increment or Decrement	
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed	
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed	
Block* ²	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, 1 or fixed	

Notes: 1. Either source or destination is specified to repeat area.

- 2. Either source or destination is specified to block area.
- 3. After transfer of the specified transfer count, initial state is recovered to contin operation.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers w single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Figure 8.4 shows a flowchart of DTC operation, and table 8.3 summarizes the chain tran conditions (combinations for performing the second and third transfers are omitted).

RENESAS

Rev.1.00 Jun. 07, 2006 Page REJ09




Figure 8.4 Flowchart of DTC Operation



Ends at 1st tra			 	Not 0	0	1	1
Ends at 2nd tr	Not 0	0	 0	0* ²		1	1
Ends at 2nd tr	0* ²	0	 0				
Interrupt reque		1	 0				
Ends at 1st tra	_		 	Not 0	1	1	1
Interrupt reque							

Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block mode

2. When the contents of the CRAH is written to the CRAL in repeat transfer mod

8.5.1 Bus Cycle Division

When the transfer data size is word and the SAR and DAR values are not a multiple of 2 cycle is divided and the transfer data is read from or written to in bytes. Similarly, when transfer data size is longword and the SAR and DAR values are not a multiple of 4, the is divided and the transfer data is read from or written to in words.

Table 8.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle divisio access data size. Figure 8.5 shows the bus cycle division example.

Table 8.4	Number of Bus Cycle Divisions and Access Size
-----------	---

		Specified Data Size	
SAR and DAR Values	Byte (B)	Word (W)	Longword (L
Address 4n	1 (B)	1 (W)	1 (LW)
Address 2n + 1	1 (B)	2 (B-B)	3 (B-W-B)
Address 4n + 2	1 (B)	1 (W)	2 (W-W)

RENESAS





Figure 8.5 Bus Cycle Division Example



cleared to 0, the stored vector number is deleted, and the updated vector table and transf information are read at the next activation.




Figure 8.6 Transfer Information Read Skip Timing



SM1	DM1	SAR	DAR
0	0	Skipped	Skipped

Skipped

Written back

Written back

Written back

Written back

Skipped

1 1

1

0

8.5.4 Normal Transfer Mode

0

1

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination addresse specified as incremented, decremented, or fixed. When the specified number of transfers interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.7 shows the memor normal transfer mode.

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixed
DAR	Destination address	Incremented/decremented/fixed
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated
Noto: *	Transfor information writeback is skipped	

Table 8.6Register Function in Normal Transfer Mode

Note: * Transfer information writeback is skipped.

Rev.1.00 Jun. 07, 2006	Page 414 of 1102	-
REJ09B0294-0100		RENESAS



Figure 8.7 Memory Map in Normal Transfer Mode

8.5.5 Repeat Transfer Mode

In repeat transfer mode, one operation transfers one byte, one word, or one longword of the DTS bit in MRB, either the source or destination can be specified as a repeat area. F 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In retransfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH w CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.8 shows the memorrepeat transfer mode.



CRAH	storage	СКАН	CRAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated
Note: *	Transfer informatio	n writeback is skipped.	




Figure 8.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)




Table 8.8 lists the register function in block transfer mode. Figure 8.9 shows the memory block transfer mode.

Register	Function	Written Back Value
SAR	Source address	DTS =0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS =1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1
Note: *	Transfer information writebac	ck is skipped.

Table 8.8Register Function in Block Transfer Mode




Figure 8.9 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)



0

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bits to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.





Figure 8.10 Operation of Chain Transfer






Figure 8.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 8.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size o








Figure 8.14 DTC Operation Timing (Example of Full Address Mode in Normal Transfer Mode or Repeat Transfer M

Rev.1.00 Jun. 07, 2006 Page 420 of 1102 REJ09B0294-0100



Normai	I	0.	4	3.	0.	3.	Ζ.,	1.5	3.	Ζ	I	3.	Ζ.,	I
Repeat	1	0 * ¹	4* ²	3*³	0 * ¹	3 * ^{2.3}	2*4	1 * ⁵	3* ⁶	2* ⁷	1	3* ⁶	2* ⁷	1
Block transfer	1	0 * ¹	4* ²	3* ³	0*1	3 * ^{2.3}	2 * ⁴	1*5	3•P * ⁶	2•P* ⁷	1•P	3•₽ * ⁶	2•P* ⁷	1•P

[Legend]

P: Block size (CRAH and CRAL value)

Note: 1. When transfer information read is skipped

- 2. In full address mode operation
- 3. In short address mode operation
- 4. When the SAR or DAR is in fixed mode
- 5. When the SAR and DAR are in fixed mode
- 6. When a longword is transferred while an odd address is specified in the addre register
- When a word is transferred while an odd address is specified in the address is when a longword is transferred while address 4n + 2 is specified



Word data read S_{L}	1	1	4	2	2	4	4 + 2m	2
Longword data read $\rm S_{\scriptscriptstyle L}$	1	1	8	4	2	8	12 + 4m	4
Byte data write $S_{_{M}}$	1	1	2	2	2	2	3 + m	2
Word data write S_{M}	1	1	4	2	2	4	4 + 2m	2
Longword data write S_{M}	1	1	8	4	2	8	12 + 4m	4
Internal operation S_{N}						1		

[Legend]

m: Number of wait cycles 0 to 7 (For details, see section 6, Bus Controller (BSC).)

The number of execution cycles is calculated from the formula below. Note that Σ means of all transfers activated by one activation event (the number in which the CHNE bit is see plus 1).


Number of execution cycles = $I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_L + M \cdot S_M) + N \cdot S_M$


8.5.10 DTC Bus Release Timing

The DTC requests the bus mastership to the bus arbiter when an activation request occurs DTC releases the bus after a vector read, transfer information read, a single data transfer, transfer information writeback. The DTC does not release the bus during transfer information read, single data transfer, or transfer information writeback.

8.5.11 DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU p level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specifie DTCP2 to DTCP0. For details, see section 5, Interrupt Controller.





- information, see section 8.2, Register Descriptions. Fo on location of transfer information, see section 8.4, Lo Transfer Information and DTC Vector Table.
- [3] Set the start address of the transfer information in the vector table. For details on setting DTC vector table, s 8.4, Location of Transfer Information and DTC Vector
- [4] Setting the RRS bit to 1 performs a read skip of secon later transfer information when the DTC is activated c tively by the same interrupt source. Setting the RRS b always allowed. However, the value set during transfe valid from the next transfer.
- [5] Set the bit in DTCER corresponding to the DTC activa interrupt source to 1. For the correspondence of interr DTCER, refer to table 8.1. The bit in DTCER may be s the second or later transfer. In this case, setting the bin needed.
- [6] Set the enable bits for the interrupt sources to be use activation sources to 1. The DTC is activated when ar used as an activation source is generated. For details settings of the interrupt enable bits, see the correspon descriptions of the corresponding module.
- [7] After the end of one data transfer, the DTC clears the source flag or clears the corresponding bit in DTCER requests an interrupt to the CPU. The operation after depends on the transfer information. For details, see s 8.2, Register Descriptions and figure 8.4.

Figure 8.15 DTC with Interrupt Activation



- the data will be received in DAR, and 128 (H 0080) in CRA. CRB can be set to any v
- 2. Set the start address of the transfer information for an RXI interrupt at the DTC vecto
- 3. Set the corresponding bit in DTCER to 1.
- 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the end (RXI) interrupt. Since the generation of a receive error during the SCI reception of will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
- 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set RXI interrupt is generated, and the DTC is activated. The receive data is transferred fit to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.
- 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

8.7.2 Chain Transfer

An example of DTC chain transfer is shown in which pulse output is performed using the Chain transfer can be used to perform pulse output data transfer and PPG output trigger c updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chat transfer, and normal mode transfer to the TPU's TGR in the second half. This is because of the activation source and interrupt generation at the end of the specified number of transfer to the second half of the chain transfer (transfer when CHNE = 0).

Rev.1.00 Jun. 07, 2006 Page 424 of 1102 REJ09B0294-0100



- Devale ale 11 e autorer miermatien eenseedar, erg arter ale 1.21t autorer miermat
- 4. Set the start address of the NDR transfer information to the DTC vector address.
- 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.
- 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable th interrupt with TIER.
- 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in D NDER for which output is to be performed to 1. Using PCR, select the TPU compare be used as the output trigger.
- 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
- Each time a TGRA compare match occurs, the next output value is transferred to NI set value of the next output trigger period is transferred to TGRA. The activation sou flag is cleared.
- 10. When the specified number of transfers are completed (the TPU transfer CRA value TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is CPU. Termination processing should be performed in the interrupt handling routine.

8.7.3 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer of the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-kbyte input buffer is configured. The input buffer to have been set to start at lower address H'0000. Figure 8.16 shows the chain transfer w counter value is 0.

Renesas

- of the transfer source address for the first data transfer to H'21. The lower 16 bits of th transfer destination address of the first data transfer and the transfer counter are H'000
- 5. Next, execute the first data transfer the 65536 times specified for the first data transfer means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the fi transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data in no interrupt request is sent to the CPU.





Figure 8.16 Chain Transfer when Counter = 0



- -

Operation of the DTC can be disabled or enabled using the module stop control register. initial setting is for operation of the DTC to be enabled. Register access is disabled by se module stop state. The module stop state cannot be set while the DTC is activated. For c refer to section 23, Power-Down Modes.

8.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYS not be cleared to 0.

8.9.3 DMAC Transfer End Interrupt

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is controlled by the DTC but its value is modified with the write data regardless of the tran counter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

8.9.4 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all are disabled, multiple activation sources can be set at one time (only at the initial setting writing data after executing a dummy read on the relevant register.



6.5.0 ITalister information Start Address, Source Address, and Destination Add

The transfer information start address to be specified in the vector table should be address address other than address 4n is specified, the lower 2 bits of the address are regarded as

The source and destination addresses specified in SAR and DAR, respectively, will be train the divided bus cycles depending on the address and data size.

8.9.7 Transfer Information Modification

When IBCCS = 1 and the DMAC is used, clear the IBCCS bit to 0 and then set to 1 again modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

8.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must be same.

Rev.1.00 Jun. 07, 2006 Page 428 of 1102 REJ09B0294-0100



Ports 2 and F include an open-drain control register (ODR) that controls on/off of the outbuffer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF.

All of the I/O ports can drive Darlington transistors when functioning as output ports.

Port 2 and 3 are Schmitt-trigger input. Schmitt-trigger inputs for other ports are enabled used as the \overline{IRQ} , TPU, TMR, or IIC2 inputs.

				Function			Input
Port	Description	Bit	I/O	Input	Output	Schmitt- Trigger Input* ¹	Pull-up MOS Function
Port 1	Port 1 General I/O port also functioning as interrupt inputs, SCI I/Os, DMAC I/Os, A/D converter inputs, TPU inputs, and IIC2 I/Os	7	P17/SCL0	IRQ7-A/ TCLKD-B		ĪRQ7-A, TCLKD-B, SCL0	
		6	P16/SDA0	IRQ6-A/ TCLKC-B	DACK1-A	IRQ6-A, TCLKC-B, SDA0	-
		5	P15/SCL1	IRQ5-A/ TCLKB-B/ RxD5/ IrRXD	TEND1-A	IRQ5-A, TCLKB-B, SCL1	-
		4	P14/SDA1	DREQ1-A/ IRQ4-A/ TCLKA-B	TxD5/ lrTxD	IRQ4-A, TCLKA-B, SDA1	-
		3	P13	ADTRG0/ IRQ3-A		IRQ3-A	

Table 9.1Port Functions

Port 2	General I/O port also functioning as interrupt inputs,	7	P27/ TIOCB5	TIOCA5	PO7	P27, – TIOCB5, TIOCA5	_
	PPG outputs, TPU I/Os, TMR I/Os, and SCI I/Os	6	P26/ TIOCA5	—	PO6/TMO1/ TxD1	All input functions	
		5	P25/ TIOCA4	TMCI1/ RxD1	PO5	P25, TIOCA4, TMCI1	
		4	P24/ TIOCB4/ SCK1	TIOCA4/ TMRI1	PO4	P24, TIOCB4, TIOCA4, TMRI1	
		3	P23/ TIOCD3	IRQ11-A/ TIOCC3	PO3	P23, TIOCD3, IRQ11-A	
		2	P22/ TIOCC3	IRQ10-A	PO2/TMO0/ TxD0	All input functions	
		1	P21/ TIOCA3	TMCI0/ RxD0/ IRQ9-A	PO1	P21, IRQ9-A, TIOCA3, TMCI0	
		0	P20/ TIOCB3/ SCK0	TIOCA3/ TMRI0/ IRQ8-A	PO0	P20, IRQ8-A, TIOCB3, TIOCA3, TMRI0	

Rev.1.00 Jun. 07, 2006 Page 430 of 1102 REJ09B0294-0100

RENESAS

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				TIOCA1		TEND1-B	functions	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			3		TCLKB-A/	PO11		
$\frac{\text{TIOCB0}}{\text{TIOCA0}} \qquad \overline{\text{TEND0-B}} \text{functions}$ $0 P30/ \\ \text{TIOCA0} \qquad \overline{\text{DREQ0-B}} PO8 \qquad \text{All input} \\ \text{functions} \qquad \\ \text{functions} \qquad \\ \text{Port 5} \text{General input port} \\ \text{also functioning} \\ \text{as interrupt inputs,} \\ \text{A/D converter} \\ \text{inputs, and D/A} \\ \text{converter outputs} \qquad \\ \hline 6 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 6 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ6-B}} \qquad \hline 1 \\ \hline 7 - \qquad P56/\text{AN6/} \\ \overline{\text{IRQ3-B}} \qquad \hline 1 \\ \hline 7 - \qquad P52/\text{AN3/} \\ \overline{\text{IRQ3-B}} \qquad \hline 1 \\ \hline 7 - \qquad P51/\text{AN1/} \\ \overline{\text{IRQ2-B}} \qquad \hline 1 \\ \hline 7 - \qquad P51/\text{AN1/} \\ \overline{\text{IRQ1-B}} \qquad \hline 1 \\ \hline 7 - \qquad P50/\text{AN0/} - \qquad \overline{\text{IRQ7-B}} \\ \hline 7 - \qquad \overline{\text{IRQ7-B}} \\ \hline 7 - \qquad \overline{\text{IRQ7-B}} \\ \hline 7 - \qquad \overline{\text{IRQ7-B}} \qquad \hline 7 - \qquad \overline{\text{IRQ7-B}} \\ \hline 7 - \qquad \overline{\text{IRQ2-B}} \\ \hline 1 - \qquad P51/\text{AN1/} - \qquad \overline{\text{IRQ7-B}} \\ \hline 7 - \qquad \overline{\text{IRQ7-B}} \\ \hline 7$			2		TCLKA-A			
TIOCA0functionsPort 5General input port also functioning as interrupt inputs, A/D converter inputs, and D/A converter outputs7P57/AN7/ IRQ7-BDA1IRQ7-B6P56/AN6/ IRQ6-BDA0IRQ6-B			1		TIOCA0			
also functioning as interrupt inputs, A/D converter inputs, and D/A converter outputs			0		DREQ0-B	PO8		
A/D converter inputs, and D/A converter outputs $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Port 5	also functioning				DA1	IRQ7-В —	
$ \begin{array}{c} $		A/D converter	6	_		DA0	ĪRQ6-B	
IRQ4-B3P53/AN3/ IRQ3-BIRQ3-B2P52/AN2/ IRQ2-BIRQ2-B1P51/AN1/ IRQ1-BIRQ1-B0P50/AN0/IRQ0-B			5	_			ĪRQ5-B	
IRQ3-B 2 — P52/AN2/ — IRQ2-B 1 — P51/AN1/ — IRQ1-B 0 — P50/AN0/ — IRQ0-B			4			_	ĪRQ4-B	
IRQ2-B 1 — P51/AN1/ — IRQ1-B 0 — P50/AN0/ — IRQ0-B			3			_	ĪRQ3-B	
IRQ1-B 0 — P50/AN0/ — IRQ0-B			2			_	IRQ2-B	
			1	_		_	IRQ1-B	
			0				ĪRQ0-B	

				IRQ11-B/ TMS			
		2	P62/SCK4	IRQ10-B/ TRST	TMO2/ DACK2	IRQ10-B	
		1	P61	TMCI2/ RxD4/ IRQ9-B	TEND2	TMCI2, IRQ9-B	
		0	P60	TMRI2/ DREQ2/ IRQ8-B	TxD4	TMRI2, IRQ8-B	
Port A	General I/O port	7	_	PA7	Вφ	_	_
	also functioning as system clock output and bus	6	PA6	—	AS/AH/ BS-B	_	
	control I/Os	5	PA5	_	RD	-	
		4	PA4	_	LHWR/LUB	-	
		3	PA3	_	LLWR/LLB	-	
		2	PA2	BREQ/ WAIT	—	-	
		1	PA1	—	BACK/ (RD/WR)	-	
		0	PA0	_	BREQO/ BS-A	-	

Rev.1.00 Jun. 07, 2006 Page 432 of 1102 REJ09B0294-0100



					CS7-A/ CAS	
		2	PB2	—	CS2-A/ CS6-A/ RAS	
		1	PB1	—	CS1/ CS2-B/ CS5-A/ CS6-B/ CS7-B	
		0	PB0	_	CS0/ CS4-A/ CS5-B	
Port C	General I/O port	7	_		—	
	also functioning as bus control	6	_		_	
	I/Os and A/D	5	_	_	—	
	converter inputs	4	_	_	—	
		3	PC3	—	LLCAS/ DQMLL	
		2	PC2	—	LUCAS/ DQMLU	
		1	_			
		0	_			

		1	PD1	_	A1	
		0	PD0		A0	
Port E	General I/O port	7	PE7		A15	_ 0
	also functioning as address	6	PE6		A14	
	outputs	5	PE5	_	A13	
		4	PE4	_	A12	
		3	PE3	_	A11	
		2	PE2		A10	
		1	PE1	_	A9	
		0	PE0	_	A8	
Port F	General I/O port	7	PF7	_	A23	_ 0
	also functioning as address	6	PF6		A22	
	outputs	5	PF5	_	A21	
		4	PF4		A20	
		3	PF3		A19	
		2	PF2	_	A18	
		1	PF1		A17	
		0	PF0		A16	

Rev.1.00 Jun. 07, 2006 Page 434 of 1102 REJ09B0294-0100



		1	PH1/D1* ²	_	_		
		0	PH0/D0*2		_	_	
Port I	General I/O port	7	PI7/D15*2	_	—	_	0
	also functioning as bi-directional	6	PI6/D14*2		—	_	
	data bus	5	PI5/D13*2	_	—	_	
		4	PI4/D12*2	_	—	_	
		3	PI3/D11*2		—	_	
		2	PI2/D10*2	_	—	_	
		1	PI1/D9* ²	_	—	_	
		0	PI0/D8*2		—	_	
Port M	General I/O port	7			—		_
	also functioning as SCI I/Os	6			—	_	
		5			_	_	
		4	PM4	_	—	_	
		3	PM3		—	_	
		2	PM2		—	_	
		1	PM1	RxD6	—	_	
		0	PM0		TxD6		

Notes: 1. Pins without Schmitt-trigger input buffer have CMOS input buffer.

2. Addresses are also output when accessing to the address/data multiplexed I/

RENESAS

Port 3	8	0	0	0	0		
Port 5	8		—	0	0	—	_
Port 6	6	0	0	0	0	_	_
Port A	8	0	0	0	0		_
Port B	4	0	0	0	0		_
Port C*	2	0	0	0	0	_	_
Port D	8	0	0	0	0	0	_
Port E	8	0	0	0	0	0	_
Port F	8	0	0	0	0	0	C
Port H	8	0	0	0	0	0	_
Port I	8	0	0	0	0	0	_
Port M	5	0	0	0	0	_	_

[Legend]

O: Register exists

--: No register exists

Note: * The write value should always be the initial value.

Rev.1.00 Jun. 07, 2006 Page 436 of 1102 REJ09B0294-0100



Bit	7	6	5	4	3	2	1	
Bit Name	Pn7DDR	Pn6DDR	Pn5DDR	Pn4DDR	Pn3DDR	Pn2DDR	Pn1DDR	
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower five bits are valid and the upper three bits are reserved for port M registers. Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Table 9.3 Startup Mode and Initial Value

	Star	Startup Mode			
Port	External Extended Mode	Single-Chip Mode			
Port A	H'80	H'00			
Other ports		H'00			



H/W	R/VV	H/VV	H/VV	H/VV	H/VV	H/VV	R/VV

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower five bits are valid and the upper three bits are reserved for port M registers. Bits 2 and 3 are valid and the other bits are reserved for port C registers.

9.1.3 Port Register (PORTn) (n = 1, 2, 3, 5, 6, A to F, H, I, and M)

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is inv When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are re the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardless ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	
Initial Value	Undefined	Ur						

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower five bits are valid and the upper three bits are reserved for port M registers. Bits 2 and 3 are valid and the other bits are reserved for port C registers.

Rev.1.00 Jun. 07, 2006 Page 438 of 1102 REJ09B0294-0100



When PORT is read, the pin state is always read regardless of the ICR value. When the is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, should be modified when the corresponding input pins are not used. For example, an \overline{IR} modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs a ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ICR	Pn6ICR	Pn5ICR	Pn4ICR	Pn3ICR	Pn2ICR	Pn1ICR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers. The lower five bits are valid and the upper three bits are reserved for port M registers. Bits 2 and 3 are valid and the other bits are reserved for port C registers.



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 9.4Input Pull-Up MOS State

Port	Pin State	Reset	Hardware Standby Mode	Software Standby M	Otl ode Op
Port D	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OFF
Port E	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OFF
Port F	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OFF
Port H	Data input/output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OFF
Port I	Data input/output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OFF

[Legend]

OFF: The input pull-up MOS is always off.

ON/OFF: If PCR is set to 1, the input pull-up MOS is on; if PCR is cleared to 0, the input MOS is off.

Rev.1.00 Jun. 07, 2006 Page 440 of 1102 REJ09B0294-0100

RENESAS

Bit Name	Pn7ODR	Pn6ODR	Pn5ODR	Pn4ODR	Pn3ODR	Pn2ODR	Pn10DR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

9.2 Output Buffer Control

This section describes the output priority of each pin.

The name of each peripheral module pin is followed by "_OE". This (for example: TIOC indicates whether the output of the corresponding function is valid (1) or if another setting specified (0). Table 9.5 lists each port output signal's valid setting. For details on the corresponding output signals, see the register description of each peripheral module. If t of each peripheral module pin is followed by A or B, the pin function can be modified b function control register (PFCR). For details, see section 9.3, Port Function Controller.

For a pin whose initial value changes according to the activation mode, "Initial value E" the initial value when the LSI is started up in external extended mode and "Initial value indicates the initial value when the LSI is started in single-chip mode.



I/O port	P17 output	0	1
	P17 input (initial setting)	0	0

Note: * When pin functions as I/O: 1

(2) P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0

The pin function is switched as shown below according to the combination of the DMAC register setting and P16DDR bit setting.

		Setting			
		DMAC	IIC2	I/O Port	
Module Name	Pin Function	DACK1A_OE*	SDA0_OE*	P16DDR	
DMAC	DACK1-A output	1		—	
IIC2	SDA0 input/output	0	1	_	
I/O port	P16 output	0	0	1	
	P16 input (initial setting)	0	0	0	

Note: * When pin functions as I/O: 1

Rev.1.00 Jun. 07, 2006 Page 442 of 1102 REJ09B0294-0100



P15 input	0	0	0
(initial sett	ing)		

Note: * When pin functions as I/O: 1

(4) P14/TxD5/IrTXD/DREQ1-A/IRQ4-A/TCLKA-B/SDA1

The pin function is switched as shown below according to the combination of the SCI, I IIC2 register setting and P14DDR bit setting.

		Setting				
		SCI	IrDA	IIC2	I/O	
Module Name	Pin Function	TxD5_OE	IrTXD_OE	SDA1_OE*	P14	
SCI	TxD5 output	1	—	—	_	
IrDA	IrTXD output	0	1	—	_	
IIC2	SDA1 input/output	0	0	1	_	
I/O port	P14 output	0	0	0	1	
	P14 input (initial setting)	0	0	0	0	

Note: * When pin functions as I/O: 1

RENESAS

(6) P12/SCK2/DACK0-A/IRQ2-A

The pin function is switched as shown below according to the combination of the DMAC register settings and P12DDR bit setting.

		Setting		
		DMAC	SCI	I/O Port
Module Name	Pin Function	DACK0A_OE	SCK2_OE	P12DDR
DMAC	DACK0-A output	1	_	—
SCI	SCK2 output	0	1	_
I/O port	P12 output	0	0	1
	P12 input (initial setting)	0	0	0

Rev.1.00 Jun. 07, 2006 Page 444 of 1102 REJ09B0294-0100



PTTInput	0	0	
(initial setting)			

(8) $P10/TxD2/\overline{DREQ0}$ -A/ $\overline{IRQ0}$ -A:

The pin function is switched as shown below according to the combination of the SCI resetting and P10DDR bit setting.

		Setting		
		SCI	I/O Port	
Module Name	Pin Function	TxD2_OE	P10DDR	
SCI	TxD2 output	1		
I/O port	P10 output	0	1	
	P10 input (initial setting)	0	0	

RENESAS

IPU				
PPG	PO7 output	0	1	_
I/O port	P27 output	0	0	1
	P27 input (initial setting)	0	0	0

(2) P26/PO6/TIOCA5/TMO1/TxD1

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P26DDR bit setting.

		Setting				
		TPU	TMR	SCI	PPG	I/
Module Name	Pin Function	TIOCA5_OE	TMO1_OE	TxD1_OE	PO6_OE	Ρ
TPU	TIOCA5 output	1	_	_		
TMR	TMO1 output	0	1	_	_	_
SCI	TxD1 output	0	0	1		_
PPG	PO6 output	0	0	0	1	_
I/O port	P26 output	0	0	0	0	1
	P26 input (initial setting)	0	0	0	0	0

Rev.1.00 Jun. 07, 2006 Page 446 of 1102 REJ09B0294-0100



1/O port	P25 output	0	0	I
	P25 input (initial setting)	0	0	0

(4) P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1

The pin function is switched as shown below according to the combination of the TPU, PPG register settings and P24DDR bit setting.

		Setting				
		TPU	SCI	PPG	I/O	
Module Name	Pin Function	TIOCB4_OE	SCK1_OE	PO4_OE	P24	
TPU	TIOCB4 output	1	_			
SCI	SCK1 output	0	1			
PPG	PO4 output	0	0	1		
I/O port	P24 output	0	0	0	1	
	P24 input (initial setting)	0	0	0	0	

Renesas

1/O port	P23 output	0	0	I
	P23 input (initial setting)	0	0	0

(6) P22 /PO2/TIOCC3/TMO0/TxD0/IRQ10-A

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P22DDR bit setting.

				Setting		
		TPU	TMR	SCI	PPG	I,
Module Name	Pin Function	TIOCC3_OE	TMO0_OE	TxD0_OE	PO2_OE	F
TPU	TIOCC3 output	1	_	_	_	_
TMR	TMO0 output	0	1	_	_	-
SCI	TxD0 output	0	0	1	_	_
PPG	PO2 output	0	0	0	1	_
I/O port	P22 output	0	0	0	0	1
	P22 input (initial setting)	0	0	0	0	C

Rev.1.00 Jun. 07, 2006 Page 448 of 1102 REJ09B0294-0100



1/O port		0	U	I
	P21 input (initial setting)	0	0	0

(8) P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A

The pin function is switched as shown below according to the combination of the TPU, PPG register settings and P20DDR bit setting.

		Setting			
		TPU	SCI	PPG	I/O
Module Name	Pin Function	TIOCB3_OE	SCK0_OE	PO0_OE	P2
TPU	TIOCB3 output	1	_		
SCI	SCK0 output	0	1		
PPG	PO0 output	0	0	1	
I/O port	P20 output	0	0	0	1
	P20 input (initial setting)	0	0	0	0

Renesas

IPU		Į		_
PPG	PO15 output	0	1	—
I/O port	P37 output	0	0	1
	P37 input (initial setting)	0	0	0

(2) P36/PO14/TIOCA2

The pin function is switched as shown below according to the combination of the TPU ar register settings and P36DDR bit setting.

		Setting		
		TPU	PPG	I/O Port
Module Name	Pin Function	TIOCA2_OE	PO14_OE	P36DDR
TPU	TIOCA2 output	1	—	_
PPG	PO14 output	0	1	_
I/O port	P36 output	0	0	1
	P36 input (initial setting)	0	0	0

Rev.1.00 Jun. 07, 2006 Page 450 of 1102 REJ09B0294-0100



PPG	PO13 output	0	U	I	_
I/O port	P35 output	0	0	0	1
	P35 input (initial setting)	0	0	0	0

(4) P34/PO12/TIOCA1/TEND1-B

The pin function is switched as shown below according to the combination of the DMA and PPG register settings and P34DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O
Module Name	Pin Function	TEND1B_OE	TIOCA1_OE	PO12_0E	P34
DMAC	TEND1-B output	1	_	_	
TPU	TIOCA1 output	0	1	_	_
PPG	PO12 output	0	0	1	_
I/O port	P34 output	0	0	0	1
	P34 input (initial setting)	0	0	0	0

Renesas

1/O port	P33 output	0	0	I
	P33 input (initial setting)	0	0	0

(6) P32/PO10/TIOCC0/TCLKA-A/DACKO-B

The pin function is switched as shown below according to the combination of the DMAC and PPG register settings and P32DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O F
Module Name	Pin Function	DACK0B_OE	TIOCC0_OE	PO10_OE	P32
DMAC	DACK0-B output	1			
TPU	TIOCC0 output	0	1		
PPG	PO10 output	0	0	1	
I/O port	P32 output	0	0	0	1
	P32 input (initial setting)	0	0	0	0

Rev.1.00 Jun. 07, 2006 Page 452 of 1102 REJ09B0294-0100



PPG	PO9 output	0	0	I	
I/O port	P31 output	0	0	0	1
	P31 input (initial setting)	0	0	0	0

(8) P30/PO8/TIOCA0/DREQ0-B

The pin function is switched as shown below according to the combination of the TPU a register settings and P33DDR bit setting.

			Setting	
		TPU	PPG	I/O Por
Module Name	Pin Function	TIOCA0_OE	PO8_OE	P30DDI
TPU	TIOCA0 output	1	_	_
PPG	PO8 output	0	1	
I/O port	P30 output	0	0	1
	P30 input (initial setting)	0	0	0

Renesas

9.2.5 Port 6

(1) P65/TMO3/DACK3/TCK

The pin function is switched as shown below according to the combination of the DMAC TMR register settings and P65DDR bit setting.

		Setting		
		DMAC	TMR	I/O Port
Module Name	Pin Function	DACK3_OE	TMO3_OE	P65DDR
DMAC	DACK3 output	1	—	_
TMR	TMO3 output	0	1	
I/O port	P65 output	0	0	1
	P65 input (initial setting)	0	0	0

Rev.1.00 Jun. 07, 2006 Page 454 of 1102 REJ09B0294-0100



(3) P63/TMRI3/DREQ3/IRQ11-B/TMS

The pin function is switched as shown below according to the P63DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	P63DDR
I/O port	P63 output	1
	P63 input (initial setting)	0



501	SCK4 output	0	0	I	
I/O port	P62 output	0	0	0	1
	P62 input (initial setting)	0	0	0	0

(5) P61/TMCI2/RxD4/TEND2/IRQ9-B

The pin function is switched as shown below according to the combination of the DMAC setting and P61DDR bit setting.

		Setting	
		DMAC	I/O Port
Module Name	Pin Function	TEND2_OE	P61DDR
DMAC	TEND2 output	1	_
I/O port	P61 output	0	1
	P61 input (initial setting)	0	0

Rev.1.00 Jun. 07, 2006 Page 456 of 1102 REJ09B0294-0100



P60 input	0	0
(initial setting)		

9.2.6 Port A

(1) PA7/Bø

The pin function is switched as shown below according to the PA7DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	PA7DDR
I/O port	B∳ output* (initial setting E)	1
	PA7 input (initial setting S)	0
[Legend]		

[Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Note: * The type of ϕ to be output switches according to the POSEL1 bit in SCKCR. I see section 22.1.1, System Clock Control Register (SCKCR).



	B3-B Output	0				
	AS output* (initial setting E)	0	0	1		
I/O port	PA6 output	0	0	0	1	
	PA6 input (initial setting S)	0	0	0	0	
[Legend]						
Initial setting E:	Initial setting in external extended mode					

Initial setting S: Initial setting in single-chip mode

Note: * Valid in external extended mode (EXPE = 1)

(3) $PA5/\overline{RD}$

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PA5DDR bit settings.

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PA5DDR	
	RD output*			
Bus controller	(Initial setting E)	1	—	
I/O port	PA5 output	0	1	
	PA5 input			
	(initial setting S)	0	0	
[Legend]				
Initial setting E:	Initial setting in extern	nal extended mode		
Initial setting S:	Initial setting in single	e-chip mode		
Note: * Valid i	in external extended n	node (EXPE = 1)		

Rev.1.00 Jun. 07, 2006 Page 458 of 1102 REJ09B0294-0100

RENESAS

	(initial setting E)			
I/O port	PA4 output	0	0	1
	PA4 input (initial setting S)	0	0	0
[Legend]				

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

 When the byte control SRAM space is accessed while the byte control SRAM specified or while LHWROE = 1, this pin functions as the LUB output; otherw LHWR output.



I/O port	PA3 output	0	0	1
	PA3 input	0	0	0
	(initial setting S)			
[Legend]				
Initial setting E:	Initial setting in ex	ternal exte	ended mode	
Initial setting S:	Initial setting in sir	ngle-chip n	node	
Notes: 1. Valid	in external extende	ed mode (E	EXPE = 1)	
2. If the	byte control SRAM	I space is a	accessed, this pin functions a	s the LLB outp

2. If the byte control SRAM space is accessed, this pin functions as the $\overline{\text{LLB}}$ outpotherwise, the $\overline{\text{LLWR}}.$

(6) PA2/BREQ/WAIT

The pin function is switched as shown below according to the combination of the bus corregister setting and the PA2DDR bit setting.

			Setting			
		Bus	s Controller	I/O Port		
Module Name	Pin Function	BCR_BRLE	BCR_WAITE	PA2DDF		
Bus controller	BREQ input	1	_	_		
	WAIT input	0	1			
I/O port	PA2 output	0	0	1		
	PA2 input (initial setting)	0	0	0		

Rev.1.00 Jun. 07, 2006 Page 460 of 1102 REJ09B0294-0100



BACK output *	1			
RD/WR output *	0	1	—	_
	0	0	1	
PA1 output	0	0	0	1
PA1 input (initial setting)	0	0	0	0
-	RD/WR output * PA1 output PA1 input	RD/WR output * 0 0 0 PA1 output 0 PA1 input 0	RD/WR output * 0 1 0 0 0 PA1 output 0 0 PA1 input 0 0	RD/WR output * 0 1 — 0 0 1 PA1 output 0 0 0 PA1 input 0 0 0

(8) PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating EXPE bit, bus controller register, port function control register (PFCR), and the PAODE settings.

		Setting		
		I/O Port	Bus Controller	I/O Port
Module Name	Pin Function	BSA_OE	BREQO_OE	PA0DD
Bus controller	BS-A output*	1	_	_
	BREQO output*	0	1	_
I/O port	PA0 output	0	0	1
	PA0 input (initial setting)	0	0	0

Note: * Valid in external extended mode (EXPE = 1)

RENESAS

generator	SD¢ output*	Ι	
I/O port	PB7 output	0	1
	PB7 input (initial setting)	0	0

Note: * Valid in SDRAM mode

(2) $PB6/\overline{CS6}-D/(RD/\overline{WR}-B)$

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, port function control register (PFCR), and the PB6DDF settings.

	Setting				
		I/O	Port		
Pin Function	Byte control SRAM Selection	(RD/WR)-B_OE	CS6D_OE	PB6	
RD/WR-B output*	1		_	_	
	0	1	_	_	
CS6-D output*	0	0	1	_	
PB6 output	0	0	0	1	
PB6 input (initial setting)	0	0	0	0	
	RD/WR-B output* CS6-D output* PB6 output PB6 input	Pin FunctionSRAM SelectionRD/WR-B output*100CS6-D output*0PB6 output0PB6 input0	Byte control I/O Byte control SRAM SRAM (RD/WR)-B_OE RD/WR-B output* 1 O 1 CS6-D output* 0 PB6 output 0 PB6 input 0	I/O Port Byte control SRAM Selection (RD/WR)-B_OE CS6D_OE RD/WR-B output* 1 0 1 CS6-D output* 0 0 1 PB6 output 0 0 0 0 PB6 input 0 0 0 0	

Note: * Valid in external extended mode (EXPE = 1)

Rev.1.00 Jun. 07, 2006 Page 462 of 1102 REJ09B0294-0100

RENESAS

		0	I		
	CS5-D output*	0	0	1	
I/O port	PB5 output	0	0	0	1
	PB5 input (initial setting)	0	0	0	0

(4) $PB4/\overline{CS4}-B/\overline{WE}$

The pin function is switched as shown below according to the combination of operating EXPE bit, bus controller register, port function control register (PFCR), and the PB4DD settings.

		Setting				
		Bus Contro	ller	I/O Port		
Module Name	Pin Function	WE_OE	CS4B_OE	PB4DD		
Bus controller	WE output*	1	_			
	CS4-B output*	0	1	_		
I/O port	PB4 output	0	0	1		
	PB4 input (initial setting)	0	0	0		

Note: * Valid in external extended mode (EXPE = 1)

RENESAS

		0	I		
	CS7-A output*	0	—	1	
I/O port	PB3 output	0	0	0	1
	PB3 input (initial setting)	0	0	0	0

(6) $PB2/\overline{CS2}-A/\overline{CS6}-A/\overline{RAS}$

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, port function control register (PFCR), and the PB2DDF settings.

		Setting			
		Bus Controller		I/O Port	
Module Name	Pin Function	RAS_OE	CS2A_OE	CS6A_OE	PB2
Bus controller	RAS output*	1	_		
	CS2-A output*	0	1	_	_
	CS6-A output*	0		1	_
I/O port	PB2 output	0	0	0	1
	PB2 input (initial setting)	0	0	0	0

Note: * Valid in external extended mode (EXPE = 1)

Rev.1.00 Jun. 07, 2006 Page 464 of 1102 REJ09B0294-0100

RENESAS

	CS5-A output*	_	_	I	_	_
	CS6-B output*		_	_	1	_
	CS7-B output*		_	_	_	1
I/O port	PB1 output	0	0	0	0	0
	PB1 input (initial setting)	0	0	0	0	0

(8) $PB0/\overline{CS0}/\overline{CS4}/\overline{CS5}-B$

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PB0DDR bit settings.

		Setting				
			I/O	Port		
Module Name	Pin Function	CS0_OE	CS4_OE	CS5B_OE	PE	
Bus controller	CS0 output (initial setting E)	1				
	CS4 output	_	1	_		
	CS5-B output	_		1		
I/O port	PB0 output	0	0	0	1	
	PB0 input (initial setting S)	0	0	0	0	
[Legend]						
Initial setting E:	Initial setting in on-c	hip ROM disabl	ed external external	ended mode		
Initial setting S:	Initial setting in othe	r modes				

RENESAS

Bus controller	LLCAS output*	I		
_	DQMLL output*		1	_
I/O port	PC3 output	0	0	1
	PC3 input (initial setting)	0	0	0

(2) PC2/LUCAS/DQMLU

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, and the PC2DDR bit settings.

		Setting		
		Bu	s Controller	I/O Port
Module Name	Pin Function	LUCAS_OE	DQMLU_OE	PC2DDF
Bus controller	LUCAS output*	1		—
	DQMLU output*	_	1	_
I/O port	PC2 output	0	0	1
	PC2 input (initial setting)	0	0	0

Note: * Valid in external extended mode (EXPE = 1)

Rev.1.00 Jun. 07, 2006 Page 466 of 1102 REJ09B0294-0100



		On-chip ROM enabled extended mode	1
I/O port	PDn output	Single-chip mode*	1
	PDn input (initial setting)	Modes other than on-chip ROM disabled extended mode	0
ri 13			

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode (EXPE = 1)

9.2.10 Port E

(1) PE7/A15, PE6/A14, PE5/A13, PE4/A12, PE3/A11, PE2/A10, PE1/A9, PE0/A8

The pin function is switched as shown below according to the combination of operating EXPE bit, and the PEnDDR bit settings.

		Setting		
			I/O Por	
Module Name	Pin Function	MCU Operating Mode	PEnDD	
Bus controller	Address output	On-chip ROM disabled extended mode	_	
		On-chip ROM enabled extended mode	1	
I/O port	PEn output	Single-chip mode*	1	
	PEn input (initial setting)	Modes other than on-chip ROM disabled extended mode	0	
[Legend]				
n: 0 to 7				
Note: * Addre (EXPE		by setting PDnDDR = 1 in external extend	ded mode	

RENESAS

I/O port	PF7 output	0	1
	PF7 input (initial setting)	0	0

(2) PF6/A22

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PF6DDR bit settings.

		Setting		
МСИ		I/O Port	I/O Port	
Operating Mode	Pin Function	A22_OE	PF6DDR	
Bus controller	A22 output*	1	_	
I/O port	PF6 output	0	1	
	PF6 input (initial setting)	0	0	

Note: * Valid in external extended mode (EXPE = 1)

Rev.1.00 Jun. 07, 2006 Page 468 of 1102 REJ09B0294-0100



(initial	seim	ıy,	
----------	------	-----	--

(4) PF4/A20

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF4DDR bit settings.

				Setting
МСИ			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A20_OE	PF4DDR
On-chip ROM disabled extended mode	Bus controller	A20 output		_
Modes other than on-chip ROM disabled extended	Bus controller	A20 output*	1	
	I/O port	PF4 output	0	1
mode		PF4 input (initial setting)	0	0

Note: * Valid in external extended mode (EXPE = 1)

RENESAS

Modes other than on-chip ROM disabled extended mode	Bus controller	A19 output*	1	—
	I/O port	PF3 output	0	1
		PF3 input (initial setting)	0	0

(6) PF2/A18

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PF2DDR bit settings.

				Setting
МСИ			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A18_OE	PF2DDR
On-chip ROM disabled extended mode	Bus controller	A18 output	_	—
Modes other than	Bus controller	A18 output*	1	—
on-chip ROM disabled extended	I/O port	PF2 output	0	1
mode		PF2 input (initial setting)	0	0
Note: * Valid in a	vtornal ovtondod	mode (EXPE - 1)		

Note: * Valid in external extended mode (EXPE = 1)

Rev.1.00 Jun. 07, 2006 Page 470 of 1102 REJ09B0294-0100

RENESAS

Modes other than on-chip ROM disabled extended mode	Bus controller	A17 output*	1	
	I/O port	PF1 output	0	1
		PF1 input (initial setting)	0	0

(8) PF0/A16

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF0DDR bit settings.

				Setting	
МСИ			I/O Port	I/O Port	
Operating Mode	Module Name	Pin Function	A16_OE	PF0DDR	
On-chip ROM disabled extended mode	Bus controller	A16 output		—	
Modes other than on-chip ROM disabled extended	Bus controller	A16 output*	1		
	I/O port	PF0 output	0	1	
mode		PF0 input (initial setting)	0	0	
Note: * Valid in external extended mode (EXPE = 1)					

Note: * Valid in external extended mode (EXPE = 1)

RENESAS

Bus controller	(initial setting E)	I	_	
I/O port	PHn output	0	1	
	PHn input (initial setting S)	0	0	
[Legend]				
Initial setting E:	Initial setting in extern	al extended mode		
Initial setting S: Initial setting in single-chip mode				
n:	0 to 7			
Note: * Valid in external extended mode (EXPE = 1)				

Rev.1.00 Jun. 07, 2006 Page 472 of 1102 REJ09B0294-0100



	(initial setting E	E)		
I/O port	PIn output	0	1	
	PIn input (initial setting S	0 5)	0	
[Legend]				
Initial setting E:	Initial setting in ext	ernal extended	mode	
Initial setting S: Initial setting in single-chip mode				
n: 0 to 7				
Note: * Valid in external extended mode (EXPE = 1)				



008			
I/O port	PM4 output	0	1
	PM4 input (initial setting)	0	0

(2) PM3

The pin function is switched as shown below according to the combination of the PM3DI setting.

		Setting
		I/O Port
Module Name	Pin Function	PM3DDR
I/O port	PM3 output	1
	PM3 input (initial setting)	0

(3) PM2

The pin function is switched as shown below according to the combination of the PM2DI setting.

		Setting
		I/O Port
Module Name	Pin Function	PM2DDR
I/O port	PM2 output	1
	PM2 input (initial setting)	0

Rev.1.00 Jun. 07, 2006	Page 474 of 1102	
REJ09B0294-0100		



(5) PM0/TxD6

The pin function is switched as shown below according to the combination of the SCI resetting and PM0DDR bit setting.

		Setting		
		SCI	I/O Port	
Module Name	Pin Function	TxD6_OE	PM0DDR	
SCI	TxD6 output	1	—	
I/O port	PM0 output	0	1	
	PM0 input (initial setting)	0	0	



	4	TXD5_OE	1XD0		30n.Te = 1, $IICn.IIE = 0$
		lrTxD5_OE	lrTxD5		SCR.TE = 1, IrCR.IrE = 1
		SDA1_OE	SDA1		ICCRA.ICE = 1
	3	_	_	_	_
	2	DACK0A_OE	DACK0	PFCR7.DMAS0[A,B] = 00	DACR.AMS = 1, DMDR.DACKE =
		SCK2_OE	SCK2		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE $[1, 0] = 0$ SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE $[1, 0] = 0$ SMR.C/A = 1, SCR.CKE 1 = 0
	1	TEND0A_OE	TEND0	PFCR7.DMAS0[A,B] = 00	DMDR.TENDE = 1
	0	TxD2_OE	TxD2		SCR.TE = 1
P2	7	TIOCB5_OE	TIOCB5		TPU.TIOR5.IOB3 = 0, TPU.TIOR5.IOB[1,0] = 01/10/11
		PO7_OE	PO7		NDERL.NDER7 = 1
	6	TIOCA5_OE	TIOCA5		TPU.TIOR5.IOA3 = 0, TPU.TIOR5.IOA[1,0] = 01/10/11
		TMO1_OE	TMO1		TCSR.OS3,2 = 01/10/11 or TCSR.OS[1,0] = 01/10/11
		TxD1_OE	TxD1		SCR.TE = 1
		PO6_OE	PO6		NDERL.NDER6 = 1
	5	TIOCA4_OE	TIOCA4		TPU.TIOR4.IOA3 = 0, TPU.TIOR4.IOA[1,0] = 01/10/11
		PO5_OE	PO5		NDERL.NDER5 = 1

Rev.1.00 Jun. 07, 2006 Page 476 of 1102 REJ09B0294-0100

RENESAS

			3MR.0/A = 1, 3CR.CRE T = 0
	PO4_OE	PO4	NDERL.NDER4 = 1
3	TIOCD3_OE	TIOCD3	TPU.TMDR.BFB = 0, TPU.TIORL3.IOD3 = 0, TPU.TIORL3.IOD[1,0] = 01/10/1
	PO3_OE	PO3	NDERL.NDER3 = 1
2	TIOCC3_OE	TIOCC3	TPU.TMDR.BFA = 0, TPU.TIORL3.IOC3 = 0, TPU.TIORL3.IOD[1,0] = 01/10/1
	TMO0_OE	ТМОО	TCSR.OS[3,2] = 01/10/11 or TCSR.OS[1,0] = 01/10/11
	TxD0_OE	TxD0	SCR.TE = 1
	PO2_OE	PO2	NDERL.NDER2 = 1
1	TIOCA3_OE	TIOCA3	TPU.TIORH3.IOA3 = 0, TPU.TIORH3.IOA[1,0] = 01/10/1
	PO1_OE	PO1	NDERL.NDER1 = 1
0	TIOCB3_OE	TIOCB3	TPU.TIORH3.IOB3 = 0, TPU.TIORH3.IOB[1,0] = 01/10/1
	SCK0_OE	SCK0	When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = 0 SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0
	PO0_OE	PO0	NDERL.NDER0 = 1

	HOCBI_OE	посвт		TPU.TIOR1.IOB3 = 0, TPU.TIOR1.IOB[1,0] = 01/10/11
	PO13_0E	PO13		NDERH.NDER13 = 1
4	TEND1B_OE	TEND1	PFCR7.DMAS1[A,B] = 01	DMDR.TENDE = 1
	TIOCA1_OE	TIOCA1		TPU.TIOR1.IOA3 = 0, TPU.TIOR1.IOA[1,0] = 01/10/11
	PO12_0E	PO12		NDERH.NDER12 = 1
3	TIOCD0_OE	TIOCD0		TPU.TMDR.BFB = 0, TPU.TIORL0.IOD3 = 0, TPU.TIORL0.IOD[1,0] = 01/10/11
	PO11_0E	PO11		NDERH.NDER11 = 1
2	DACK0B_OE	DACK0	PFCR7.DMAS0[A,B] = 01	DACR.AMS = 1,DMDR.DACKE =
	TIOCC0_OE	TIOCC0		TPU.TMDR.BFA = 0, TPU.TIORL0.IOC3 = 0, TPU.TIORL0.IOD[1,0] = 01/10/11
	PO10_OE	PO10		NDERH.NDER10 = 1
1	TEND0B_OE	TEND0	PFCR7.DMAS0[A,B] = 01	DMDR.TENDE = 1
	TIOCB0_OE	TIOCB0		TPU.TIORH0.IOB3 = 0, TPU.TIORH0.IOB[1,0] = 01/10/11
	PO9_OE	PO9		NDERH.NDER9 = 1
0	TIOCA0_OE	TIOCA0		TPU.TIORH0.IOA3 = 0, TPU.TIOH0.IOA[1,0] = 01/10/11
	PO8_OE	PO8		NDERH.NDER8 = 1

Rev.1.00 Jun. 07, 2006 Page 478 of 1102 REJ09B0294-0100



		SUK4_UE	SCK4		SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE [1, 0] = SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0
	1	TEND2_OE	TEND2	PFCR7.DMAS2[A,B] = 01	DMDR.TENDE = 1
	0	TxD4_OE	TxD4		SCR.TE = 1
PA	7	B¢_OE	Вφ		PADDR.PA7DDR = 1, SCKCR.P
	6	AH_OE	ĀĦ		SYSCR.EXPE = 1, MPXCR.MPXEn (n = 7 to 3) = 1
		BSB_OE	BS	PFCR2.BSS = 1	SYSCR.EXPE = 1, PFCR2.BSE
		AS_OE	ĀS		SYSCR.EXPE = 1, PFCR2.ASO
	5	RD_OE	RD		SYSCR.EXPE = 1
	4	LUB_OE	LUB		SYSCR.EXPE = 1, PFCR6.LHW SRAMCR.BCSELn = 1
		LHWR_OE	LHWR		SYSCR.EXPE = 1, PFCR6.LHW
	3	LLB_OE	LLB		SYSCR.EXPE = 1, SRAMCR.BC
		LLWR_OE	LLWR		SYSCR.EXPE = 1
	1	BACK_OE	BACK		SYSCR.EXPE = 1,BCR1.BRLE =
		(RD/WR)_OE	RD/WR		SYSCR.EXPE = 1, PFCR2.REW SRAMCR.BCSELn = 1
	0	BSA_OE	BS	PFCR2.BSS = 0	SYSCR.EXPE = 1, PFCR2.BSE
		BREQO_OE	BREQO		SYSCR.EXPE = 1, BCR1.BRLE BCR1.BREQOE = 1

	CS5D_OE	CS5	PFCR1.CS5S[A,B] = 11	SYSCR.EXPE = 1, PFCR0.CS5E
4	WE_OE	WE		SYSCR.EXPE = 1, DRAMCR.DRA
	CS4B_OE	CS4	PFCR1.CS4S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS4E
3	CAS_OE	CAS		SYSCR.EXPE = 1, DRAMCR.DRA DRAMCR.DTYPE = 1
	CS3A_OE	CS3	PFCR2.CS3S = 0	SYSCR.EXPE = 1, PFCR0.CS3E
	CS7A_OE	CS7	PFCR1.CS7S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS7E
2	RAS_OE	RAS		SYSCR.EXPE = 1, DRAMCR.DRA
	CS2A_OE	CS2	PFCR2.CS2S = 0	SYSCR.EXPE = 1, PFCR0.CS2E
	CS6A_OE	CS6	PFCR1.CS6S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS6E
1	CS1_OE	CS1		SYSCR.EXPE = 1, PFCR0.CS1E
	CS2B_OE	CS2	PFCR2.CS2S = 1	SYSCR.EXPE = 1, PFCR0.CS2E
	CS5A_OE	CS5	PFCR1.CS5S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS5E
	CS6B_OE	CS6	PFCR1.CS6S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS6E
	CS7B_OE	CS7	PFCR1.CS7S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS7E
0	CS0_OE	CS0		SYSCR.EXPE = 1, PFCR0.CS0E
	CS4_OE	CS4		SYSCR.EXPE = 1, PFCR0.CS4E
	CS5B_OE	CS5	PFCR1.CS5S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS5E

Rev.1.00 Jun. 07, 2006 Page 480 of 1102 REJ09B0294-0100



		DQMLU_OE	DQMLU	SYSCR.EXPE = 1, ABWCR.[ABWH2,ABWL2] = x0/(DRAMCR.DRAME = 1, DRAMCR.DTYPE = 1
PD	7	A7_OE	A7	SYSCR.EXPE = 1, PDDDR.PD7
	6	A6_OE	A6	SYSCR.EXPE = 1, PDDDR.PD6
	5	A5_OE	A5	SYSCR.EXPE = 1, PDDDR.PD5
	4	A4_OE	A4	SYSCR.EXPE = 1, PDDDR.PD4
	3	A3_OE	A3	SYSCR.EXPE = 1, PDDDR.PD3
	2	A2_OE	A2	SYSCR.EXPE = 1, PDDDR.PD2
	1	A1_OE	A1	SYSCR.EXPE = 1, PDDDR.PD1
	0	A0_OE	A0	SYSCR.EXPE = 1, PDDDR.PD0
PE	7	A15_OE	A15	SYSCR.EXPE = 1, PDDDR.PE7
	6	A14_OE	A14	SYSCR.EXPE = 1, PDDDR.PE6
	5	A13_OE	A13	SYSCR.EXPE = 1, PDDDR.PE5
	4	A12_OE	A12	SYSCR.EXPE = 1, PDDDR.PE4
	3	A11_OE	A11	SYSCR.EXPE = 1, PDDDR.PE3
	2	A10_OE	A10	SYSCR.EXPE = 1, PDDDR.PE2
	1	A9_OE	A9	SYSCR.EXPE = 1, PDDDR.PE1
	0	A8_OE	A8	SYSCR.EXPE = 1, PDDDR.PE0
-				

	0	A16_OE	A16		SYSCR.EXPE = 1, PFCR4.A16E =
PH	7	D7_E	D7		SYSCR.EXPE = 1
	6	D6_E	D6		SYSCR.EXPE = 1
	5	D5_E	D5		SYSCR.EXPE = 1
	4	D4_E	D4		SYSCR.EXPE = 1
	3	D3_E	D3		SYSCR.EXPE = 1
	2	D2_E	D2		SYSCR.EXPE = 1
	1	D1_E	D1		SYSCR.EXPE = 1
	0	D0_E	D0		SYSCR.EXPE = 1
PI	7	D15_E	D15		SYSCR.EXPE = 1, ABWCR.ABW
	6	D14_E	D14		SYSCR.EXPE = 1, ABWCR.ABW[
	5	D13_E	D13		SYSCR.EXPE = 1, ABWCR.ABW
	4	D12_E	D12		SYSCR.EXPE = 1, ABWCR.ABW[
	3	D11_E	D11		SYSCR.EXPE = 1, ABWCR.ABW[
	2	D10_E	D10		SYSCR.EXPE = 1, ABWCR.ABW[
	1	D9_E	D9		SYSCR.EXPE = 1, ABWCR.ABW[
	0	D8_E	D8		SYSCR.EXPE = 1, ABWCR.ABW[
PM	4	_	_	_	_
	3	_	_	_	_
	2	_	_	_	_
	1	_	_		_
	0	TxD6_OE	TxD6		SCR.TE = 1

Rev.1.00 Jun. 07, 2006 Page 482 of 1102 REJ09B0294-0100



- Port function control register 0 (PFCR0)
- Port function control register 7 (PFCR7)
- Port function control register 9 (PFCR9)
- Port function control register B (PFCRB)
- Port function control register C (PFCRC)

9.3.1 Port Function Control Register 0 (PFCR0)

PFCR0 enables/disables the $\overline{\text{CS}}$ output.

Bit	7	6	5	4	3	2	1	
Bit Name	CS7E	CS6E	CS5E	CS4E	CS3E	CS2E	CS1E	
Initial Value	0	0	0	0	0	0	0	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: * 1 in external extended mode; 0 in other modes.

Bit	Bit Name	Initial Value	R/W	Description
7	CS7E	0	R/W	CS7 to CS0 Enable
6	CS6E	0	R/W	These bits enable/disable the corresponding
5	CS5E	0	R/W	output.
4	CS4E	0	R/W	O: Pin functions as I/O port
3	CS3E	0	R/W	$-$ 1: Pin functions as \overline{CSn} output pin
2	CS2E	0	R/W	-(n = 7 to 0)
1	CS1E	0	R/W	_
0	CS0E	Undefined*	R/W	_
Mater	* the ender	ممامين امسم	مام م مور	0 in other medee

Note: * 1 in external extended mode, 0 in other modes.

RENESAS

Bit Name	value	n/ W	Description
CS7SA*	0	R/W	CS7 Output Pin Select
CS7SB*	0	R/W	Selects the output pin for $\overline{CS7}$ when $\overline{CS7}$ output enabled (CS7E = 1)
			00: Specifies pin PB3 as $\overline{CS7}$ -A output
			01: Specifies pin PB1 as CS7-B output
			10: Setting prohibited
			11: Setting prohibited
CS6SA*	0	R/W	CS6 Output Pin Select
CS6SB*	0	R/W	Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ output enabled (CS6E = 1)
			00: Specifies pin PB2 as $\overline{CS6}$ -A output
			01: Specifies pin PB1 as CS6-B output
			10: Setting prohibited
			11: Specifies pin PB6 as $\overline{CS6}$ -D output
CS5SA*	0	R/W	CS5 Output Pin Select
CS5SB*	0	R/W	Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ output enabled (CS5E = 1)
			00: Specifies pin PB1 as CS5-A output
			01: Specifies pin PB0 as CS5-B output
			10: Setting prohibited
			11: Specifies pin PB5 as CS5-D output
	CS7SA* CS7SB* CS6SA* CS6SB* CS5SA*	CS7SA* 0 CS7SB* 0 CS6SA* 0 CS6SB* 0 CS6SB* 0	CS7SA* 0 R/W CS7SB* 0 R/W CS6SA* 0 R/W CS6SB* 0 R/W

Rev.1.00 Jun. 07, 2006 Page 484 of 1102 REJ09B0294-0100



section 6.5.3, Chip Select Signals.

9.3.3 Port Function Control Register 2 (PFCR2)

PFCR2 selects the \overline{CS} output pin, enables/disables bus control I/O, and selects the bus copins.

Bit	7	6	5	4	3	2	1	
Bit Name		CS2S	BSS	BSE	RDWRS	RDWRE	ASOE	
Initial Value	0	0	0	0	0	0	1	
R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
6	CS2S*1	0	R/W	CS2 Output Pin Select
				Selects the output pin for $\overline{CS2}$ when $\overline{CS2}$ out enabled (CS2E = 1)
				0: Specifies pin PB2 as $\overline{\text{CS2}}$ -A output pin
				1: Specifies pin PB1 as $\overline{\text{CS2}}$ -B output pin

RENESAS

				•
3	RDWRS* ²	0	R/W	RD/WR Output Pin Select
				Selects the output pin for RD/WR
				0: Specifies pin PA1 as RD/WR-A output pin
				1: Specifies pin PB6 as RD/ $\overline{\text{WR}}$ -B output pin
2	RDWRE* ²	0	R/W	RD/WR Output Enable
				Enables/disables the RD/WR output
				0: Disables the RD/WR output
				1: Enables the RD/WR output
1	ASOE	1	R/W	AS Output Enable
				Enables/disables the AS output
				0: Specifies pin PA6 as I/O port
				1: Specifies pin PA6 as $\overline{\text{AS}}$ output pin
0		0	R	Reserved
				This bit is always read as 0. The write value sh always be 0.

- Notes: 1. If multiple \overline{CS} outputs are specified to a single pin according to the \overline{CSn} output select bit (n = 2), multiple \overline{CS} signals are output from the pin. For details, see s 6.5.3, Chip Select Signals.
 - 2. If an area is specified as a byte control SDRAM space, the pin functions as RE output regardless of the RDWRE bit value.

Rev.1.00 Jun. 07, 2006 Page 486 of 1102 REJ09B0294-0100



ы	BIL Name	value	F/W	Description
7	A23E	0	R/W	Address A23 Enable
				Enables/disables the address output (A23)
				0: Disables the A23 output
				1: Enables the A23 output
6	A22E	0	R/W	Address A22 Enable
				Enables/disables the address output (A22)
				0: Disables the A22 output
				1: Enables the A22 output
5	A21E	0	R/W	Address A21 Enable
				Enables/disables the address output (A21)
				0: Disables the A21 output
				1: Enables the A21 output
4	A20E	0/1*	R/W	Address A20 Enable
				Enables/disables the address output (A20)
				0: Disables the A20 output
				1: Enables the A20 output
3	A19E	0/1*	R/W	Address A19 Enable
				Enables/disables the address output (A19)
				0: Disables the A19 output
				1: Enables the A19 output

Renesas

0	A16E	0/1*	R/W	Address A16 Enable
				Enables/disables the address output (A16)
				0: Disables the A16 output
				1: Enables the A16 output
Note:	* When	external ext	ended mode:	Initial value is 1, reserved. This bit is always read as 1. The write value always be 1.
	When	other modes	S:	Initial value is 1, enable setting.

Rev.1.00 Jun. 07, 2006 Page 488 of 1102 REJ09B0294-0100



ы	ыт маше	value	Fi/ W	Description
7	—	1	R/W	Reserved
				This bit is always read as 1. The write value s always be 1.
6	LHWROE	1	R/W	LHWR Output Enable
				Enables/disables LHWR output (valid in exter extended mode).
				0: Specifies pin PA4 as I/O port
				1: Specifies pin PA4 as LHWR output pin
5	_	1	R/W	Reserved
				This bit is always read as 1. The write value s always be 1.
4	—	0	R	Reserved
				This is a read-only bit and cannot be modified
3	TCLKS	0	R/W	TPU External Clock Input Pin Select
				Selects the TPU external clock input pins.
				0: Specifies pins P32, P33, P35, and P37 as clock input pins.
				1: Specifies pins P14 to P17 as external clock pins.
2 to 0	—	All 0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
_				

DMAS3A	0	R/W	DMAC control pin select
DMAS3B	0	R/W	Selects the I/O port to control DMAC_3.
			00: Setting prohibited
			01: Specifies pins P63 to P65 as DMAC control
			10: Setting prohibited
			11: Setting prohibited
DMAS2A	0	R/W	DMAC control pin select
DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.
			00: Setting prohibited
			01: Specifies pins P60 to P62 as DMAC contro
			10: Setting prohibited
			11: Setting prohibited
DMAS1A	0	R/W	DMAC control pin select
DMAS1B	0	R/W	Selects the I/O port to control DMAC_1.
			00: Specifies pins P14 to P16 as DMAC control
			01: Specifies pins P33 to P35 as DMAC contro
			10: Setting prohibited
			11: Setting prohibited
DMAS0A	0	R/W	DMAC control pin select
DMAS0B	0	R/W	Selects the I/O port to control DMAC_0.
			00: Specifies pins P10 to P12 as DMAC contro
			01: Specifies pins P30 to P32 as DMAC contro
			10: Setting prohibited
			11: Setting prohibited
	DMAS3B DMAS2A DMAS2B DMAS1A DMAS1B	DMAS3B 0 DMAS2A 0 DMAS2B 0 DMAS1A 0 DMAS1B 0 DMAS1B 0	DMAS3B 0 R/W DMAS2A 0 R/W DMAS2B 0 R/W DMAS1A 0 R/W DMAS1B 0 R/W DMAS0A 0 R/W

Rev.1.00 Jun. 07, 2006 Page 490 of 1102 REJ09B0294-0100

RENESAS

DIL	DIL Name	value	n/ W	Description
7	TPUMS5	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA5 function
				0: Specifies pin P26 as output compare output capture
				1: Specifies P27 as input capture input and P2 output compare
6	TPUMS4	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA4 function
				0: Specifies P25 as output compare output and capture
				1: Specifies P24 as input capture input and P2 output compare
5	TPUMS3A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA3 function
				0: Specifies P21 as output compare output and capture
				1: Specifies P20 as input capture input and P2 output compare
4	TPUMS3B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC3 function
				0: Specifies P22 as output compare output and capture
				1: Specifies P23 as input capture input and P2 output compare

			capture
			1: Specifies P35 as input capture input and P3 output compare
1	TPUMS0A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA0 function
			0: Specifies P30 as output compare output and capture
			1: Specifies P31 as input capture input and P3 output compare
0	TPUMS0B 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC0 function
			0: Specifies P32 as output compare output and capture
			1: Specifies P33 as input capture input and P3 output compare

Rev.1.00 Jun. 07, 2006 Page 492 of 1102 REJ09B0294-0100



DIL	Bit Name	value	Fi/ W	Description
7 to 4	—	All 0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.
3	ITS11	0	R/W	IRQ11 Pin Select
				Selects an input pin for IRQ11.
				0: Selects pin P23 as IRQ11-A input
				1: Selects pin P63 as IRQ11-B input
2	ITS10	0	R/W	IRQ10 Pin Select
				Selects an input pin for IRQ10.
				0: Selects pin P22 as IRQ10-A input
				1: Selects pin P62 as IRQ10-B input
1	ITS9	0	R/W	IRQ9 Pin Select
				Selects an input pin for IRQ9.
				0: Selects pin P21 as IRQ9-A input
				1: Selects pin P61 as IRQ9-B input
0	ITS8	0	R/W	IRQ8 Pin Select
				Selects an input pin for IRQ8.
				0: Selects pin P20 as IRQ8-A input
				1: Selects pin P60 as IRQ8-B input

DIL	BIL Name	value	n/ W	Description
7	ITS7	0	R/W	IRQ7 Pin Select
				Selects an input pin for $\overline{IRQ7}$.
				0: Selects pin P17 as IRQ7-A input
				1: Selects pin P57 as IRQ7-B input
6	ITS6	0	R/W	IRQ6 Pin Select
				Selects an input pin for IRQ6.
				0: Selects pin P16 as IRQ6-A input
				1: Selects pin P56 as IRQ6-B input
5	ITS5	0	R/W	IRQ5 Pin Select
				Selects an input pin for IRQ5.
				0: Selects pin P15 as IRQ5-A input
				1: Selects pin P55 as IRQ5-B input
4	ITS4	0	R/W	IRQ4 Pin Select
				Selects an input pin for IRQ4.
				0: Selects pin P14 as IRQ4-A input
				1: Selects pin P54 as IRQ4-B input
3	ITS3	0	R/W	IRQ3 Pin Select
				Selects an input pin for IRQ3.
				0: Selects pin P13 as IRQ3-A input
				1: Selects pin P53 as IRQ3-B input

Rev.1.00 Jun. 07, 2006 Page 494 of 1102 REJ09B0294-0100



0	ITS0	0	R/W	IRQ0 Pin Select
				Selects an input pin for $\overline{IRQ0}$.
				0: Selects pin P10 as IRQ0-A input
				1: Selects pin P50 as IRQ0-B input

3. When a pin is used as an output, data to be output from the pin will be latched as the j if the input function corresponding to the pin is enabled. To use the pin as an output, o the input function for the pin by setting ICR.

9.4.2 Notes on Port Function Control Register (PFCR) Settings

1. Port function controller controls the I/O port.

Before enabling a port function, select the input/output destination.

- 2. When changing input pins, this LSI may malfunction due to the internal edge generate pin level difference before and after the change.
- To change input pins, the following procedure must be performed.
 - A. Disable the input function by the corresponding on-chip peripheral module setting
 - B. Select another input pin by PFCR
 - C. Enable its input function by the corresponding on-chip peripheral module settings
- 3. If a pin function has both a select bit that modifies the input/output destination and an bit that enables the pin function, first specify the input/output destination by the select and then enable the pin function by the enable bit.

Rev.1.00 Jun. 07, 2006 Page 496 of 1102 REJ09B0294-0100



- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Synchronous operations:
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture possible
 - Simultaneous input/output for registers possible by counter synchronous oper
 - Maximum of 15-phase PWM output possible by combination with synchrono operation
- Buffer operation settable for channels 0 and 3
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated
- Conversion start trigger for the A/D converter can be generated
- Module stop state specifiable



(TGR)		TGRB_0	TGRB_1	TGRB_2	TGRB_3	TGRB_4	TC
General registers/ buffer registers		TGRC_0 TGRD_0	_	_	TGRC_3 TGRD_3	_	
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4	TI TI
Counter cl	ear function	TGR compare match or input capture	T(cc m in in				
Compare	0 output	0	0	0	0	0	0
match output	1 output	0	0	0	0	0	0
output	Toggle output	0	0	0	0	0	0
Input captu	ure function	0	0	0	0	0	0
Synchrono operation	ous	0	0	0	0	0	0
PWM mod	е	0	0	0	0	0	0
Phase cou	nting mode		0	0		0	0
Buffer operation		0	—	—	0		
DTC activation		TGR compare match or input capture	T(cc m in ca				

Rev.1.00 Jun. 07, 2006 Page 498 of 1102 REJ09B0294-0100

RENESAS

	TGRB_0 compare match or input capture	TGRB_1 compare match or input capture	TGRB_2 compare match or input capture	TGRB_3 compare match or input capture		
Interrupt sources	5 sources	4 sources	4 sources	5 sources	4 sources	4
	Compare match or input capture 0A	Compare match or input capture 1A	Compare match or input capture 2A	Compare match or input capture 3A	Compare match or input capture 4A	C n ir C
	Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B	C n ir C
	Compare match or input capture 0C	Overflow Underflow	Overflow Underflow	Compare match or input capture 3C	Overflow Underflow	C L
	Compare match or input capture 0D			Compare match or input capture 3D		
	Overflow			Overflow		

[Legend]

O: Possible

--: Not possible

RENESAS




Figure 10.1 Block Diagram of TPU

Rev.1.00 Jun. 07, 2006 Page 500 of 1102 REJ09B0294-0100



			(Channel 1 and 5 phase counting mode b phase input)
	TCLKC	Input	External clock C input pin
			(Channel 2 and 4 phase counting mode A phase input)
	TCLKD	Input	External clock D input pin
			(Channel 2 and 4 phase counting mode B phase input)
0	TIOCA0	I/O	TGRA_0 input capture input/output compare output/PWM o
	TIOCB0	I/O	TGRB_0 input capture input/output compare output/PWM o
	TIOCC0	I/O	TGRC_0 input capture input/output compare output/PWM o
	TIOCD0	I/O	TGRD_0 input capture input/output compare output/PWM o
1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM o
	TIOCB1	I/O	TGRB_1 input capture input/output compare output/PWM o
2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM o
	TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM o
3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM o
	TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM o
	TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM o
	TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM o
4	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM o
	TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM o
5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM o
	TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM o

- Timer status register_0 (TSR_0)
- Timer counter_0 (TCNT_0)
- Timer general register A_0 (TGRA_0)
- Timer general register B_0 (TGRB_0)
- Timer general register C_0 (TGRC_0)
- Timer general register D_0 (TGRD_0)
- Channel 1
 - Timer control register_1 (TCR_1)
 - Timer mode register_1 (TMDR_1)
 - Timer I/O control register _1 (TIOR_1)
 - Timer interrupt enable register_1 (TIER_1)
 - Timer status register_1 (TSR_1)
 - Timer counter_1 (TCNT_1)
 - Timer general register A_1 (TGRA_1)
 - Timer general register B_1 (TGRB_1)
- Channel 2
 - Timer control register_2 (TCR_2)
 - Timer mode register_2 (TMDR_2)
 - Timer I/O control register_2 (TIOR_2)
 - Timer interrupt enable register_2 (TIER_2)
 - Timer status register_2 (TSR_2)
 - Timer counter_2 (TCNT_2)
 - Timer general register A_2 (TGRA_2)
 - Timer general register B_2 (TGRB_2)

Rev.1.00 Jun. 07, 2006 Page 502 of 1102 REJ09B0294-0100



- Timer general register **D_**5 (TOR**D_**5)
- Timer general register C_3 (TGRC_3)
- Timer general register D_3 (TGRD_3)
- Channel 4
 - Timer control register_4 (TCR_4)
 - Timer mode register_4 (TMDR_4)
 - Timer I/O control register _4 (TIOR_4)
 - Timer interrupt enable register_4 (TIER_4)
 - Timer status register_4 (TSR_4)
 - Timer counter_4 (TCNT_4)
 - Timer general register A_4 (TGRA_4)
 - Timer general register B_4 (TGRB_4)
- Channel 5
 - Timer control register_5 (TCR_5)
 - Timer mode register_5 (TMDR_5)
 - Timer I/O control register_5 (TIOR_5)
 - Timer interrupt enable register_5 (TIER_5)
 - Timer status register_5 (TSR_5)
 - Timer counter_5 (TCNT_5)
 - Timer general register A_5 (TGRA_5)
 - Timer general register B_5 (TGRB_5)
- Common Registers
 - Timer start register (TSTR)
 - Timer synchronous register (TSYR)

D	D'I N	Initial	DAM	
Bit	Bit Name	Value	R/W	Description
7	CCLR2	0	R/W	Counter Clear 2 to 0
6	CCLR1	0	R/W	These bits select the TCNT counter clearing sou
5	CCLR0	0	R/W	tables 10.3 and 10.4 for details.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. For detait table 10.5. When the input clock is counted usine edges, the input clock period is halved (e.g. $P\phi/2$ edges = $P\phi/2$ rising edge). If phase counting more used on channels 1, 2, 4, and 5, this setting is ig and the phase counting mode setting has priority clock edge selection is valid when the input clock or slower. This setting is ignored if the input clock or when overflow/underflow of another channel is selected.
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The c
0	TPSC0	0	R/W	source can be selected independently for each of See tables 10.6 to 10.11 for details. To select the clock as the clock source, the DDR bit and ICR I corresponding pin should be set to 0 and 1, resp For details, see section 9, I/O Ports.

Rev.1.00 Jun. 07, 2006 Page 504 of 1102 REJ09B0294-0100



			synchronous operation*
1	0	0	TCNT clearing disabled
1	0	1	TCNT cleared by TGRC compare mate capture* ²
1	1	0	TCNT cleared by TGRD compare mate capture* ²
1	1	1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* ¹

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

 When TGRC or TGRD is used as a buffer register, TCNT is not cleared beca buffer register setting has priority, and compare match/input capture does not

Channel	Bit 7 Reserved* ²	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2, 4, 5	0	0	0	TCNT clearing disabled
	0	0	1	TCNT cleared by TGRA compare mate capture
	0	1	0	TCNT cleared by TGRB compare mate capture
	0	1	1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* ¹

Table 10.4CCLR2 to CCLR0 (Channels 1, 2, 4, and 5)

Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot modified.

RENESAS

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on $P\phi/1$
	0	0	1	Internal clock: counts on $P\phi/4$
	0	1	0	Internal clock: counts on $P\phi/16$
	0	1	1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKB pin in
	1	1	0	External clock: counts on TCLKC pin in
	1	1	1	External clock: counts on TCLKD pin in

Table 10.6TPSC2 to TPSC0 (Channel 0)

Table 10.7 TPSC2 to TPSC0 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $P\phi/1$
	0	0	1	Internal clock: counts on $P\phi/4$
	0	1	0	Internal clock: counts on $P\phi/16$
	0	1	1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKB pin in
	1	1	0	Internal clock: counts on Pø/256
	1	1	1	Counts on TCNT2 overflow/underflow

Note: This setting is ignored when channel 1 is in phase counting mode.

Rev.1.00 Jun. 07, 2006 Page 506 of 1102 REJ09B0294-0100

RENESAS

1	1	0	External clock: counts on TCLKC pin i
1	1	1	Internal clock: counts on Pø/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 10.9TPSC2 to TPSC0 (Channel 3)	Table 10.9	TPSC2 to	TPSC0	(Channel 3)
--------------------------------------	------------	-----------------	--------------	-------------

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3	0	0	0	Internal clock: counts on Po/1
	0	0	1	Internal clock: counts on Po/4
	0	1	0	Internal clock: counts on Pø/16
	0	1	1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin i
	1	0	1	Internal clock: counts on Pø/1024
	1	1	0	Internal clock: counts on Pø/256
	1	1	1	Internal clock: counts on Pø/4096

1	1	0	Internal clock: counts on P
1	1	1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on $P\phi/1$
	0	0	1	Internal clock: counts on P
	0	1	0	Internal clock: counts on Pø/16
	0	1	1	Internal clock: counts on Pø/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKC pin in
	1	1	0	Internal clock: counts on Pø/256
	1	1	1	External clock: counts on TCLKD pin in

Table 10.11 TPSC2 to TPSC0 (Channel 5)

Note: This setting is ignored when channel 5 is in phase counting mode.

Rev.1.00 Jun. 07, 2006 Page 508 of 1102 REJ09B0294-0100



Bit	Bit Name	Initial Value	R/W	Description
7, 6		All 1	R	Reserved
				These are read-only bits and cannot be modifie
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to normally operate and TGRD are to be used together for buffer op When TGRD is used as a buffer register, TGRE capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRI reserved. It is always read as 0 and cannot be
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer op
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to normally operate and TGRC are to be used together for buffer op When TGRC is used as a buffer register, TGRC capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGR0 reserved. It is always read as 0 and cannot be
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer op
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	Set the timer operating mode.
1	MD1	0	R/W	MD3 is a reserved bit. The write value should a
0	MD0	0	R/W	0. See table 10.12 for details.

0	1	1	0	Phase counting mode 3				
0	1	1	1	Phase counting mode 4				
1	Х	Х	Х					
	[Legend]							

[Legend]

X: Don't care

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should be written to MD2.

10.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, a each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR set

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the reoperates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the correspondir should be set to 0 and 1, respectively. For details, see section 9, I/O Ports.

Rev.1.00 Jun. 07, 2006 Page 510 of 1102 REJ09B0294-0100



		-	-	-	-			
R/W	R/V	V R/W	R/W	R/W	R/W	R/W	R/W	

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOB3	0	R/W	I/O Control B3 to B0
6	IOB2	0	R/W	Specify the function of TGRB.
5	IOB1	0	R/W	For details, see tables 10.13, 10.15, 10.16, 10.
4	IOB0	0	R/W	and 10.20.
3	IOA3	0	R/W	I/O Control A3 to A0
2	IOA2	0	R/W	Specify the function of TGRA.
1	IOA1	0	R/W	For details, see tables 10.21, 10.23, 10.24, 10.2
0	IOA0	0	R/W	and 10.28.

• TIORL_0, TIORL_3:

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	For details, see tables 10.14 and 10.18.
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	For details, see tables 10.22 and 10.26.
0	IOC0	0	R/W	

RENESAS

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB0 pin
				capture — register	Input capture at rising edge
1	0	0	1		Capture input source is TIOCB0 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB0 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count

[Legend]

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and $P\phi/1$ is used as the TC count clock, this setting is invalid and input capture is not generated.

Rev.1.00 Jun. 07, 2006 Page 512 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD0 pin
				capture — register* ²	Input capture at rising edge
1	0	0	1	Tegister	Capture input source is TIOCD0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCD0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/cour

[Legend]

X: Don't care

- Notes: 1. When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P\u00f6/1 is used as t TCNT_1 count clock, this setting is invalid and input capture is not generated
 - When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

RENESAS

010001010101011001100110011101111001100110011011101110111011101X11XX111X111111111111111	0	0	1	1		Initial output is 0 output
0101010101101101101110010010010110110110111110111X111111111111111111111111111111111 <td></td> <td></td> <td></td> <td></td> <td></td> <td>Toggle output at compare match</td>						Toggle output at compare match
0110011001110111100010011001100110111011101110111011101X11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX11XX111X11111111111111111111111111111111111	0	1	0	0		Output disabled
011001110111100Input capture registerCapture input source is TIOCB1 pin Input capture at rising edge1001101X11XX11XX	0	1	0	1		Initial output is 1 output
0 1						0 output at compare match
0 1 1 1 1 Initial output is 1 output 1 0 0 0 Input capture register Capture input source is TIOCB1 pin 1 0 0 1 Input capture register Capture input source is TIOCB1 pin 1 0 0 1 Input capture at rising edge 1 0 1 X 1 0 1 X 1 1 X X	0	1	1	0		Initial output is 1 output
1 0 0 Input capture register Capture input source is TIOCB1 pin Input capture at rising edge 1 0 0 1 Input capture register 1 0 0 1 Input capture at rising edge 1 0 1 Capture input source is TIOCB1 pin Input capture at falling edge 1 0 1 X 1 1 1 X 1 1 X TGRC_0 compare match/input capture at generation of TGRC_0						1 output at compare match
1000Input capture registerCapture input source is TIOCB1 pin Input capture at rising edge1001Capture input source is TIOCB1 pin Input capture at falling edge101X11XX11XX11XTGRC_0 compare match/input capture Input capture at generation of TGRC_0	0	1	1	1		Initial output is 1 output
capture registerInput capture at rising edge10010110111X11XXX11XX11XX11XX11XX11XX11XX11XX11XX11XX11X1 <td></td> <td></td> <td></td> <td></td> <td></td> <td>Toggle output at compare match</td>						Toggle output at compare match
1 0 0 1 1 0 1 X 1 0 1 X 1 1 X X 1 1 X X 1 1 X X 1 1 X X	1	0	0	0	•	Capture input source is TIOCB1 pin
1 0 0 1 Capture input source is TIOCB1 pin 1 0 1 X Input capture at falling edge 1 1 X X 1 1 X TGRC_0 compare match/input capture at generation of TGRC_0					•	Input capture at rising edge
1 0 1 X Capture input source is TIOCB1 pin Input capture at both edges 1 1 X X TGRC_0 compare match/input capture Input capture at generation of TGRC_0	1	0	0	1	Tegister	Capture input source is TIOCB1 pin
Input capture at both edges 1 1 X X Input capture at both edges TGRC_0 compare match/input capture Input capture at generation of TGRC_0						Input capture at falling edge
1 1 X X TGRC_0 compare match/input capture Input capture at generation of TGRC_0	1	0	1	Х		Capture input source is TIOCB1 pin
Input capture at generation of TGRC_0						Input capture at both edges
	1	1	Х	Х		TGRC_0 compare match/input capture
						Input capture at generation of TGRC_0 on match/input capture

Rev.1.00 Jun. 07, 2006 Page 514 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	Х	0	0	Input	Capture input source is TIOCB2 pin
				capture — register	Input capture at rising edge
1	Х	0	1	Tegister	Capture input source is TIOCB2 pin
					Input capture at falling edge
1	Х	1	Х		Capture input source is TIOCB2 pin
					Input capture at both edges
	ndl				

RENESAS

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB3 pin
				capture — register	Input capture at rising edge
1	0	0	1	register	Capture input source is TIOCB3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count

[Legend]

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and $P\phi/1$ is used as the TC count clock, this setting is invalid and input capture is not generated.

Rev.1.00 Jun. 07, 2006 Page 516 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD3 pin
				capture — register* ²	Input capture at rising edge
1	0	0	1	Tegister	Capture input source is TIOCD3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCD3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/cour

[Legend]

X: Don't care

- - When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

RENESAS

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB4 pin
				capture — register	Input capture at rising edge
1	0	0	1		Capture input source is TIOCB4 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB4 pin
					Input capture at both edges
1	1	х	х		Capture input source is TGRC_3 compa match/input capture
					Input capture at generation of TGRC_3 match/input capture
	مما				

Rev.1.00 Jun. 07, 2006 Page 518 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	х	0	0	Input	Capture input source is TIOCB5 pin
				capture — register	Input capture at rising edge
1	х	0	1		Capture input source is TIOCB5 pin
					Input capture at falling edge
1	х	1	х		Capture input source is TIOCB5 pin
					Input capture at both edges
[] ogo	ام ما				

RENESAS

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA0 pin
				capture — register	Input capture at rising edge
1	0	0	1		Capture input source is TIOCA0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count

Rev.1.00 Jun. 07, 2006 Page 520 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC0 pin
				capture — register*	Input capture at rising edge
1	0	0	1	register	Capture input source is TIOCC0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/cour

[Legend]

X: Don't care

Note: 1. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

Renesas

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input capture — register	Capture input source is TIOCA1 pin
					Input capture at rising edge
1	0	0	1		Capture input source is TIOCA1 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA1 pin
					Input capture at both edges
1	1	х	Х		Capture input source is TGRA_0 compa match/input capture
					Input capture at generation of channel 0 compare match/input capture
[] eqe	ndl				

Rev.1.00 Jun. 07, 2006 Page 522 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	Х	0	0	Input	Capture input source is TIOCA2 pin
				capture —— register	Input capture at rising edge
1	Х	0	1		Capture input source is TIOCA2 pin
					Input capture at falling edge
1	Х	1	Х		Capture input source is TIOCA2 pin
					Input capture at both edges
	ndl				

[Legend] X: Don't care

RENESAS

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA3 pin
				capture — register	Input capture at rising edge
1	0	0	1		Capture input source is TIOCA3 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA3 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count

[Legend] X: Don't care

Rev.1.00 Jun. 07, 2006 Page 524 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC3 pin
				capture — register*	Input capture at rising edge
1	0	0	1	register	Capture input source is TIOCC3 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC3 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/cour

[Legend]

X: Don't care

Note: * When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

Renesas

0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA4 pin
				capture — register	Input capture at rising edge
1	0	0	1		Capture input source is TIOCA4 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA4 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is TGRA_3 compa match/input capture
					Input capture at generation of TGRA_3 on match/input capture
[] ene	ndl				

[Legend] X: Don't care

Rev.1.00 Jun. 07, 2006 Page 526 of 1102 REJ09B0294-0100



0	0	1	1		Initial output is 0 output
					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	Х	0	0	Input	Input capture source is TIOCA5 pin
				capture —— register	Input capture at rising edge
1	Х	0	1		Input capture source is TIOCA5 pin
					Input capture at falling edge
1	Х	1	Х		Input capture source is TIOCA5 pin
					Input capture at both edges
	ndl				

[Legend] X: Don't care

RENESAS

		Initial		
Bit	Bit Name	value	R/W	Description
7	TTGE	0	R/W	A/D Conversion Start Request Enable
				Enables/disables generation of A/D conversion s requests by TGRA input capture/compare match
				0: A/D conversion start request generation disab
				1: A/D conversion start request generation enab
6		1	R	Reserved
				This is a read-only bit and cannot be modified.
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables/disables interrupt requests (TCIU) by th flag when the TCFU flag in TSR is set to 1 in cha 2, 4, and 5.
				In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables/disables interrupt requests (TCIV) by th flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled

Rev.1.00 Jun. 07, 2006 Page 528 of 1102 REJ09B0294-0100



2		Ū	11/00	
				Enables/disables interrupt requests (TGIC) by t bit when the TGFC bit in TSR is set to 1 in char and 3.
				In channels 1, 2, 4, and 5, bit 2 is reserved. It is read as 0 and cannot be modified.
				0: Interrupt requests (TGIC) by TGFC bit disabl
				1: Interrupt requests (TGIC) by TGFC bit enable
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables/disables interrupt requests (TGIB) by t bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disable
				1: Interrupt requests (TGIB) by TGFB bit enable
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables/disables interrupt requests (TGIA) by t bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA bit disable
				1: Interrupt requests (TGIA) by TGFA bit enable

		Initial		
Bit	Bit Name	value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCN in channels 1, 2, 4, and 5.
				In channels 0 and 3, bit 7 is reserved. It is alway 1 and cannot be modified.
				0: TCNT counts down
				1: TCNT counts up
6		1	R	Reserved
				This is a read-only bit and cannot be modified.
5	TCFU	0	R/(W)*	Underflow Flag
				Status flag that indicates that a TCNT underflow occurred when channels 1, 2, 4, and 5 are set to counting mode.
				In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.
				[Setting condition]
				When the TCNT value underflows (changes from to H'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading TCFU
				(When the CPU is used to clear this flag by writin while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 530 of 1102 REJ09B0294-0100



				read the flag after writing 0 to it.)
3	TGFD	0	R/(W)*	Input Capture/Output Compare Flag D
				Status flag that indicates the occurrence of TGI capture or compare match in channels 0 and 3.
				In channels 1, 2, 4, and 5, bit 3 is reserved. It is read as 0 and cannot be modified.
				[Setting conditions]
				• When TCNT = TGRD while TGRD is function output compare register
				 When TCNT value is transferred to TGRD to capture signal while TGRD is functioning as capture register
				[Clearing conditions]
				• When DTC is activated by a TGID interrupt DISEL bit in MRB of DTC is 0
				• When 0 is written to TGFD after reading TG
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)



				capture signal while TGRC is functioning as capture register [Clearing conditions]
				 When DTC is activated by a TGIC interrupt w DISEL bit in MRB of DTC is 0
				• When 0 is written to TGFC after reading TGF
				(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGR capture or compare match.
				[Setting conditions]
				 When TCNT = TGRB while TGRB is function output compare register
				 When TCNT value is transferred to TGRB by capture signal while TGRB is functioning as i capture register
				[Clearing conditions]
				 When DTC is activated by a TGIB interrupt w DISEL bit in MRB of DTC is 0
				• When 0 is written to TGFB after reading TGF
				(When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 532 of 1102 REJ09B0294-0100



eaptare regioter

[Clearing conditions]

- When DTC is activated by a TGIA interrupt DISEL bit in MRB of DTC is 0
- When DMAC is activated by a TGIA interruption the DTA bit in DMDR of DMAC is 1
- When 0 is written to TGFA after reading TG (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

Note: * Only 0 can be written to clear the flag.



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

10.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and inp capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they m always be accessed in 16-bit units. TGR and buffer register combinations during buffer o are TGRA–TGRC and TGRB–TGRD.

Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name						· · · · · ·		
Initial Value	1	1	1	1	1	1	1	

Rev.1.00 Jun. 07, 2006 Page	
REJ09B0294-0100	RENESAS

Bit	Bit Name	Initial value	R/W	Description
7, 6		All 0	R/W	Reserved
				These bits are always read as 0. The write valu always be 0.
5	CST5	0	R/W	Counter Start 5 to 0
4	CST4	0	R/W	These bits select operation or stoppage for TC
3	CST3	0	R/W	If 0 is written to the CST bit during operation wi
2	CST2	0	R/W	TIOC pin designated for output, the counter sto TIOC pin output compare output level is retained
1	CST1	0	R/W	is written to when the CST bit is cleared to 0, th
0	CST0	0	R/W	output level will be changed to the set initial out
				0: TCNT_5 to TCNT_0 count operation is stopp
				1: TCNT_5 to TCNT_0 performs count operation

		Initial		
Bit	Bit Name	value	R/W	Description
7, 6		All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
5	SYNC5	0	R/W	Timer Synchronization 5 to 0
4	SYNC4	0	R/W	These bits select whether operation is independent
3	SYNC3	0	R/W	synchronized with other channels.
2	SYNC2	0	R/W	When synchronous operation is selected, synchronous operation and synchronous
1	SYNC1	0	R/W	presetting of multiple channels, and synchronous through counter clearing on another channel are
0	SYNCO	0	R/W	To set synchronous operation, the SYNC bits for two channels must be set to 1. To set synchrono clearing, in addition to the SYNC bit, the TCNT of source must also be set by means of bits CCLR2 CCLR0 in TCR.
				0: TCNT_5 to TCNT_0 operate independently (T presetting/clearing is unrelated to other chann
				1: TCNT_5 to TCNT_0 perform synchronous operation (TCNT synchronous presetting/synchronous of is possible)

Rev.1.00 Jun. 07, 2006 Page 536 of 1102 REJ09B0294-0100



When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspo channel starts counting. TCNT can operate as a free-running counter, periodic counter, a

(a) Example of count operation setting procedure

Figure 10.2 shows an example of the count operation setting procedure.




Figure 10.2 Example of Counter Operation Setting Procedure




Figure 10.3 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is des as an output compare register, and counter clearing by compare match is selected by mea CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up opera periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an After a compare match, TCNT starts counting up again from H'0000.

Rev.1.00 Jun. 07, 2006 Page 538 of 1102 REJ09B0294-0100



TGF



(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a c match.

(a) Example of setting procedure for waveform output by compare match

Figure 10.5 shows an example of the setting procedure for waveform output by a compa




Figure 10.5 Example of Setting Procedure for Waveform Output by Compare




Figure 10.6 Example of 0-Output/1-Output Operation

Figure 10.7 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing p by compare match B), and settings have been made so that output is toggled by both com match A and compare match B.




Figure 10.7 Example of Toggle Output Operation



(a) Example of setting procedure for input capture operation

Figure 10.8 shows an example of the setting procedure for input capture operation.




Figure 10.8 Example of Setting Procedure for Input Capture Operation






Figure 10.9 Example of Input Capture Operation

Rev.1.00 Jun. 07, 2006 Page 542 of 1102 REJ09B0294-0100 Figure 10.10 shows an example of the synchronous operation setting procedure.




Figure 10.10 Example of Synchronous Operation Setting Procedure



For details on PWM modes, see section 10.4.5, PWM Modes.




Figure 10.11 Example of Synchronous Operation

Rev.1.00 Jun. 07, 2006 Page 544 of 1102 REJ09B0294-0100



Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding transferred to the timer general register.

This operation is illustrated in figure 10.12.




Figure 10.12 Compare Match Buffer Operation



Figure 10.15 Input Capture Duner Operation

(1) Example of Buffer Operation Setting Procedure

Figure 10.14 shows an example of the buffer operation setting procedure.




Figure 10.14 Example of Buffer Operation Setting Procedure

Rev.1.00 Jun. 07, 2006 Page 546 of 1102 REJ09B0294-0100



1 1

For details on PWM modes, see section 10.4.5, PWM Modes.




Figure 10.15 Example of Buffer Operation (1)






Figure 10.16 Example of Buffer Operation (2)

Rev.1.00 Jun. 07, 2006 Page 548 of 1102 REJ09B0294-0100



Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is and the counter operates independently in phase counting mode.

Table 10.30	Cascaded	Combinations
-------------	----------	--------------

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5

(1) Example of Cascaded Operation Setting Procedure

Figure 10.17 shows an example of the setting procedure for cascaded operation.




Figure 10.17 Example of Cascaded Operation Setting Procedure






Figure 10.18 Example of Cascaded Operation (1)

Figure 10.19 illustrates the operation when counting upon TCNT_2 overflow/underflow l set for TCNT_1, and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.




Figure 10.19 Example of Cascaded Operation (2)



There are two PWM modes, as described below.

1. PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at commatches B and D, respectively. The initial output value is the value set in TGRA or T the set values of paired TGRs are identical, the output value does not change when a match occurs.

In PWM mode 1, a maximum 8-phase PWM output is possible.

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. counter clearing by a cycle register compare match, the output value of each pin is th value set in TIOR. If the set values of the cycle and duty cycle registers are identical output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use we synchronous operation.



l	TGRA_1	HUCAI	HOCAT
	TGRB_1		TIOCB1
2	TGRA_2	TIOCA2	TIOCA2
	TGRB_2		TIOCB2
3	TGRA_3	TIOCA3	TIOCA3
	TGRB_3		TIOCB3
	TGRC_3	TIOCC3	TIOCC3
	TGRD_3		TIOCD3
4	TGRA_4	TIOCA4	TIOCA4
	TGRB_4		TIOCB4
5	TGRA_5	TIOCA5	TIOCA5
	TGRB_5		TIOCB5

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the cyc

Rev.1.00 Jun. 07, 2006 Page 552 of 1102 REJ09B0294-0100






Figure 10.20 Example of PWM Mode Setting Procedure

(2) Examples of PWM Mode Operation

Figure 10.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB regist duty cycle.




Figure 10.21 Example of PWM Mode Operation (1)






Figure 10.22 Example of PWM Mode Operation (2)

Rev.1.00 Jun. 07, 2006 Page 554 of 1102 REJ09B0294-0100






Figure 10.23 Example of PWM Mode Operation (3)

This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when us occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an index whether TCNT is counting up or down.

Table 10.32 shows the correspondence between external clock pins and channels.

Table 10.32 Clock Input Pins in Phase Counting Mode

	Exte	rnal Clock Pins
Channels	A-Phase	B-Phase
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD

Rev.1.00 Jun. 07, 2006 Page 556 of 1102 REJ09B0294-0100





Figure 10.24 Example of Phase Counting Mode Setting Procedure

(2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference bet external clocks. There are four modes, according to the count conditions.






Figure 10.25 Example of Phase Counting Mode 1 Operation

Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	Ŧ	Up-count
Low level	ł	-
Ŧ	Low level	-
ł	High level	-
High level	ł	Down-count
Low level	Ŧ	-
Ŧ	High level	-
ł	Low level	_

[Legend]

F: Rising edge

L: Falling edge

Rev.1.00 Jun. 07, 2006 Page 558 of 1102 REJ09B0294-0100






Figure 10.26 Example of Phase Counting Mode 2 Operation

Table 10.34 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	F	Don't care
Low level	ĨL.	Don't care
Ŧ	Low level	Don't care
ł	High level	Up-count
High level	۲ <u>۲</u>	Don't care
Low level	F	Don't care
Ŧ	High level	Don't care
Ł	Low level	Down-count

RENESAS




Figure 10.27 Example of Phase Counting Mode 3 Operation

Table 10.35 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	Ł	Don't care
Low level	Ł	Don't care
Ŧ	Low level	Don't care
ł	High level	Up-count
High level	Ł	Down-count
Low level	Ł	Don't care
Ł	High level	Don't care
1	Low level	Don't care
ri 17		

[Legend]

F : Rising edge

L : Falling edge

Rev.1.00 Jun. 07, 2006 Page 560 of 1102 REJ09B0294-0100






Figure 10.28 Example of Phase Counting Mode 4 Operation

Table 10.36 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	F	Up-count
Low level	ł	
Ŧ	Low level	Don't care
Ł	High level	
High level	ł	Down-count
Low level	Ŀ	
Ŧ	High level	Don't care
ł	Low level	


[Legend]

✓ Falling edge
✓ Falling edge

RENESAS


in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input cap source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, channel 0 TGRA_0 TGRC_0 compare matches are selected as the input capture source, and the up/down-couvalues for the control cycles are stored.



This procedure enables accurate position/speed detection to be achieved.

Figure 10.29 Phase Counting Mode Application Example



channel is fixed. For details, see section 5, Interrupt Controller.

Table 10.37 lists the TPU interrupt sources.

Table 10.37 TPU Interrupts

Channel	Namo	Interrupt Source		DTC Activa tion
			Interrupt Flag	
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0	0
	TGI0B	TGRB_0 input capture/compare match	TGFB_0	0
	TGI0C	TGRC_0 input capture/compare match	TGFC_0	0
	TGI0D	TGRD_0 input capture/compare match	TGFD_0	0
	TCI0V	TCNT_0 overflow	TCFV_0	
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	0
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	0
	TCI1V	TCNT_1 overflow	TCFV_1	
	TCI1U	TCNT_1 underflow	TCFU_1	
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	0
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	0
	TCI2V	TCNT_2 overflow	TCFV_2	
	TCI2U	TCNT_2 underflow	TCFU_2	
3	TGI3A	TGRA_3 input capture/compare match	TGFA_3	0
	TGI3B	TGRB_3 input capture/compare match	TGFB_3	0
	TGI3C	TGRC_3 input capture/compare match	TGFC_3	0
	TGI3D	TGRD_3 input capture/compare match	TGFD_3	0
	TCI3V	TCNT_3 overflow	TCFV_3	

Rev.1.00 Jun. 07, 2006 Page

RENESAS

REJ09

TCI5U	TCNT_5 underflow
-------	------------------

TCFU_5

[Legend]

O: Possible

-: Not possible

Note: This table shows the initial state immediately after a reset. The relative channel pri levels can be changed by the interrupt controller.

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is by the occurrence of a TGR input capture/compare match on a channel. The interrupt req cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match inter four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSF 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

(3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSF 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared b clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channel and 5.

Rev.1.00 Jun. 07, 2006 Page 564 of 1102 REJ09B0294-0100



For details, see section 7, DMA Controller (DMAC).

A total of six TPU input capture/compare match interrupts can be used as DMAC activa sources, one for each channel.

10.8 A/D Converter Activation

The TGRA input capture/compare match for each channel can activate the A/D converter

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurre TGRA input capture/compare match on a particular channel, a request to start A/D conv sent to the A/D converter. If the TPU conversion start trigger has been selected on the A converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as converter conversion start sources, one for each channel.






Figure 10.30 Count Timing in Internal Clock Operation




Figure 10.31 Count Timing in External Clock Operation

Rev.1.00 Jun. 07, 2006 Page 566 of 1102 REJ09B0294-0100






Figure 10.32 Output Compare Output Timing

(3) Input Capture Signal Timing

Figure 10.33 shows input capture signal timing.




Figure 10.33 Input Capture Input Signal Timing

RENESAS




Figure 10.34 Counter Clear Timing (Compare Match)




Figure 10.35 Counter Clear Timing (Input Capture)

Rev.1.00 Jun. 07, 2006 Page 568 of 1102 REJ09B0294-0100






Figure 10.36 Buffer Operation Timing (Compare Match)




Figure 10.37 Buffer Operation Timing (Input Capture)



TCNT	N N + 1
TGR	Ν
Compare match signal	
TGF flag	
TGI interrupt	

Figure 10.38 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 10.39 shows the timing for setting of the TGF flag in TSR by input capture occurr the TGI interrupt request signal timing.





Figure 10.39 TGI Interrupt Timing (Input Capture)



TCNT (overflow)	H'FFF H'0000
Overflow signal	
TCFV flag	
TCIV interrupt	

Figure 10.40 TCIV Interrupt Setting Timing

Ρφ				
TCNT input clock				
TCNT (underflow)	H'0000	X	H'FFFF	
Underflow signal				
TCFU flag				
TCIU interrupt				

Figure 10.41 TCIU Interrupt Setting Timing

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

Address	TSR address X
Write	
Status flag	
Interrupt reque signal	st

Figure 10.42 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P ϕ after th DMAC transfer has started, as shown in figure 10.43. If conflict occurs for clearing the st and interrupt request signal due to activation of multiple DTC or DMAC transfers, it will to five clock cycles (P ϕ) for clearing them, as shown in figure 10.44. The next transfer remasked for a longer period of either a period until the current transfer ends or a period for clock cycles (P ϕ) from the beginning of the transfer. Note that in the DTC transfer, the status be cleared during outputting the destination address.

Rev.1.00 Jun. 07, 2006 Page 572 of 1102 REJ09B0294-0100



Figure 10.43 Timing for Status Flag Clearing by DTC or DMAC Activation




Figure 10.44 Timing for Status Flag Clearing by DTC or DMAC Activation



The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly with narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks n least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.45 shows the inp conditions in phase counting mode.




Figure 10.45 Phase Difference, Overlap, and Pulse Width in Phase Counting M

Rev.1.00 Jun. 07, 2006 Page 574 of 1102 REJ09B0294-0100



10.10.4 Conflict between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT takes precedence and the TCNT write is not performed. Figure 10.46 shows the timing i case.




Figure 10.46 Conflict between TCNT Write and Clear Operations






Figure 10.47 Conflict between TCNT Write and Increment Operations

10.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes prec and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 10.48 shows the timing in this case.





Figure 10.48 Conflict between TGR Write and Compare Match



Address	Buffer register
Write	
Compare match signal	Data written to buffer register
Buffer register	N <u>/ M</u>
TGR	X M

Figure 10.49 Conflict between Buffer Register Write and Compare Matc



Address	TGR address
Read	
Input capture signal	
TGR	х Х м
Internal data bus	Х



Rev.1.00 Jun. 07, 2006 Page 578 of 1102 REJ09B0294-0100






Figure 10.51 Conflict between TGR Write and Input Capture






Figure 10.52 Conflict between Buffer Register Write and Input Capture

Rev.1.00 Jun. 07, 2006 Page 580 of 1102 REJ09B0294-0100



clock		
TCNT	H'FFF	H'0000
Counter clear signal	[
TGF flag		
TCFV flag	Disabled —	► [

Figure 10.53 Conflict between Overflow and Counter Clearing






Figure 10.54 Conflict between TCNT Write and Overflow

10.10.13 Multiplexing of I/O Pins

In this LSI, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB in with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLK pin with the TIOCB2 I/O pin. When an external clock is input, compare match output she be performed from a multiplexed pin.

10.10.14 Interrupts and Module Stop Mode

If module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DMAC or DTC activation source. Interrupts should there disabled before entering module stop state.

Rev.1.00 Jun. 07, 2006 Page 582 of 1102 REJ09B0294-0100



- Four output groups
- Selectable output trigger signals
- Non-overlapping mode
- Can operate together with the data transfer controller (DTC) and DMA controller (D
- Inverted output can be set
- Module stop state specifiable




Figure 11.1 Block Diagram of PPG



Rev.1.00 Jun. 07, 2006 Page

REJ09

P012	Ουίραι	
PO11	Output	Group 2 pulse output
PO10	Output	
PO9	Output	
PO8	Output	
PO7	Output	Group 1 pulse output
PO6	Output	
PO5	Output	
PO4	Output	
PO3	Output	Group 0 pulse output
PO2	Output	
PO1	Output	
PO0	Output	

Rev.1.00 Jun. 07, 2006 Page 584 of 1102 REJ09B0294-0100



- PPG output control register (PCR)
- PPG output mode register (PMR)

11.3.1 Next Data Enable Registers H, L (NDERH, NDERL)

NDERH and NDERL enable/disable pulse output on a bit-by-bit basis.

• NDERH

Bit	7	6	5	4	3	2	1	
Bit Name	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• NDERL

Bit	7	6	5	4	3	2	1	
Bit Name	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Renesas

0 NDER8 0 R/W

• NDERL

Bit Bit Name Value R/W Description 7 NDER7 0 R/W Next Data Enable 7 to 0	
7 NDER7 0 R/W Next Data Enable 7 to 0	
6 NDER6 0 R/W When a bit is set to 1, the value in the co	
5 NDER5 0 R/W NDRL bit is transferred to the PODRL bit output trigger. Values are not transferred	-
4 NDER4 0 R/W PODRL for cleared bits.	
3 NDER3 0 R/W	
2 NDER2 0 R/W	
1 NDER1 0 R/W	
0 NDER0 0 R/W	

Rev.1.00 Jun. 07, 2006 Page 586 of 1102 REJ09B0294-0100



• PODRL

Bit	7	6	5	4	3	2	1	
Bit Name	POD7	POD6	POD5	POD4	POD3	POD2	POD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• PODRH

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD15	0	R/W	Output Data Register 15 to 8
6	POD14	0	R/W	For bits which have been set to pulse output by
5	POD13	0	R/W	the output trigger transfers NDRH values to this during PPG operation. While NDERH is set to
4	POD12	0	R/W	cannot write to this register. While NDERH is cl
3	POD11	0	R/W	initial output value of the pulse can be set.
2	POD10	0	R/W	
1	POD9	0	R/W	
0	POD8	0	R/W	

Renesas

11.3.3 Next Data Registers H, L (NDRH, NDRL)

NDRH and NDRL store the next data for pulse output. The NDR addresses differ depend whether pulse output groups have the same output trigger or different output triggers.

• NDRH

Bit	7	6	5	4	3	2	1	
Bit Name	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• NDRL

Bit	7	6	5	4	3	2	1	
Bit Name	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev.1.00 Jun. 07, 2006 Page 588 of 1102 REJ09B0294-0100

RENESAS

2	NDR10	0	R/W
1	NDR9	0	R/W
0	NDR8	0	R/W

If pulse output groups 2 and 3 have different output triggers, the upper four bits and bits are mapped to different addresses as shown below.

Bit	Bit Name	Initial Value	R/W	Description
7	NDR15	0	R/W	Next Data Register 15 to 12
6	NDR14	0	R/W	The register contents are transferred to the
5	NDR13	0	R/W	corresponding PODRH bits by the output trigge with PCR.
4	NDR12	0	R/W	with FOR.
3 to 0	_	All 1		Reserved
				These bits are always read as 1 and cannot be

Bit	Bit Name	Initial Value	B/W	Description
7 to 4				Reserved
, 10 4		/ 11 1		These bits are always read as 1 and cannot be
				These bits are always read as T and cannot be
3	NDR11	0	R/W	Next Data Register 11 to 8
2	NDR10	0	R/W	The register contents are transferred to the
1	NDR9	0	R/W	corresponding PODRH bits by the output trigge
0	NDR8	0	R/W	with PCR.

RENESAS

2	NDR2	0	R/W
1	NDR1	0	R/W
0	NDR0	0	R/W

If pulse output groups 0 and 1 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below.

		Initial				
Bit	Bit Name	Value	R/W	Description		
7	NDR7	0	R/W	Next Data Register 7 to 4		
6	NDR6	0	R/W	The register contents are transferred to the corresponding PODRL bits by the output trigg with PCR.		
5	NDR5	0	R/W			
4	NDR4	0	R/W			
3 to 0		All 1		Reserved		
				These bits are always read as 1 and cannot be r		

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
3	NDR3	0	R/W	Next Data Register 3 to 0
2	NDR2	0	R/W	The register contents are transferred to the
1	NDR1	0	R/W	corresponding PODRL bits by the output trigger
0	NDR0	0	R/W	
2 1	NDR2 NDR1	0	R/W R/W	Next Data Register 3 to 0 The register contents are transferred to the

Rev.1.00 Jun. 07, 2006 Page 590 of 1102 REJ09B0294-0100

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
7	G3CMS1	1	R/W	Group 3 Compare Match Select 1 and 0
6	G3CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
5	G2CMS1	1	R/W	Group 2 Compare Match Select 1 and 0
4	G2CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
3	G1CMS1	1	R/W	Group 1 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
1	G0CMS1	1	R/W	Group 0 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3

Initial Value	1	1	1	1	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	G3INV	1	R/W	Group 3 Inversion
				Selects direct output or inverted output for pulse group 3.
				0: Inverted output
				1: Direct output
6	G2INV	1	R/W	Group 2 Inversion
				Selects direct output or inverted output for pulse group 2.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 1 Inversion
				Selects direct output or inverted output for pulse group 1.
				0: Inverted output
				1: Direct output
4	G0INV	1	R/W	Group 0 Inversion
				Selects direct output or inverted output for pulse group 0.
				0: Inverted output
				1: Direct output

Rev.1.00 Jun. 07, 2006 Page 592 of 1102 REJ09B0294-0100

RENESAS

				output group 2.
				0: Normal operation (output values updated at match A in the selected TPU channel)
				1: Non-overlapping operation (output values up compare match A or B in the selected TPU of
1	G1NOV	0	R/W	Group 1 Non-Overlap
				Selects normal or non-overlapping operation fo output group 1.
				0: Normal operation (output values updated at match A in the selected TPU channel)
				1: Non-overlapping operation (output values up compare match A or B in the selected TPU of
0	G0NOV	0	R/W	Group 0 Non-Overlap
				Selects normal or non-overlapping operation fo output group 0.
				0: Normal operation (output values updated at match A in the selected TPU channel)
				1: Non-overlapping operation (output values up compare match A or B in the selected TPU of





Figure 11.2 Schematic Diagram of PPG

11.4.1 Output Timing

If pulse output is enabled, the NDR contents are transferred to PODR and output when the specified compare match event occurs. Figure 11.3 shows the timing of these operations to case of normal output in groups 2 and 3, triggered by compare match A.

Ρφ	
TCNT	<u>N</u> <u>N</u> + 1 <u>X</u>
TGRA	Ν
Compare match A signal	
NDRH	n
PODRH	m / n
PO8 to PO15	m X n

Figure 11.3 Timing of Transfer and Output of NDR Contents (Example)






Figure 11.4 Setup Procedure for Normal Pulse Output (Example)






Figure 11.5 Normal Pulse Output Example (5-Phase Pulse Output)

- 1. Set up TGRA in TPU which is used as the output trigger to be an output compare reg a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.
- 2. Write H'F8 to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRH.
- The timer counter in the TPU channel starts. When compare match A occurs, the NDI contents are transferred to PODRH and output. The TGIA interrupt handling routine with next output data (H'C0) in NDRH.
- 4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequentl writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrupt If the DTC or DMAC is set for activation by the TGIA interrupt, pulse output can be without imposing a load on the CPU.

Rev.1.00 Jun. 07, 2006 Page 596 of 1102 REJ09B0294-0100




Figure 11.6 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur compare match A.

The NDR contents should not be altered during the interval from compare match B to comatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that data must be written before the next compare match B occurs.







Figure 11.7 Non-Overlapping Operation and NDR Write Timing

Rev.1.00 Jun. 07, 2006 Page 598 of 1102 REJ09B0294-0100





- counter clear source with bits CCLR1 and CCLR0.
- [4] Enable the TGIA interrupt in TIER. TH DTC or DMAC can also be set up to transfer data to NDR.
- [5] Set the initial output values in PODR.
- [6] Set the bits in NDER for the pins to be used for pulse output to 1.
- [7] Select the TPU compare match event be used as the pulse output trigger in PCR.
- [8] In PMR, select the groups that will operate in non-overlapping mode.
- [9] Set the next pulse output values in NE
- [10] Set the CST bit in TSTR to 1 to start t TCNT counter.
- [11] At each TGIA interrupt, set the next output values in NDR.

Figure 11.8 Setup Procedure for Non-Overlapping Pulse Output (Example







Figure 11.9 Non-Overlapping Pulse Output Example (4-Phase Complementa



to 1 (the change from 0 to 1 is delayed by the value set in IGRA).

The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.

4. 4-phase complementary non-overlapping pulse output can be obtained subsequently H'59, H'56, H'95... at successive TGIA interrupts.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse can be output w imposing a load on the CPU.






Figure 11.10 Inverted Pulse Output (Example)

Rev.1.00 Jun. 07, 2006 Page 602 of 1102 REJ09B0294-0100

RENESAS




Figure 11.11 Pulse Output Triggered by Input Capture (Example)



Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When ou another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.

Rev.1.00 Jun. 07, 2006 Page 604 of 1102 REJ09B0294-0100



the same functions. Unit2 and unit 3 can generate baud rate clock for SCI and have the s functions.

12.1 Features

• Selection of seven clock sources

The counters can be driven by one of six internal clock signals (P ϕ /2, P ϕ /8, P ϕ /32, P P ϕ /1024, or P ϕ /8192) or an external clock input (only internal clock available in unit P ϕ , P ϕ /2, P ϕ /8, P ϕ /32, P ϕ /64, P ϕ /1024, and P ϕ /8192).

• Selection of three ways to clear the counters

The counters can be cleared on compare match A or B, or by an external reset signal available only in unit 0 and unit 1.)

• Timer output control by a combination of two compare match signals

The timer output signal in each channel is controlled by a combination of two indepercompare match signals, enabling the timer to output pulses with a desired duty cycle output.

• Cascading of two channels

Operation as a 16-bit timer is possible, using TMR_0 for the upper 8 bits and TMR_ lower 8 bits (16-bit count mode).

TMR_1 can be used to count TMR_0 compare matches (compare match count mode

- Three interrupt sources Compare match A, compare match B, and overflow interrupts can be requested inde (This is available only in unit 0 and unit 1.)
- Generation of trigger to start A/D converter conversion (available in unit 0 and unit
- Capable of generating baud rate clock for SCI_5 and SCI_6. (This is available only i and unit 3). For details, see section 15, Serial Communication Interface (SCI, IrDA,
- Module stop state specifiable

Renesas




Figure 12.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev.1.00 Jun. 07, 2006 Page 606 of 1102 REJ09B0294-0100






Figure 12.2 Block Diagram of 8-Bit Timer Module (Unit 1)

RENESAS




Figure 12.3 Block Diagram of 8-Bit Timer Module (Unit 2)

Rev.1.00 Jun. 07, 2006 Page 608 of 1102 REJ09B0294-0100






Figure 12.4 Block Diagram of 8-Bit Timer Module (Unit 3)

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

	1	nmer output pin	TMOT	Output	Outputs compare match
		Timer clock input pin	TMCI1	Input	Inputs external clock for co
		Timer reset input pin	TMRI1	Input	Inputs external reset to cou
1	2	Timer output pin	TMO2	Output	Outputs compare match
		Timer clock input pin	TMCI2	Input	Inputs external clock for co
		Timer reset input pin	TMRI2	Input	Inputs external reset to cou
	3	Timer output pin	TMO3	Output	Outputs compare match
		Timer clock input pin	TMCI3	Input	Inputs external clock for co
		Timer reset input pin	TMRI3	Input	Inputs external reset to cou
2	4	—	_	_	_
	5				
3	6				
	7				

Rev.1.00 Jun. 07, 2006 Page 610 of 1102 REJ09B0294-0100



- Timer counter control register_0 (TCCR_0)
- Timer control/status register_0 (TCSR_0)
- Channel 1 (TMR_1):
 - Timer counter_1 (TCNT_1)
 - Time constant register A_1 (TCORA_1)
 - Time constant register B_1 (TCORB_1)
 - Timer control register_1 (TCR_1)
 - Timer counter control register_1 (TCCR_1)
 - Timer control/status register_1 (TCSR_1)

Unit 1:

- Channel 2 (TMR_2):
 - Timer counter_2 (TCNT_2)
 - Time constant register A_2 (TCORA_2)
 - Time constant register B_2 (TCORB_2)
 - Timer control register_2 (TCR_2)
 - Timer counter control register_2 (TCCR_2)
 - Timer control/status register_2 (TCSR_2)
- Channel 3 (TMR_3):
 - Timer counter_3 (TCNT_3)
 - Time constant register A_3 (TCORA_3)
 - Time constant register B_3 (TCORB_3)
 - Timer control register_3 (TCR_3)
 - Timer counter control register_3 (TCCR_3)
 - Timer control/status register_3 (TCSR_3)

Rev.1.00 Jun. 07, 2006 Page REJ09

RENESAS


- Timer counter_3 (TCNT_3)
- Time constant register A_5 (TCORA_5)
- Time constant register B_5 (TCORB_5)
- Timer control register_5 (TCR_5)
- Timer counter control register_5 (TCCR_5)
- Timer control/status register_5 (TCSR_5)

Unit 3:

- Channel 6 (TMR_6):
 - Timer counter_6 (TCNT_6)
 - Time constant register A_6 (TCORA_6)
 - Time constant register B_6 (TCORB_6)
 - Timer control register_6 (TCR_6)
 - Timer counter control register_6 (TCCR_6)
 - Timer control/status register_6 (TCSR_6)
- Channel 7 (TMR_7):
 - Timer counter_7 (TCNT_7)
 - Time constant register A_7 (TCORA_7)
 - Time constant register B_7 (TCORB_7)
 - Timer control register_7 (TCR_7)
 - Timer counter control register_7 (TCCR_7)
 - Timer control/status register_7 (TCSR_7)


Rev.1.00 Jun. 07, 2006 Page 612 of 1102 REJ09B0294-0100






12.3.2 Time Constant Register A (TCORA)

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a sir register so they can be accessed together by a word transfer instruction. The value in TC continually compared with the value in TCNT. When a match is detected, the correspon CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the TZ TCORA write cycle. The timer output from the TMO pin can be freely controlled by thi match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCOR. initialized to H'FF.





12.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/di interrupt requests.

Bit	7	6	5	4	3	2	1	
Bit Name	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

	Initial		
Bit Name	Value	R/W	Description
CMIEB	0	R/W	Compare Match Interrupt Enable B
			Selects whether CMFB interrupt requests (CMIB enabled or disabled when the CMFB flag in TCS to 1. * ²
			0: CMFB interrupt requests (CMIB) are disabled
			1: CMFB interrupt requests (CMIB) are enabled
		Bit Name Value	Bit Name Value R/W

Rev.1.00 Jun. 07, 2006 Page 614 of 1102 REJ09B0294-0100



				1.
				0: OVF interrupt requests (OVI) are disabled
				1: OVF interrupt requests (OVI) are enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0*1
3	CCLR0	0	R/W	These bits select the method by which TCNT is
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				11: Cleared at rising edge (TMRIS in TCCR is a
				0) of the external reset input or when the external reset input or when the external reset input or when the external reset input of the exter
				reset input is high (TMRIS in TCCR is set to
2	CKS2	0	R/W	Clock Select 2 to 0*1
1	CKS1	0	R/W	These bits select the clock input to TCNT and c
0	CKS0	0	R/W	condition. See table 12.2.

Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the corres pin should be set to 0 and 1, respectively. For details, see section 9, I/O Ports

2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For det section 12.7, Interrupt Sources.

3. Available only in unit 0 and unit 1

RENESAS

Dit	Dit Name	value	F1/ W	Description
7 to 4	_	All 0	R	Reserved
				These bits are always read as 0. It should not be
3	TMRIS	0	R/W	Timer Reset Input Select*
				Selects an external reset input when the CCLR1 CCLR0 bits in TCR are B'11.
				0: Cleared at rising edge of the external reset
				1: Cleared when the external reset is high
2	_	0	R	Reserved
				This bit is always read as 0. It should not be set
1	ICKS1	0	R/W	Internal Clock Select 1 and 0
0	ICKS0	0	R/W	These bits in combination with bits CKS2 to CKS select the internal clock. See table 12.2.
Note:	* Available 3.	e only in ur	nit 0 and ı	unit 1. The write value should always be 0 in unit 2

Rev.1.00 Jun. 07, 2006 Page 616 of 1102 REJ09B0294-0100



				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0		_	Counts at TCNT_1 overflow signal* ¹ .
TMR_1	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	0	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0		_	Counts at TCNT_0 compare match A*1.
All	1	0	1		_	Uses external clock. Counts at rising edge* ² .
	1	1	0			Uses external clock. Counts at falling edge*2
	1	1	1	—	—	Uses external clock. Counts at both rising an edges* ² .

Notes: 1. If the clock input of channel 0 is the TCNT_1 overflow signal and that of chan TCNT_0 compare match signal, no incrementing clock is generated. Do not u setting.

2. To use the external clock, the DDR and ICR bits in the corresponding pin sho to 0 and 1, respectively. For details, see section 9, I/O Ports.

RENESAS

				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at rising edge of P
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_		Counts at TCNT_1 overflow signal*.
TMR_5	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at rising edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0			Counts at TCNT_0 compare match A*.
All	1	0	1			Setting prohibited
	1	1	0		_	Setting prohibited
	1	1	1			Setting prohibited
Noto: *						a TCNT 1 avarflow signal and that of about

Note: * If the clock input of channel 4 is the TCNT_1 overflow signal and that of chann TCNT_0 compare match signal, no incrementing clock is generated. Do not us setting.

Rev.1.00 Jun. 07, 2006 Page 618 of 1102 REJ09B0294-0100



• 1	CSR_I	
-----	-------	--

Bit	7	6	5	4	3	2	1
Bit Name	CMFB	CMFA	OVF	—	OS3	OS2	OS1
Initial Value	0	0	0	1	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R	R/W	R/W	R/W

Note: * Only 0 can be written to this bit, to clear the flag.

• TCSR_0

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CMFB	0	R/(W)*1	Compare Match Flag B
				[Setting condition]
				When TCNT matches TCORB
				[Clearing conditions]
				• When writing 0 after reading CMFB = 1
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				• When the DTC is activated by a CMIB inter
				the DISEL bit in MRB of the DTC is 0^{*^3}



				 When the DTC is activated by a CMIA interrule
				the DISEL bit in MRB in the DTC is 0^{*^3}
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				When writing 0 after reading OVF = 1
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	ADTE	0	R/W	A/D Trigger Enable*3
				Selects enabling or disabling of A/D converter st requests by compare match A.
				0: A/D converter start requests by compare mate disabled
				1: A/D converter start requests by compare mate enabled
3	OS3	0	R/W	Output Select 3 and 2*2
2	OS2	0	R/W	These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs.
				00: No change when compare match B occurs
				01: 0 is output when compare match B occurs
				10: 1 is output when compare match B occurs
				11: Output is inverted when compare match B or (toggle output)
-				

Rev.1.00 Jun. 07, 2006 Page 620 of 1102 REJ09B0294-0100

RENESAS

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

- 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un compare match occurs after a reset.
- 3. Available in unit 0 and unit 1 only.
- TCSR_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CMFB	0	R/(W)*1	Compare Match Flag B
				[Setting condition]
				When TCNT matches TCORB
				[Clearing conditions]
				• When writing 0 after reading CMFB = 1
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				• When the DTC is activated by a CMIB inter
				the DISEL bit in MRB of the DTC is 0^{\star^3}



				When the DTC is activated by a CMIA interru
				the DISEL bit in MRB of the DTC is 0^{*^3}
5	OVF	0	R /(W)* ¹	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				Cleared by reading OVF when $OVF = 1$, then wr OVF
				(When the CPU is used to clear this flag by writin while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	—	1	R	Reserved
				This bit is always read as 1 and cannot be modif
3	OS3	0	R/W	Output Select 3 and 2*2
2	OS2	0	R/W	These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs.
				00: No change when compare match B occurs
				01: 0 is output when compare match B occurs
				10: 1 is output when compare match B occurs
				11: Output is inverted when compare match B or (toggle output)

Rev.1.00 Jun. 07, 2006 Page 622 of 1102 REJ09B0294-0100



- Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.
 - 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un compare match occurs after a reset.
 - 3. Available only in unit 0 and unit 1.

12.4 Operation

12.4.1 Pulse Output

Figure 12.5 shows an example of the 8-bit timer being used to generate a pulse output w desired duty cycle. The control bits are set as follows:

- 1. Clear the bit CCLR1 in TCR to 0 and set the bit CCLR0 in TCR to 1 so that TCNT i at a TCORA compare match.
- 2. Set the bits OS3 to OS0 in TCSR to B'0110, causing the output to change to 1 at a T compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCC pulse width determined by TCORB. No software intervention is required. The timer out until the first compare match occurs after a reset.



12.4.2 Reset Input

Figure 12.6 shows an example of the 8-bit timer being used to generate a pulse which is of after a desired delay time from a TMRI input. The control bits are set as follows:

- 1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 so TCNT is cleared at the high level input of the TMRI signal.
- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCOR compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a 7 input determined by TCORA and with a pulse width determined by TCORB and TCORA




Figure 12.6 Example of Reset Input






Figure 12.7 Count Timing for Internal Clock Input




Figure 12.8 Count Timing for External Clock Input






Figure 12.9 Timing of CMF Setting at Compare Match

12.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the b to OS0 in TCSR. Figure 12.10 shows the timing when the timer output is toggled by the o match A signal.





Figure 12.10 Timing of Toggled Timer Output at Compare Match A



12.5.5 Timing of TCNT External Reset*

TCNT is cleared at the rising edge or high level of an external reset input, depending on settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 sta 12.12 and Figure 12.13 shows the timing of this operation.

Note: * Clearing by an external reset is available only in units 0 and 1.

Ρφ	
External reset input pin	
Clear signal	
TCNT	N – 1 X N X H'00

Figure 12.12 Timing of Clearance by External Reset (Rising Edge)

Рф		
External reset input pin		
Clear signal		
TCNT	N – 1	X N X H'00

Figure 12.13 Timing of Clearance by External Reset (High Level)



OVF	

Figure 12.14 Timing of OVF Setting

12.6 Operation with Cascaded Connection

If the bits CKS2 to CKS0 in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit mode) or compare matches of the 8-bit channel 0 could be counted by the timer of channel (compare match count mode).

12.6.1 16-Bit Counter Mode

When the bits CKS2 to CKS0 in TCR_0 are set to B'100, the timer functions as a single 1 timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits

(1) Setting of Compare Match Flags

- The CMF flag in TCSR_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare match event occurs.

(2) Counter Clear Specification

- If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare m 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare ma occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter c the TMRI0 pin has been set.
- The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits c cleared independently.

Rev.1.00 Jun. 07, 2006 Page 628 of 1102 REJ09B0294-0100 flag, generation of interrupts, output from the TMO pin, and counter clear are in accordate the settings for each channel.

12.7 Interrupt Sources

12.7.1 Interrupt Sources and DTC Activation

• Interrupt in unit 0 and unit 1

There are three interrupt sources for the 8-bit timer (TMR_0 or TMR_1): CMIA, CMIB Their interrupt sources and priorities are shown in table 12.4. Each interrupt source is er disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent int requests are sent for each to the interrupt controller. It is also possible to activate the DT means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).

Table 12.4 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit

Signal Name	Name	Interrupt Source	Interrupt Flag	DTC Activation	Pr
CMIA0	CMIA0	TCORA_0 compare match	CMFA	Possible	Hi
CMIB0	CMIB0	TCORB_0 compare match	CMFB	Possible	
OVI0	OVI0	TCNT_0 overflow	OVF	Not possible	Lo
CMIA1	CMIA1	TCORA_1 compare match	CMFA	Possible	Hi
CMIB1	CMIB1	TCORB_1 compare match	CMFB	Possible	
OVI1	OVI1	TCNT_1 overflow	OVF	Not possible	Lo

Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09

Haino	Hume			//01/410/1	
CMI4	CMIA4	TCORA_4 compare match	CMFA	Not possible	_
	CMIB4	TCORB_4 compare match	CMFB		
CMI5	CMIA5	TCORA_5 compare match	CMFA	Not possible	
	CMIB5	TCORB_5 compare match	CMFB		

12.7.2 A/D Converter Activation

The A/D converter can be activated only by TMR_0 compare match A.*

If the ADTE bit in TCSR_0 is set to 1 when the CMFA flag in TCSR_0 is set to 1 by the occurrence of TMR_0 compare match A, a request to start A/D conversion is sent to the a converter. If the 8-bit timer conversion start trigger has been selected on the A/D convert this time, A/D conversion is started.

Note: * Available only in unit 0 and unit 1.

Rev.1.00 Jun. 07, 2006 Page 630 of 1102 REJ09B0294-0100



- n. Obantor noquonoy
- N: TCOR value

12.8.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle, the clear priority and the write is not performed as shown in figure 12.15.




Figure 12.15 Conflict between TCNT Write and Clear






Figure 12.16 Conflict between TCNT Write and Increment

12.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T_2 state of a TCOR write cycle, the TCOR we priority and the compare match signal is inhibited as shown in figure 12.17.





Figure 12.17 Conflict between TCOR Write and Compare Match



0-output	
No change	Lo

12.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched 12.7 shows the relationship between the timing at which the internal clock is switched (I to the bits CKS1 and CKS0) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the rising or falling edge of t clock pulse are always monitored. Table 12.7 assumes that the falling edge is selected. I signal levels of the clocks before and after switching change from high to low as shown the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and edges of the internal clock, and when switching between internal and external clocks.



			erte bite ertanged
2	Switching from low to high* ²	Clock before switchover	
		Clock after switchover	
		TCNT input clock	
		TCNT	N X N + 1 X N + 2 X
			CKS bits changed
3	Switching from high to low* ³	Clock before switchover	
		Clock after switchover	
		TCNT input clock	
		TCNT	N N + 1 N + 2
			CKS bits changed
4	Switching from high to high	Clock before switchover	
		Clock after switchover	
		TCNT input clock	
		TCNT	N N + 1 N + 2
			CKS bits chang

- Notes: 1. Includes switching from low to stop, and from stop to low.
 - 2. Includes switching from stop to high.
 - 3. Includes switching from high to stop.
 - 4. Generated because the change of the signal levels is considered as a falling e TCNT is incremented.

Rev.1.00 Jun. 07, 2006 Page 634 of 1102 REJ09B0294-0100

RENESAS

module stop state. For details, see section 25, Power-Down Wodes.


12.8.9 Interrupts in Module Stop State

If the module stop state is entered when an interrupt has been requested, it will not be per clear the CPU interrupt source or the DTC activation source. Interrupts should therefore disabled before entering the module stop state.



Rev.1.00 Jun. 07, 2006 Page 636 of 1102 REJ09B0294-0100





• Counter operational except in hardware standby mode or the reset state

Figure 13.1 Block Diagram of TM32K

Renesas

(1CK32K) is 0, 1CN132K is initialized to 1100.



Note: A correct value cannot be read if the counter is read while the 32-kHz oscillator i operation (OSC32STP = 1).

13.2.2 Time Control Register (TCR32K)

TCR32K enables the timer, stops the 32K oscillator, and selects the clock source to be in TCNT32K.

Bit:	7	6	5	4	3	2	1	
Blt Name:	_	_	TME	—	_	OSC32STP	CKS1	
Initial Value:	1	1	0	1	1	0	0	
R/W:	R	R	R/W	R	R	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7		1	R	Reserved
6	—	1	R	These bits are always read as 1 and cannot be r
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT32K starts countir this bit is cleared, TCNT32K stops counting and initialized to H'00.

Rev.1.00 Jun. 07, 2006 Page 638 of 1102 REJ09B0294-0100

RENESAS

00: Clock SUBCK/32 (cycle: 250 ms) 01: Clock SUBCK/64 (cycle: 500 ms) 10: Clock SUBCK/128 (cycle: 1 s) 11: Clock SUBCK/512 (cycle: 2 s)

Note: * When the CK32K bit in SUBCKCR is 1, 1 cannot be written to this bit.

13.3 Operation

Setting 1 to the TME bit in TCR32K starts the count-up operation.

A 32K timer interrupt (32KOVI) is generated each time TCNT32K overflows. Therefor interrupt can be generated at intervals with a cycle determined by the clock select bits 0




Figure 13.2 32K Timer Operation

13.5 Usage Notes

13.5.1 Changing Values of Bits CKS1 and CKS0

If bits CKS1 and CKS0 in TCR32K are written to while the TM32K is operating, errors of occur in the incrementation. The TM32K must be stopped (the TME bit is set to 0) before values of bits CKS1 and CKS0 are changed.

13.5.2 Usage Notes on 32K Timer

- The 32K timer does not operate when the OSC32STP bit is set to 1. Always set the OSC32STP bit to 0 when starting the 32K timer.
- When the OSC32STP bit has been changed from 1 to 0, allow enough time to ensure of the oscillation by the 32-kHz oscillator.

13.5.3 Note on Reading Timer Counter

A counter read value is undefined during one clock of 32 kHz immediately after returning software standby. Wait one clock of 32 kHz when reading the timer counter.

13.5.4 Note on Register Initialization

TCR32K and TCNT32K of the 32K timer are initialized in hardware standby mode or in reset state. These registers are not initialized by a reset caused by a watchdog timer overf

Rev.1.00 Jun. 07, 2006 Page 640 of 1102 REJ09B0294-0100



14.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
 - In watchdog timer mode

If the counter overflows, the WDT outputs WDTOVF. It is possible to select when not the entire LSI is reset at the same time.

— In interval timer mode

If the counter overflows, the WDT generates an interval timer interrupt (WOVI).






Figure 14.1 Block Diagram of WDT

14.2 Input/Output Pin

Table 14.1 shows the WDT pin configuration.

Table 14.1Pin Configuration


Name	Symbol	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs a counter overflow signal in watchdog timer mode

Rev.1.00 Jun. 07, 2006 Page 642 of 1102 REJ09B0294-0100



14.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TM TCSR is cleared to 0.



14.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

Bit	7	6	5	4	3	2	1	
Bit Name	OVF	WT/IT	TME			CKS2	CKS1	
Initial Value	0	0	0	1	1	0	0	
R/W	R/(W)*	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit, to clear the flag.

RENESAS

				Cleared by reading TCSR when OVF = 1, then we to OVF
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog interval timer.
				0: Interval timer mode
				When TCNT overflows, an interval timer inter (WOVI) is requested.
				1: Watchdog timer mode
				When TCNT overflows, the WDTOVF signal i
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. Note that is cleared, TCNT stops counting and is initial H'00.
4, 3	_	All 1	R	Reserved
				These are read-only bits and cannot be modified
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Select the clock source to be input to TCNT. The
0	CKS0	0	R/W	cycle for $P\phi = 20$ MHz is indicated in parenthese
				000: Clock Ρφ/2 (cycle: 25.6 μs)
				001: Clock Ρϕ/64 (cycle: 819.2 μs)
				010: Clock Pø/128 (cycle: 1.6 ms)
				011: Clock Po/512 (cycle: 6.6 ms)
				100: Clock Pø/2048 (cycle: 26.2 ms)
				101: Clock Pø/8192 (cycle: 104.9 ms)
				110: Clock Pø/32768 (cycle: 419.4 ms)
				111: Clock P∳/131072 (cycle: 1.68 s)
Note:	* Only 0	can be wri	tten to this	bit, to clear the flag.

Rev.1.00 Jun. 07, 2006 Page 644 of 1102 REJ09B0294-0100

RENESAS

Note: *	k (Only 0 car	ı be	written	to	this bit	, to	clear	the	flag.
---------	-----	------------	------	---------	----	----------	------	-------	-----	-------

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdo mode. This bit cannot be set in interval timer monly 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to I watchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then w WOVF
				(When the CPU is used to clear this flag by writ while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operation
				0: LSI is not reset even if TCNT overflows (Tho LSI is not reset, TCNT and TCSR in WDT ar
				1: LSI is reset if TCNT overflows

init Operation

14.4.1 Watchdog Timer Mode

To use the WDT in watchdog timer mode, set both the WT/IT and TME bits in TCSR to

During watchdog timer operation, if TCNT overflows without being rewritten because of crash or other error, the WDTOVF signal is output. This ensures that TCNT does not over while the system is operating normally. Software must prevent TCNT overflows by rewr TCNT value (normally H'00 is written) before overflow occurs. This WDTOVF signal can to reset the LSI internally in watchdog timer mode.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the \overline{WDTOVF} signal. If a reset caused by a sig to the \overline{RES} pin occurs at the same time as a reset caused by a WDT overflow, the \overline{RES} pin has priority and the WOVF bit in RSTCSR is cleared to 0.

The WDTOVF signal is output for 133 cycles of P ϕ when RSTE = 1 in RSTCSR, and for cycles of P ϕ when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycle


When RSTE = 1, an internal reset signal is generated. Since the system clock control regi (SCKCR) is initialized, the multiplication ratio of P ϕ becomes the initial value.


When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multipratio of $P\phi$ is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. It overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.

Rev.1.00 Jun. 07, 2006 Page 646 of 1102 REJ09B0294-0100













Figure 14.3 Operation in Interval Timer Mode

14.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The must be cleared to 0 in the interrupt handling routine.

Table 14.2 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activatio
WOVI	TCNT overflow	OVF	Impossible



byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform d transfer as shown in figure 14.4. The transfer instruction writes the lower byte data to TCSR.


To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte trainstruction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in figure 14.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in figure 14.4. In this case, transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.

TCNT writ	e or writing to the RST	TE bit in RSTCSR:				
Address:	H'FFA4 (TCNT) H'FFA6 (RSTCSR)	15 H'5A	8	7	Write data	0
TCSR write Address:	e: H'FFA4 (TCSR)	15 H'A5	8	7	Write data	0
•	o the WOVF bit in RST H'FFA6 (RSTCSR)	CSR: 15 H'A5	8	7	H'00	0

Figure 14.4 Writing to TCNT, TCSR, and RSTCSR







Figure 14.5 Conflict between TCNT Write and Increment

14.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could o the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) b values of bits CKS2 to CKS0 are changed.

14.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the operating, errors could occur in the incrementation. The watchdog timer must be stopped clearing the TME bit to 0) before switching the timer mode.



If the $\overline{\text{WDTOVF}}$ signal is input to the $\overline{\text{RES}}$ pin, this LSI will not be initialized correctly. sure that the $\overline{\text{WDTOVF}}$ signal is not input logically to the $\overline{\text{RES}}$ pin. To reset the entire symeans of the $\overline{\text{WDTOVF}}$ signal, use a circuit like that shown in figure 14.6.




Figure 14.6 Circuit for System Reset by WDTOVF Signal (Example)

14.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

When the WDT operates in watchdog timer mode, a transition to software standby mode made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is see Instead, a transition to sleep mode is made.

To transit to software standby mode, the SLEEP instruction must be executed after halti WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode i through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.

Renesas

Rev.1.00 Jun. 07, 2006 Page 652 of 1102 REJ09B0294-0100



communication mode. SCI_5 enables transmitting and receiving IrDA communication we based on the IrDA Specifications version 1.0. This LSI incorporates the on-chip CRC (CRedundancy Check) computing unit that realizes high reliability of high-speed data trans the CRC computing unit is not connected to SCI, operation is executed by writing data to registers.

Figure 15.1 shows a block diagram of the SCI_0 to SCI_4. Figure 15.2 shows a block diagram of the SCI_5 and SCI_6.

15.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and rebe executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected The external clock can be selected as a transfer clock source (except for the smart ca interface).
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Four interrupt sources

The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and receive-data-full interrupt sources can activate the DMAC.

• Module stop state specifiable

RENESAS

- 16-MHz operation: 115.192 kbps, 460.784 kbps, or 720 kbps can be selected 32-MHz operation: 720 kbps
- Average transfer rate generator (SCI_5, SCI_6)
 8-MHz operation: 460.784 kbps can be selected
 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected
 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected
 16-MHz operation: 115.196 kbps, 460.784 kbps, 720 kbps, or 921.569 kbps can be se
 24-MHz operation: 115.132 kbps, 460.526 kbps, 720 kbps, or 921.053 kbps can be se
 32-MHz operation: 720 kbps can be selected

Clocked Synchronous Mode (SCI_0, 1, 2, and 4):

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported

Rev.1.00 Jun. 07, 2006 Page 654 of 1102 REJ09B0294-0100



		115.192 KUPS	115.13
$P\phi = 12 Hz$	_	—	460.5
			230.20
$P\phi = 16 Hz$	—	720 kbps	921.5
		460 784kbps	720 kł
		115.192 kbps	460.78
			115.19
Pφ = 24 Hz	_	—	921.0
			720 kł
			460.52
			115.13
Pφ = 32 Hz	—	720 kbps	720 kł






Figure 15.1 Block Diagram of SCI_0, 1, 2, and 4

Rev.1.00 Jun. 07, 2006 Page 656 of 1102 REJ09B0294-0100






Figure 15.2 Block Diagram of SCI_5 and SCI_6

1	SUKI	1/0	Channel T clock input/output
	RxD1	Input	Channel 1 receive data input
	TxD1	Output	Channel 1 transmit data output
2	SCK2	I/O	Channel 2 clock input/output
	RxD2	Input	Channel 2 receive data input
	TxD2	Output	Channel 2 transmit data output
3	SCK3	I/O	Channel 3 clock input/output
	RxD3	Input	Channel 3 receive data input
	TxD3	Output	Channel 3 transmit data output
4	SCK4	I/O	Channel 4 clock input/output
	RxD4	Input	Channel 4 receive data input
	TxD4	Output	Channel 4 transmit data output
5	RxD5/IrRxD	Input	Channel 5 receive data input
	TxD5/lrTxD	Output	Channel 5 transmit data output
6	RxD6	Input	Channel 6 receive data input
	TxD6	Output	Channel 6 transmit data output

Note: * Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

Rev.1.00 Jun. 07, 2006 Page 658 of 1102 REJ09B0294-0100



- Receive data register_0 (RDR_0)
- Transmit data register_0 (TDR_0)
- Serial mode register_0 (SMR_0)
- Serial control register_0 (SCR_0)
- Serial status register_0 (SSR_0)
- Smart card mode register_0 (SCMR_0)
- Bit rate register_0 (BRR_0)

Channel 1:

- Receive shift register_1 (RSR_1)
- Transmit shift register_1 (TSR_1)
- Receive data register_1 (RDR_1)
- Transmit data register_1 (TDR_1)
- Serial mode register_1 (SMR_1)
- Serial control register_1 (SCR_1)
- Serial status register_1 (SSR_1)
- Smart card mode register_1 (SCMR_1)
- Bit rate register_1 (BRR_1)



• Serial extended mode register_2 (SEMR_2)

Channel 4:

- Receive shift register_4 (RSR_4)
- Transmit shift register_4 (TSR_4)
- Receive data register_4 (RDR_4)
- Transmit data register_4 (TDR_4)
- Serial mode register_4 (SMR_4)
- Serial control register_4 (SCR_4)
- Serial status register_4 (SSR_4)
- Smart card mode register_4 (SCMR_4)
- Bit rate register_4 (BRR_4)

Channel 5:

- Receive shift register_5 (RSR_5)
- Transmit shift register_5 (TSR_5)
- Receive data register_5 (RDR_5)
- Transmit data register_5 (TDR_5)
- Serial mode register_5 (SMR_5)
- Serial control register_5 (SCR_5)
- Serial status register_5 (SSR_5)
- Smart card mode register_5 (SCMR_5)
- Bit rate register_5 (BRR_5)
- Serial extended mode register_5 (SEMR_5)
- IrDA control register_5 (IrCR)

Rev.1.00 Jun. 07, 2006 Page 660 of 1102 REJ09B0294-0100




- Serial extended mode register_0 (SEWIK_0)
- Bit rate register_6 (BRR_6)


15.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and co into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

15.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of data, it transfers the received serial data from RSR to RDR where it is stored. This allow receive the next data. Since RSR and RDR function as a double buffer in this way, contineceive operations can be performed. After confirming that the RDRF bit in SSR is set to RDR only once. RDR cannot be written to by the CPU.





15.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the S automatically transfers transmit data from TDR to TSR, and then sends the data to the Tx TSR cannot be directly accessed by the CPU.

15.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock Some bits in SMR have different functions in normal mode and smart card interface mod

• When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	GM	BLK	PE	0/Ē	BCP1	BCP0	CKS1	
Initial Value	0	0	0	0	0	0	0	

Rev.1.00 Jun. 07, 2006	Page 662 of 1102	
REJ09B0294-0100		

RENESAS

				the MSB (bit 7) in TDR is not transmitted in transmission.
				In clocked synchronous mode, a fixed data leng bits is used.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode
				When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is conserved to reception. For a multiprocessor format, parity be and checking are not performed regardless of the setting.
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (valid only in asynchronous mo
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If second stop bit is 0, it is treated as the start bit transmit frame.
2	MP	0	R/W	Multiprocessor Mode (valid only in asynchrono
				When this bit is set to 1, the multiprocessor fun enabled. The PE bit and O/E bit settings are in multiprocessor mode.

baud rate, see section 15.3.9, Bit Hate Hegister is the decimal display of the value of n in BRR (s section 15.3.9, Bit Rate Register (BRR)).

Note: * Available in SCI_0, 1, 2, and 4 only. Setting is prohibited in SCI_5 and SCI_6.

	D '' N	Initial	DAM	Provide the second s
Bit	Bit Name	Value	R/W	Description
7	GM	0	R/W	GSM Mode
				Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is appended. For details, see sections 15.7.6, Data Transmission (Except in Block Transfer Mode) a 15.7.8, Clock Output Control.
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode of For details, see section 15.7.3, Block Transfer M
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is cho- reception. Set this bit to 1 in smart card interface
4	O/Ē	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity
				1: Selects odd parity
				For details on the usage of this bit in smart card mode, see section 15.7.2, Data Format (Except Transfer Mode).

Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

Rev.1.00 Jun. 07, 2006 Page 664 of 1102 REJ09B0294-0100

RENESAS

				15.3.9, Bit Rate Register (BRR).
1	CKS1	0	R/W	Clock Select 1, 0
0	CKS0	0	R/W	These bits select the clock source for the baud generator.
				00: Ρφ clock (n = 0)
				01: Pφ/4 clock (n = 1)
				10: Pφ/16 clock (n = 2)
				11: Pϕ/64 clock (n = 3)
				For the relation between the settings of these b baud rate, see section 15.3.9, Bit Rate Registe is the decimal display of the value of n in BRR section 15.3.9, Bit Rate Register (BRR)).

Note: etu (Elementary Time Unit): 1-bit transfer time



0
R/W
1
KE1

Bit Functions in	Normal Serial	Communication	Interface	Mode (When	SMIF in SC

0 0

0 0

R/W

R/W

0

R/W

Initial Value 0 0

R/W R/W R/W R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request i enabled.
				A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE

Rev.1.00 Jun. 07, 2006 Page 666 of 1102 REJ09B0294-0100

				When this bit is set to 1, reception is enabled. U condition, serial reception is started by detectin bit in asynchronous mode or the synchronous of in clocked synchronous mode. Note that SMR s set prior to setting the RE bit to 1 in order to de the reception format.
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affer the previous value is retained.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which t multiprocessor bit is 0 is skipped, and setting or RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor to bit is automatically cleared and normal reception resumed. For details, see section 15.5, Multipro Communication Function.
				When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performe receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically 0, and RXI and ERI interrupt requests (in the ca the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

00: On-chip baud rate generator

The SCK pin functions as I/O port.

01: On-chip baud rate generator

The clock with the same frequency as the bi output from the SCK pin.

1X: External clock

The clock with a frequency 16 times the bit r should be input from the SCK pin.

- Clocked synchronous mode
- 0X: Internal clock

The SCK pin functions as the clock output p

1X: External clock

The SCK pin functions as the clock input pin

Rev.1.00 Jun. 07, 2006 Page 668 of 1102 REJ09B0294-0100



				1X: External clock or average transfer rate gen
				When an external clock is used, the clock of frequency 16 times the bit rate should be in the SCK pin.
				When an average transfer rate generator is
				Clocked synchronous mode
				0X: Internal clock
				The SCK pin functions as the clock output
				1X: External clock
				The SCK pin functions as the clock input p
1	CKE1	0	R/W	Clock Enable 1, 0 (for SCI_5 and SCI_6)
0	CKE0	0	R/W	These bits select the clock source.
				Asynchronous mode
				00: On-chip baud rate generator
				1X: TMR clock input or average transfer rate g
				When an average transfer rate generator is
				When TMR clock input is used.
				Clocked synchronous mode
				Not available
[Legei	nd]		-	
v.	Don't core			

X: Don't care

				Write 0 to this bit in smart card interface mode.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				Write 0 to this bit in smart card interface mode.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (valid only when bit in SMR is 1 in asynchronous mode)
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affect the previous value is retained.
				When this bit is set to 1, reception is enabled. Un condition, serial reception is started by detecting bit in asynchronous mode or the synchronous cl in clocked synchronous mode. Note that SMR sl set prior to setting the RE bit to 1 in order to des the reception format.
4	RE	0	R/W	Receive Enable
				If transmission is halted by clearing this bit to 0, TDRE flag in SSR is fixed 1.
				When this bit is set to 1, transmission is enabled this condition, serial transmission is started by w transmit data to TDR, and clearing the TDRE fla to 0. Note that SMR should be set prior to setting bit to 1 in order to designate the transmission for
5	TE	0	R/W	Transmit Enable
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RIE
				When this bit is set to 1, RXI and ERI interrupt reare enabled.

Rev.1.00 Jun. 07, 2006 Page 670 of 1102 REJ09B0294-0100



 When GM in SMR = 1
00: Output fixed low
01: Clock output
10: Output fixed high
11: Clock output

Note: * No SCK pins exist in SCI_5 and SCI_6.

15.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different fun normal mode and smart card interface mode.

• When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	FRE	PER	TEND	MPB	
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	

Note: * Only 0 can be written, to clear the flag.

RENESAS

Bit	Bit Name	Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR is 0
				• When data is transferred from TDR to TSR
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDR
				(When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				• When a TXI interrupt request is issued allow
				DMAC or DTC to write data to TDR

Rev.1.00 Jun. 07, 2006 Page 672 of 1102 REJ09B0294-0100



				while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				 When an RXI interrupt request is issued allo DMAC or DTC to read data from RDR
				The RDRF flag is not affected and retains its pr value when the RE bit in SCR is cleared to 0.
				Note that when the next serial reception is com while the RDRF flag is being set to 1, an overru occurs and the received data is lost.
5	ORER	0	R/(W)*	Overrun Error
				Indicates that an overrun error has occurred du reception and the reception ends abnormally.
				[Setting condition]
				• When the next serial reception is completed RDRF = 1
				In RDR, receive data prior to an overrun err occurrence is retained, but data received af overrun error occurrence is lost. When the 0 is set to 1, subsequent serial reception can performed. Note that, in clocked synchrono serial transmission also cannot continue.
				[Clearing condition]
				• When 0 is written to ORER after reading OF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous v

is transferred to RDR, however, the RDRF fla set. In addition, when the FER flag is being s the subsequent serial reception cannot be per In clocked synchronous mode, serial transmi also cannot continue.

[Clearing condition]

• When 0 is written to FER after reading FER =

(When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)

Even when the RE bit in SCR is cleared, the is not affected and retains its previous value.

Rev.1.00 Jun. 07, 2006 Page 674 of 1102 REJ09B0294-0100



				subsequent serial reception cannot be perform clocked synchronous mode, serial transmis cannot continue.
				[Clearing condition]
				When 0 is written to PER after reading PEF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
_				Even when the RE bit in SCR is cleared, th is not affected and retains its previous value
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				 When TDRE = 1 at transmission of the last transmit character
				[Clearing conditions]
				• When 0 is written to TDRE after reading TE
				When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR
1	MPB	0	R	Multiprocessor Bit
				Stores the multiprocessor bit value in the receir When the RE bit in SCR is cleared to 0 its previse retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Sets the multiprocessor bit value to be added t transmit frame.
Note:	* Only 0	can be wi	ritten, to cle	ear the flag.

	Rev.1
RENESAS	

				 When 0 is written to TDRE after reading TDF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and rec is transferred from RSR to RDR
				[Clearing conditions]
				• When 0 is written to RDRF after reading RDI
				(When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				When an RXI interrupt request is issued allow DMAC or DTC to read data from RDR
				The RDRF flag is not affected and retains its prevalue even when the RE bit in SCR is cleared to
				Note that when the next reception is completed we RDRF flag is being set to 1, an overrun error occurs the received data is lost.

Rev.1.00 Jun. 07, 2006 Page 676 of 1102 REJ09B0294-0100



				performed. Note that, in clocked synchronor serial transmission also cannot continue.
				[Clearing condition]
				• When 0 is written to ORER after reading OF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous v
4	ERS	0	R/(W)*	Error Signal Status
				[Setting condition]
				When a low error signal is sampled
				[Clearing condition]
				• When 0 is written to ERS after reading ERS

clocked synchronous mode, serial transmiss cannot continue.

[Clearing condition]

 When 0 is written to PER after reading PER is (When the CPU is used to clear this flag by w while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
 Even when the RE bit in SCR is cleared, the

is not affected and retains its previous value.

Rev.1.00 Jun. 07, 2006 Page 678 of 1102 REJ09B0294-0100



				set anning depends on the register setting a		
				When GM = 0 and BLK = 0, 2.5 etu after tra start		
				When GM = 0 and BLK = 1, 1.5 etu after tra start		
				When GM = 1 and BLK = 0, 1.0 etu after tra start		
				When $GM = 1$ and $BLK = 1$, 1.0 etu after tra start		
				[Clearing conditions]		
				When 0 is written to TEND after reading TE		
				 When a TXI interrupt request is issued allow DMAC or DTC to write the next data to TDF 		
1	MPB	0	R	Multiprocessor Bit		
				Not used in smart card interface mode.		
0	MPBT	0	R/W	Multiprocessor Bit Transfer		
				Write 0 to this bit in smart card interface mode.		
Note:	Note: * Only 0 can be written to clear the flag					

Note: * Only 0 can be written, to clear the flag.

Renesas

ΒΙτ	BIT Name	value	R/W	Description
7 to 4		All 1		Reserved
				These bits are always read as 1.
3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: Transfer with LSB-first
				1: Transfer with MSB-first
				This bit is valid only when the 8-bit data format is transmission/reception; when the 7-bit data form used, data is always transmitted/received with L
2	SINV	0	R/W	Smart Card Data Invert
				Inverts the transmit/receive data logic level. This not affect the logic level of the parity bit. To invert parity bit, invert the O/\overline{E} bit in SMR.
				0: TDR contents are transmitted as they are. Re data is stored as it is in RDR.
				1: TDR contents are inverted before being trans Receive data is stored in inverted form in RDF
1		1		Reserved
				This bit is always read as 1.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				When this bit is set to 1, smart card interface mo selected.
				0: Normal asynchronous or clocked synchronous
				1: Smart card interface mode

Rev.1.00 Jun. 07, 2006 Page 680 of 1102 REJ09B0294-0100



Asynchronous mode	0	$B = \frac{P\phi \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^{6}}{B \times 64 \times 2^{2n - 1} \times (N + 1)}$
	1	$B = \frac{P\phi \times 10^{6}}{32 \times 2^{2n-1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^{6}}{B \times 32 \times 2^{2n-1} \times (N+1)}$
Clocked synchrono	ous mode	$N = \frac{P\phi \times 10^{6}}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interfac	e mode	$N = \frac{P\phi \times 10^{6}}{S \times 2^{2n+1} \times B} - 1$	Error (%) = $\left\{ \frac{P\phi \times 10^{6}}{B \times S \times 2^{2n+1} \times (N+1)} \right\}$
[Legend]			

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \le N \le 255$)

Pφ: Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following table.

9	SMR Setting		SMR Setting					
CKS1	CKS0	n	BCP1	BCP0				
0	0	0	0	0	3			
0	1	1	0	1	6			
1	0	2	1	0	3			
1	1	3	1	1	4			

Renesas

	Operating Frequency Pφ (MHz)											
		8			9.830)4		10	10			
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	
· ·												
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212	
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155	
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77	
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155	
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77	
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155	
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77	
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38	
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19	
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11	
38400				0	7	0.00	0	7	1.73	0	9	

Table 15.4 Examples of BKK Settings for various bit Kates (Asynchronous Mode)

Rev.1.00 Jun. 07, 2006 Page 682 of 1102 REJ09B0294-0100



4800	0	79	0.00	0	90	0.16	0	95	0.00	0	103
9600	0	39	0.00	0	45	-0.93	0	47	0.00	0	51
19200	0	19	0.00	0	22	-0.93	0	23	0.00	0	25
31250	0	11	2.40	0	13	0.00	0	14	-1.70	0	15
38400	0	9	0.00	—		_	0	11	0.00	0	12

Note: In SCI_2, 5, and 6, this is an example when the ABCS bit in SEMR_2, 5, and 6 is When the ABCS bit is set to 1, the bit rate is two times.

Table 15.4 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode

					Opera	ting Free	quen	СУ Рф (М	(IHZ)		
		17.2	032		18	}		19.66	508		2
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	Ν
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64
300	2	111	0.00	2	116	0.16	2	127	0.00	2	129
600	1	223	0.00	1	233	0.16	1	255	0.00	2	64
1200	1	111	0.00	1	116	0.16	1	127	0.00	1	129
2400	0	223	0.00	0	233	0.16	0	255	0.00	1	64
4800	0	111	0.00	0	116	0.16	0	127	0.00	0	129
9600	0	55	0.00	0	58	-0.69	0	63	0.00	0	64
19200	0	27	0.00	0	28	1.02	0	31	0.00	0	32
31250	0	16	1.20	0	17	0.00	0	19	-1.70	0	19
38400	0	13	0.00	0	14	-2.34	0	15	0.00	0	15

RENESAS

Operating Frequency P₀ (MHz)

Rev.1.00 Jun. 07, 2006 Page

REJ09

2400	1	00	-0.47	I	97	-0.55	1	100	0.59	1	113
4800	0	162	0.15	0	194	0.16	0	214	-0.07	0	227
9600	0	80	-0.47	0	97	-0.35	0	106	0.39	0	113
19200	0	40	-0.76	0	48	-0.35	0	53	-0.54	0	56
31250	0	24	0.00	0	29	0	0	32	0	0	34
38400	0	19	1.73	0	23	1.73	0	26	-0.54	0	28

Note: In SCI_2, 5, and 6, this is an example when the ABCS bit in SEMR_2, 5, and 6 is 0 When the ABCS bit is set to 1, the bit rate is two times.

Table 15.5 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mod

Pφ (MHz)	Maximum Bit Rate (bit/s)	n	N	Ρφ (MHz)	Maximum Bit Rate (bit/s)	n
8	250000	0	0	17.2032	537600	0
9.8304	307200	0	0	18	562500	0
10	312500	0	0	19.6608	614400	0
12	375000	0	0	20	625000	0
12.288	384000	0	0	25	781250	0
14	437500	0	0	30	937500	0
14.7456	460800	0	0	33	1031250	0
16	500000	0	0	35	1093750	0

Rev.1.00 Jun. 07, 2006 Page 684 of 1102 REJ09B0294-0100



14.7456	3.6864	230400	33	8.2500	5156
16	4.0000	250000	35	8.7500	5468

Note: In SCI_2, this is an example when the ABCS bit in SEMR_2 is 0.

When the ABCS bit is set to 1, the bit rate is two times.



эк	1	99	I	124	I	199	I	249	2	//	2	93	2	102
10k	0	199	0	249	1	99	1	124	1	155	1	187	1	205
25k	0	79	0	99	0	159	0	199	0	249	1	74	1	82
50k	0	39	0	49	0	79	0	99	0	124	0	149	0	164
100k	0	19	0	24	0	39	0	49	0	62	0	74	0	82
250k	0	7	0	9	0	15	0	19	0	24	0	29	0	32
500k	0	3	0	4	0	7	0	9	_	_	0	14	_	_
1M	0	1			0	3	0	4	—		—	_		
2.5M			0	0* ¹			0	1	_	_	0	2	_	_
5M							0	0 * ¹	_	_	—	_	_	_

[Legend]

Space: Setting prohibited.

—: Can be set, but there will be error.

Notes: 1. Continuous transmission or reception is not possible.

2. No clocked synchronous mode exists in SCI_5 and SCI_6.

Table 15.8 Maximum Bit Rate with External Clock Input (Clocked Synchronous N

Ρφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	Ρφ (MHz)	External Input Clock (MHz)	Maximur Rate (bit
8	1.3333	1333333.3	20	3.3333	3333333
10	1.6667	1666666.7	25	4.1667	4166666
12	2.0000	2000000.0	30	5.0000	5000000
14	2.3333	2333333.3	33	5.5000	5500000
16	2.6667	2666666.7	35	5.8336	5833625
18	3.0000	300000.0			
N.L. L	Ne als also al associate	we want the second s			

Note * No clocked synchronous mode exists in SCI_5 and SCI_6.

Rev.1.00 Jun. 07, 2006 Page 686 of 1102 REJ09B0294-0100

RENESAS

		14.2848			16.00			18.00			20		
Bit Rate (bit/sec)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν		
(510000)									(/0)				
9600	0	1	0.00	0	1	12.01	0	2	15.99	0	2		

					Ор	erating Fred	luen	су Рф	(MHz)			
		25.00			30.00			33.00			35	
Bit Rate (bit/sec)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	Error (%)	n	Ν	
9600	0	3	12.49	0	3	5.01	0	4	7.59	0	4	

 Table 15.10 Maximum Bit Rate for Each Operating Frequency (Smart Card Inter-Mode, S = 372)

Ρφ (MHz)	Maximum Bit Rate (bit/s)	n	N	Pφ (MHz)	Maximum Bit Rate (bit/s)	n
7.1424	9600	0	0	18.00	24194	0
10.00	13441	0	0	20.00	26882	0
10.7136	14400	0	0	25.00	33602	0
13.00	17473	0	0	30.00	40323	0
14.2848	19200	0	0	33.00	44355	0
16.00	21505	0	0	35.00	47043	0

RENESAS

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	Undefined	R	Reserved
				These bits are always read as undefined and o modified.
3	ABCS	0	R/W	Asynchronous Mode Base clock Select (valid o asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times th rate
				1: The base clock has a frequency 8 times the rate

Rev.1.00 Jun. 07, 2006 Page 688 of 1102 REJ09B0294-0100



- rate)
- 010: 460.784 kbps of average transfer rate sp $P\phi = 10.667$ MHz is selected (operated to base clock with a frequency 8 times the rate)
- 011: 720 kbps of average transfer rate specifi 32 MHz is selected (operated using the l with a frequency 16 times the transfer ra
- 100: Setting prohibited
- 101: 115.192 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans
- 110: 460.784 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans
- 111: 720 kbps of average transfer rate specifi 16 MHz is selected (operated using the l with a frequency 8 times the transfer rate

The average transfer rate only supports opera frequencies of 10.667 MHz, 16 MHz, and 32 I



Dit Name		_		ABC3	A033	ACOZ	ACST	
Initial Value	Undefined	Undefined	Undefined	0	0	0	0	
R/W	R	R	R	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 5		Undefined	R	Reserved
				These bits are always read as undefined and a modified.
4	ABCS	0	R/W	Asynchronous Mode Base Clock Select (valid asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times the rate
				1: The base clock has a frequency 8 times the rate
3	ACS3	0	R/W	Asynchronous Mode Clock Source Select
2	ACS2	0	R/W These bits select the clock source t	These bits select the clock source for the avera
1	ACS1	0	R/W	transfer rate function in the asynchronous mod
0	ACS0	0	R/W	the average transfer rate function is enabled, the clock is automatically specified regardless of the bit value. The average transfer rate only correst 8MHz, 10.667MHz, 12MHz, 16MHz, 24MHz, a 32MHz. No other clock is available. Setting of ACS0 must be done in the asynchronous mode C/\overline{A} bit in SMR = 0) and the external clock input (the CKE bit I SCR = 1). The setting examples figures 15.3 and 15.4.
				(Each number in the four-digit number below corresponds to the value in the bits ACS3 to A left to right respectively.)

Rev.1.00 Jun. 07, 2006 Page 690 of 1102 REJ09B0294-0100

RENESAS

average transfer rate specific to $P\phi = 8N$ selected (operated using the base clock frequency 8 times the transfer rate)

0100: TMR clock input

This setting allows the TMR compare moutput to be used as the base clock. The below shows the correspondence betwee SCI channels and the compare match of

SCI Channel	TMR Unit	Compare M Output
SCI_5	Unit 2	TMO4, TMC
SCI_6	Unit 3	TMO6, TMC

- 0101: 115.196 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans
- 0110: 460.784 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans
- 0111: 720 kbps of average transfer rate specifi 16 MHz is selected (operated using the with a frequency 8 times the transfer rat



- 1011: 921.053 kbps of average transfer rate spe $P\phi = 24$ or MHz or 460.526 kbps of average transfer rate specific to $P\phi = 12$ MHz is se (operated using the base clock with a free times the transfer rate)
- 1100: 720 kbps of average transfer rate specific 32 MHz is selected (operated using the b with a frequency 16 times the transfer rat
- 1101: Reserved (setting prohibited)
- 111x: Reserved (setting prohibited)

Rev.1.00 Jun. 07, 2006 Page 692 of 1102 REJ09B0294-0100






Figure 15.3 Examples of Base Clock when Average Transfer Rate Is Selecte

Rev.1.00 Jun. 07, 2006 Page REJ09

RENESAS






Figure 15.3 Examples of Base Clock when Average Transfer Rate Is Selected

Rev.1.00 Jun. 07, 2006 Page 694 of 1102 REJ09B0294-0100

RENESAS








Figure 15.4 Example of Average Transfer Rate Setting when TMR Clock Is In

Rev.1.00 Jun. 07, 2006 Page 696 of 1102 REJ09B0294-0100

RENESAS

ΒΙτ	Bit Name	value	R/W	Description
7	IrE	0	R/W	IrDA Enable
				Sets the SCI_5 I/O to normal SCI or IrDA.
				0: TxD5/IrTxD and RxD5/IrRxD pins operate a TxD5 and RxD5.
				1: TxD5/IrTxD and RxD5/IrRxD pins are oper IrTxD and IrRxD.
6	IrCK2	0	R/W	IrDA Clock Select 2 to 0
5	IrCK1	0	R/W	Sets the pulse width of high state at encoding
4	IrCK0	0	R/W	output pulse when the IrDA function is enable
				000: Pulse-width = $B \times 3/16$ (Bit rate $\times 3/16$)
				001: Pulse-width = $P\phi/2$
				010: Pulse-width = $P\phi/4$
				011: Pulse-width = P
				100: Pulse-width = $P\phi/16$
				101: Pulse-width = $P\phi/32$
				110: Pulse-width = P
				111: Pulse-width = P
3	IrTxINV	0	R/W	IrTx Data Invert
				This bit specifies the inversion of the logic lev output. When inversion is done, the pulse wid state specified by the bits 6 to 4 becomes the width in low state.
				0: Outputs the transmission data as it is as Ir
				1: Outputs the inverted transmission data as output

15.4 Operation in Asynchronous Mode

Figure 15.5 shows the general format for asynchronous serial communication. One frame of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark s (high level). The SCI monitors the communication line, and when it goes to the space stat level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter receiver are independent units, enabling full-duplex communication. Both the transmitter receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.




Figure 15.5 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev.1.00 Jun. 07, 2006 Page 698 of 1102 REJ09B0294-0100



0	0	0	0	S 8-bit data STOP
0	0	0	1	S 8-bit data STOP ST
0	1	0	0	S 8-bit data P ST
0	1	0	1	S 8-bit data P ST
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP ST
0	-	1	0	S 8-bit data MPB ST
0	_	1	1	S 8-bit data MPB ST
1	-	1	0	S 7-bit data MPB STOP
1	_	1	1	S 7-bit data MPB STOP ST

[Legend]

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

RENESAS

- in riccoption margin
- N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)
 - D: Duty cycle of clock (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100 \quad [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 15.6 Receive Data Sampling Timing in Asynchronous Mode

Note: * This is an example when the ABCS bit in SEMR_2, 5, and 6 is 0. When the A is 1, a frequency of 8 times the bit rate is used as a base clock and receive data sampled at the rising edge of the 4th pulse of the base clock.

Rev.1.00 Jun. 07, 2006 Page 700 of 1102 REJ09B0294-0100 When the SCI is operated on an internal clock, the clock can be output from the SCK pin frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 15.7.





Figure 15.7 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)






- Set the bit in ICR for the corresponding pin when receiving data or using an external clock.
- [2] Set the clock selection in SCR. Be sure to clear bits RIE, TIE, TEIE, and MPIE, and bits TE and RE, to 0.

When the clock output is selected in asynchronous mode, the clock is output immediately after SCR settings are made.

- [3] Set the data transfer format in SMR and SCMR.
- [4] Write a value corresponding to the bit rate to BRR. This step is not necessary if an external clock is used.
- [5] Wait at least one bit interval, then set the TE bit or RE bit in SCR to 1. Also set the RIE, TIE, TEIE, and MPIE bits. Setting the TE and RE bits enables the TxD and RxD pins to be used.

Figure 15.8 Sample SCI Initialization Flowchart



- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity b multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the sto sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a ' interrupt request is generated.

Figure 15.10 shows a sample flowchart for transmission in asynchronous mode.





Figure 15.9 Example of Operation for Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)



read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and clear the TDRE flag to 0. However, the TDRE flag is checked and cleared automatically when the DMAC or DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR.

[4] Break output at the end of serial transmission: To output a break in serial transmission, set DDR for the port corresponding to the TxD pin to 1, clear DR to 0, then clear the TE bit in SCR to 0.

Figure 15.10 Example of Serial Transmission Flowchart

Rev.1.00 Jun. 07, 2006 Page 704 of 1102 REJ09B0294-0100

- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transfer RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is genera
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interventer request is generated.
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt rec generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 15.11 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

RENESAS

1	1	1	1	Lost	Overrun error + framing parity error
0	0	1	1	Transferred to RDR	Framing error + parity e
1	1	0	1	Lost	Overrun error + parity e
1	1	1	0	Lost	Overrun error + framing
0	0	0	1	Transferred to RDR	Parity error
0	0	1	0	Transferred to RDR	Framing error

Note: * The RDRF flag retains the state it had before data reception.

Rev.1.00 Jun. 07, 2006 Page 706 of 1102 REJ09B0294-0100






Figure 15.12 Sample Serial Reception Flowchart (1)

the RxD pin.

- [4] SCI state check and receive data read: Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag and RDR, and clear the RDRF flag to 0. However, the RDRF flag is cleared automatically when the DMAC or DTC is initiated by an RXI interrupt and reads data from RDR.







Figure 15.12 Sample Serial Reception Flowchart (2)



15.13 shows an example of inter-processor communication using the multiprocessor for transmitting station first sends data which includes the ID code of the receiving station a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor b to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own 1 station whose ID matches then receives the data sent next. Stations whose ID does not n continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If t in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.




ID transmission cycle = Data transmission cycle = receiving station specification receiving station specified by ID [Legend] MPB: Multiprocessor bit

Figure 15.13 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev.1.00 Jun. 07, 2006 Page 710 of 1102 REJ09B0294-0100





- and transmission is enabled.
- [2] SCI status check and transmit data write: Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. Set the MPBT bit in SSR to 0 or 1. Finally, clear the TDRE flag to 0.
- [3] Serial transmission continuation procedure: To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. However, the TDRE flag is checked and cleared automatically when the DMAC or DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR.
- [4] Break output at the end of serial transmission: To output a break in serial transmission, set DDR for the port to 1, clear DR to 0, and then clear the TE bit in SCR to 0.

Figure 15.14 Sample Multiprocessor Serial Transmission Flowchart

RENESAS




Figure 15.15 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev.1.00 Jun. 07, 2006 Page 712 of 1102 REJ09B0294-0100




Figure 15.16 Sample Multiprocessor Serial Reception Flowchart (1)

Rev.




Figure 15.16 Sample Multiprocessor Serial Reception Flowchart (2)

Rev.1.00 Jun. 07, 2006 Page 714 of 1102 REJ09B0294-0100



transmission or the previous receive data can be read during reception, enabling continu transfer.




Figure 15.17 Data Format in Clocked Synchronous Communication (LSB-F

15.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of t and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronizat is output from the SCK pin. Eight synchronization clock pulses are output in the transfe character, and when no transfer is performed the clock is fixed high. Note that in the cas reception only, the synchronization clock is output until an overrun error occurs or until is cleared to 0. (Setting is prohibited in SCI_5 and SCI_6.)







Figure 15.18 Sample SCI Initialization Flowchart






- 8-bit data is sent from the TxD pin synchronized with the output clock when clock o mode has been specified and synchronized with the input clock when use of an exter has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.
- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to T serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retain output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrise generated. The SCK pin is fixed high.

Figure 15.20 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) Make sure to clear the receive error flags to 0 before starting transmission. Note that cle RE bit to 0 does not clear the receive error flags.





Figure 15.19 Example of Operation for Transmission in Clocked Synchronous





Rev.1.00 Jun. 07, 2006 Page 718 of 1102 REJ09B0294-0100

- 3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt receive data transferred. Because the RXI interrupt processing routine reads the receive data transferred RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 15.21 Example of Operation for Reception in Clocked Synchronous M

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.22 shows a sample for serial data reception.







Figure 15.22 Sample Serial Reception Flowchart

15.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchron Mode) (SCI_0, 1, 2, and 4 only)

Figure 15.23 shows a sample flowchart for simultaneous serial transmit and receive opera After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit a receive mode, after checking that the SCI has finished transmission and the TDRE and TI flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits t a single instruction. To switch from receive mode to simultaneous transmit and receive m after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneous both the TE and RE bits to 1 with a single instruction.

Rev.1.00 Jun. 07, 2006 Page 720 of 1102 REJ09B0294-0100



ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed the ORER flag is set to 1.

- [4] SCI state check and receive data read: Read SSR and check that the RDRF flag is set to 1, then read th receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure: To continue serial transmission/ reception, before the MSB (bit 7) of the current frame is received, finis reading the RDRF flag, reading RDR, and clearing the RDRF flag 0. Also, before the MSB (bit 7) of the current frame is transmitted. read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0. However, the TDRE flag is checke and cleared automatically when th DMAC or DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR. Similarly, the RDRF flag is cleared automatically when the DMAC or DTC is initiated by a receive data full interrupt (RXI) and reads data from RDR.

Figure 15.23 Sample Flowchart of Simultaneous Serial Transmission and Rec

Renesas

and TE bits to 1 with the smart card not connected enables closed transmission/reception self diagnosis. To supply the smart card with the clock pulses generated by the SCI, input pin output to the CLK pin of the smart card. A reset signal can be supplied via the output this LSI. (In SCI_5 and SCI-6, the clock generated in SCI cannot be provided to smart card





Figure 15.24 Pin Connection for Smart Card Interface

Rev.1.00 Jun. 07, 2006 Page 722 of 1102 REJ09B0294-0100



after at least 2 etu.





For communication with the smart cards of the direct convention and inverse convention follow the procedure below.




Figure 15.26 Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respec and data is transferred with MSB-first as the start character, as shown in figure 15.27. The data in the start character in the figure is H'3F. When using the inverse convention type, we both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even pa which is prescribed by the smart card standard, and corresponds to state Z. Since the SNI this LSI only inverts data bits D7 to D0, write 1 to the O/\overline{E} bit in SMR to invert the parity both transmission and reception.

15.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following

- Even if a parity error is detected during reception, no error signal is output. Since the in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag is set 11 after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in nor smart card interface mode, the flag is always read as 0 because no error signal is trans

Rev.1.00 Jun. 07, 2006 Page 724 of 1102 REJ09B0294-0100



$$M = | (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) | \times 100\%$$

[Legena]

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)

D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception mat determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$




Figure 15.28 Receive Data Sampling Timing in Smart Card Interface Mo (When Clock Frequency is 372 Times the Bit Rate)



- Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR correspondence the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI placing the pins into high impedance state.
- 6. Set the value corresponding to the bit rate in BRR.
- Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPI TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-b interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self d

To switch from reception to transmission, first verify that reception has completed, then i the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Re completion can be verified by reading the RDRF, PER, or ORER flag. To switch from transmission to reception, first verify that transmission has completed, then initialize the the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission completion can be verified by reading the TEND flag.

Rev.1.00 Jun. 07, 2006 Page 726 of 1102 REJ09B0294-0100



- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to
- 4. In this case, one frame of data is determined to have been transmitted including re-tr the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 15.31 shows a sample flowchart for transmission. All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus gener. TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is species source of DTC or DMAC activation beforehand. The TDRE and TEND flags are autom cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the SCI automatic transmits the same data. During re-transmission, TEND remains as 0, thus not activating or DMAC. Therefore, the SCI and DTC or DMAC automatically transmit the specified bytes, including re-transmission in the case of error occurrence. However, the ERS flag automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable th DMAC prior to making SCI settings. For DTC or DMAC settings, see section 8, Data T Controller (DTC) and section 7, DMA Controller (DMAC).



Figure 15.29 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SN Figure 15.30 shows the TEND flag set timing.




Figure 15.30 TEND Flag Set Timing during Transmission

Rev.1.00 Jun. 07, 2006 Page 728 of 1102 REJ09B0294-0100






Figure 15.31 Sample Transmission Flowchart



4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 15.33 shows a sample flowchart for reception. All the processing steps are automa performed using an RXI interrupt request to activate the DTC or DMAC. In reception, se RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t interrupt request is specified as a source of DTC or DMAC activation beforehand. The RI is automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs dur reception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt (request is generated and the error flag must be cleared. If an error occurs, the DTC or DMAC is transferred. Even if a parity error occurs and the PER bit is set to reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 15.4, Operation in Asynchrono





Figure 15.32 Data Re-Transfer Operation in SCI Reception Mode






Figure 15.33 Sample Reception Flowchart

15.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in S to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 15.34 shows an example of clock output fixing timing when the CKE0 bit is conwith GM = 1 and CKE1 = 0.




Figure 15.34 Clock Output Fixing Timing



- Set the CKEO bit in SCK to 1 to start clock output.
- At mode switching
 - At transition from smart card interface mode to software standby mode
 - Set the data register (DR) and data direction register (DDR) corresponding to t pin to the values for the output fixed state in software standby mode. (SCI_0, 1 4 only)
 - 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultan set the CKE1 bit to the value for the output fixed state in software standby models.
 - 3. Write 0 to the CKE0 bit in SCR to stop the clock.
 - 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fixed specified level with the duty cycle retained.
 - 5. Make the transition to software standby mode.
 - At transition from smart card interface mode to software standby mode
 - 1. Clear software standby mode.
 - 2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.





Figure 15.35 Clock Stop and Restart Procedure



rate, the transfer rate must be modified through programming.

Figure 15.36 is the IrDA block diagram.





Figure 15.36 IrDA Block Diagram



range greater than 1.41 μ s.







Figure 15.37 IrDA Transmission and Reception

(2) Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when is detected during one bit period. Note that a pulse shorter than the minimum pulse width μ s is also regarded as a 0 signal.



7.3728	100	100	100	100	100	10
8	100	100	100	100	100	10
9.8304	100	100	100	100	100	10
10	100	100	100	100	100	10
12	101	101	101	101	101	10
12.288	101	101	101	101	101	10
14	101	101	101	101	101	10
14.7456	101	101	101	101	101	10
16	101	101	101	101	101	10
17.2032	101	101	101	101	101	10
18	101	101	101	101	101	10
19.6608	101	101	101	101	101	10
20	101	101	101	101	101	10
25	110	110	110	110	110	11
30	110	110	110	110	110	11
33	110	110	110	110	110	11
35	110	110	110	110	110	11

by the DTC or DMAC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt activate the DTC or DMAC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DTC or DMAC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneous the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processing later.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, and the group of SCI_5 and SCI_6.

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, or PER	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Table 15.14 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Rev.1.00 Jun. 07, 2006 Page 736 of 1102 REJ09B0294-0100



Table 15.16 shows the interrupt sources in smart card interface mode. A transmit end (T interrupt request cannot be used in this mode.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, a the group of SCI_5 and SCI_6.

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Table 15.16 SCI Interrupt Sources (SCI_0, 1, 2, and 4)

Table 15.17 SCI Interrupt Sources (SCI_5 and SCI_6)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
RXI	Receive data full	RDRF	Not possible	Possible
TXI	Transmit data empty	TDRE	Not possible	Possible
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible

RENESAS

error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable the DMAC prior to making SCI settings. For DTC or DMAC settings, see section 8, Data Tra Controller (DTC) and section 7, DMA Controller (DMAC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1 activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t request is specified as a source of DTC or DMAC activation beforehand. The RDRF flag automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the F flag is not set but the error flag is set. Therefore, the DTC or DMAC is not activated and interrupt request is issued to the CPU instead; the error flag must be cleared.

Rev.1.00 Jun. 07, 2006 Page 738 of 1102 REJ09B0294-0100



When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is seperation approach that, since the SCI continues the receive operation even receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

15.10.3 Mark State and Break Detection

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output level are determined by DR and DDR. This can be used to set the TxD pin to mark state level) or send a break during serial data transmission. To maintain the communication listate (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is c at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To ser during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0 TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission TxD pin becomes an I/O port, and 0 is output from the TxD pin.

15.10.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE cleared to 0.



15.10.0 Restrictions on Using DTC of DWAC

- When the external clock source is used as a synchronization clock, update TDR by the or DTC and wait for at least five Pφ clock cycles before allowing the transmit clock to input. If the transmit clock is input within four clock cycles after TDR modification, t may malfunction (see figure 15.38).
- When using the DMAC or DTC to read RDR, be sure to set the receive end interrupt the DTC or DMAC activation source.




Figure 15.38 Sample Transmission using DTC in Clocked Synchronous Mo

• The DTC is not activated by the RXI or TXI request by SCI_5 or SCI6.

Rev.1.00 Jun. 07, 2006 Page 740 of 1102 REJ09B0294-0100



Figure 15.39 shows a sample flowchart for transition to software standby mode during transmission. Figures 15.40 and 15.41 show the port pin states during transition to softw standby mode.

Before specifying the module stop state or making a transition to software standby mode transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission DTC.

Reception: Before specifying the module stop state or making a transition to software s mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of the power-down state, s bit to 1, and then start reception. To receive data in a different reception mode, initialize first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 15.42 shows a sample flowchart for mode transition during reception.






Figure 15.39 Sample Flowchart for Software Standby Mode Transition duri Transmission




Figure 15.40 Port Pin States during Software Standby Mode Transition (Internal Clock, Asynchronous Transmission)




Figure 15.41 Port Pin States during Software Standby Mode Transition (Internal Clock, Clocked Synchronous Transmission) (Setting is Prohibited in SCI_5 and SCI_6)




Figure 15.42 Sample Flowchart for Software Standby Mode Transition during F

RENESAS

- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 15.43 shows a block diagram of the CRC operation circuit.




Figure 15.43 Block Diagram of CRC Operation Circuit

Rev.1.00 Jun. 07, 2006 Page 744 of 1102 REJ09B0294-0100




generating polynomial.

Bit	7	6	5	4	3	2	1	
Bit Name	DORCLR	—	—	_	_	LMS	G1	
Initial Value	0	0	0	0	0	0	0	
R/W	W	R	R	R	R	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
7	DORCLR	0	W	CRCDOR Clear
				Setting this bit to 1 clears CRCDOR to H'0000
6 to 3	_	All 0	R	Reserved
				The initial value should not be changed.
2	LMS	0	R/W	CRC Operation Switch
				Selects CRC code generation for LSB-first or communication.
				0: Performs CRC operation for LSB-first communication. The lower byte (bits 7 to 0 transmitted when CRCDOR contents (CRC are divided into two bytes to be transmitted parts.
				1: Performs CRC operation for MSB-first communication. The upper byte (bits 15 to transmitted when CRCDOR contents (CRC are divided into two bytes to be transmitted parts.

RENESAS

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are The result is obtained in CRCDOR.



(3) CRC Data Output Register (CRCDOR)

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the C operation result is additionally written to the bytes to which CRC operation is to be perfo CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and C CRCCR (G1 and G0 bits) are set to 0 and 1, respectively, the lower byte of this register c the result.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit	7	6	5	4	3	2	1	
Bit Bit Name	7	6	5	4	3	2	1	
	7	6 0	5	4	3 0	2 0	1 0	

Rev.1.00 Jun. 07, 2006 Page 746 of 1102 REJ09B0294-0100

RENESAS




Figure 15.44 LSB-First Data Transmission




Figure 15.45 MSB-First Data Transmission

RENESAS




Figure 15.46 LSB-First Data Reception

Rev.1.00 Jun. 07, 2006 Page 748 of 1102 REJ09B0294-0100






Figure 15.47 MSB-First Data Reception






Figure 15.48 LSB-First and MSB-First Transmit Data

Rev.1.00 Jun. 07, 2006 Page 750 of 1102 REJ09B0294-0100



- Transfer speed: Supports full-speed (12 Mbps)
- Endpoint configuration:

Endpoint Name	Abbreviation	Transfer Type	Maximum Packet Size	FIFO Buffer Capacity (Byte)	DMA Tı
Endpoint 0	EP0s	Setup	8	8	_
	EP0i	Control-in	8	8	_
	EP0o	Control-out	8	8	_
Endpoint 1	EP1	Bulk-out	64	128	Possible
Endpoint 2	EP2	Bulk-in	64	128	Possible
Endpoint 3	EP3	Interrupt-in	8	8	_

Configuration1-Interface0-AlternateSetting0 EndPoint1 EndPoint2 EndPoint3

- Interrupt requests: Generates various interrupt signals necessary for USB transmission/reception
- Power mode: Self power mode or bus power mode can be selected by the power mode (PWMD) in the control register (CTLR).





Figure 16.1 Block Diagram of USB

16.2 Input/Output Pins

Table 16.1 shows the USB pin configuration.

Table 16.1Pin Configuration

Pin Name	I/O	Function
VBUS	Input	USB cable connection monitor pin
USD+	I/O	USB data I/O pin
USD-	I/O	USB data I/O pin
DrVcc	Input	Power supply pin for USB on-chip transceiver
DrVss	Input	Ground pin for USB on-chip transceiver

Rev.1.00 Jun. 07, 2006 Page 752 of 1102 REJ09B0294-0100



- Interrupt select register 2 (ISR2)
- Interrupt enable register 0 (IER0)
- Interrupt enable register 1 (IER1)
- Interrupt enable register 2 (IER2)
- EP0i data register (EPDR0i)
- EP0o data register (EPDR0o)
- EP0s data register (EPDR0s)
- EP1 data register (EPDR1)
- EP2 data register (EPDR2)
- EP3 data register (EPDR3)
- EP0o receive data size register (EPSZ0o)
- EP1 receive data size register (EPSZ1)
- Trigger register (TRG)
- Data status register (DASTS)
- FIFO clear register (FCLR)
- DMA transfer setting register (DMA)
- Endpoint stall register (EPSTL)
- Configuration value register (CVR)
- Control register (CTLR)
- Endpoint information register (EPIR)
- Transceiver test register 0 (TRNTREG0)
- Transceiver test register 1 (TRNTREG1)



Initial Value	0	0	0	1	0	0	0
R/W	R/W	R	R/W	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	BRST	0	R/W	Bus Reset
				This bit is set to 1 when a bus reset signal is det the USB bus.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
6	EP1FULL	0	R	EP1 FIFO Full
				This bit is set when endpoint 1 receives one pac data successfully from the host, and holds a val as long as there is valid data in the FIFO buffer.
				This is a status bit, and cannot be cleared.
5	EP2TR	0	R/W	EP2 Transfer Request
				This bit is set if there is no valid transmit data in buffer when an IN token for endpoint 2 is receive the host. A NACK handshake is returned to the data is written to the FIFO buffer and packet transmission is enabled.
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 754 of 1102 REJ09B0294-0100



				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
2	EP0oTS	0	R/W	EP0o Receive Complete
				This bit is set to 1 when endpoint 0 receives date the host successfully, stores the data in the FIF and returns an ACK handshake to the host.
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
1	EP0iTR	0	R/W	EP0i Transfer Request
				This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 0 is from the host. A NACK handshake is returned host until data is written to the FIFO buffer and transmission is enabled.
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
0	EP0iTS	0	R/W	EP0i Transmit Complete
				This bit is set when data is transmitted to the h endpoint 0 and an ACK handshake is returned
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
6	_	0	R	These bits are always read as 0. The write valu
5	_	0	R	should always be 0.
4	_	0	R	
3	VBUS MN	0	R	This is a status bit which monitors the state of VBUS pin.
				This bit reflects the state of the VBUS pin and generates no interrupt request. This bit is alwa when the PULLUP_E bit in DMA is 0.
2	EP3 TR	0	R/W	EP3 Transfer Request
				This bit is set if there is no valid transmit data in FIFO buffer when an IN token for endpoint 3 is received from the host. A NACK handshake is to the host until data is written to the FIFO buff packet transmission is enabled.
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)
1	EP3 TS	0	R/W	EP3 Transmit Complete
				This bit is set when data is transmitted to the h endpoint 3 and an ACK handshake is returned
				(When the CPU is used to clear this flag by wri while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 756 of 1102 REJ09B0294-0100

RENESAS

16.3.3 Interrupt Flag Register 2 (IFR2)

IFR2, together with interrupt flag registers 0 and 1 (IFR0 and IFR1), indicates interrupt information required by the application. When an interrupt source is generated, the correbit is set to 1. And then this bit, in combination with interrupt enable register 2 (IER2), g an interrupt request to the CPU. To clear, write 0 to the bit to be cleared and 1 to the other the other the correspondence of the correspondence

Bit	7	6	5	4	3	2	1	
Bit Name		—	SURSS	SURSF	CFDN	_	SETC	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R/W	R/W	R	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va should always be 0.
5	SURSS	0	R	Suspend/Resume Status
				This is a status bit that describes bus state.
				0: Normal state
				1: Suspended state
_				This bit is a status bit and generates no interr request.

RENESAS

				information register to the EPIR register ends end). This module starts the USB operation af endpoint information is completely set.
				(When the CPU is used to clear this flag by wr while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)
2	_	0	R	Reserved
				This bit is always read as 0. The write value sh always be 0.
				(When the CPU is used to clear this flag by wr while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)
1	SETC	0	R/W	Set_Configuration Command Detection
				When the Set_Configuration command is dete bit is set to 1.
				(When the CPU is used to clear this flag by wr while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)
0	SETI	0	R/W	Set_Interface Command Detection
				When the Set_Interface command is detected, is set to 1.
				(When the CPU is used to clear this flag by wr while the corresponding interrupt is enabled, b read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 758 of 1102 REJ09B0294-0100



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Description				
7	BRST	0	R/W	Bus Reset				
6	EP1 FULL	0	R/W	EP1 FIFO Fu	ıll			
5	EP2 TR	0	R/W	EP2 Transfer Request				
4	EP2 EMPTY	0	R/W	EP2 FIFO Er	npty			
3	SETUP TS	0	R/W	Setup Comm	and Receiv	e Complete	e	
2	EP0o TS	0	R/W	EP0o Receiv	e Complete)		
1	EP0i TR	0	R/W	EP0i Transfe	r Request			
0	EP0i TS	0	R/W	EP0i Transm	ission Com	plete		

R/W	R	R	R	R	R	R/W	R/W		
Bit	Bit Name	Initial Value	R/W	Descriptio	'n				
7	_	0	R	Reserved					
6	_	0	R	These bits are always read as 0. The write va					
5	_	0	R	should alwa	ays be 0.				
4	_	0	R						
3		0	R						
2	EP3 TR	1	R/W	EP3 Trans	fer Reques	st			
1	EP3 TS	1	R/W	EP3 Trans	mission Co	omplete			
0	VBUSF	1	R/W	USB Bus C	Connect				

Rev.1.00 Jun. 07, 2006 Page 760 of 1102 REJ09B0294-0100



R/W	R	R	R	R/W	R/W	R	R/W		
Bit	Bit Name	Initial Value	R/W	Descriptio	n				
7	_	0	R	Reserved					
6	—	0	R	These bits are always read as 0. The write					
5	—	0	R	should always be 0.					
4	SURSE	1	R/W	Suspend/F	Resume Det	ection			
3	CFDN	1	R/W	End Point	Information	Load End			
2	_	1	R	Reserved					
				This bit is a always be		as 1. The	write value s		
1	SETCE	1	R/W	Set_Config	guration Cor	mmand De	etection		
0	SETIE	1	R/W	Set_Interfa	ice Comma	nd Detecti	on		

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description			
7	BRST	0	R/W	Bus Reset			
6	EP1 FULL	0	R/W	EP1 FIFO Fu	III		
5	EP2 TR	0	R/W	EP2 Transfer	Request	t	
4	EP2 EMPTY	0	R/W	EP2 FIFO En	npty		
3	SETUP TS	0	R/W	Setup Comm	and Rec	eive Comp	lete
2	EP0o TS	0	R/W	EP0o Receiv	e Comple	ete	
1	EP0i TR	0	R/W	EP0i Transfe	r Reques	st	
0	EP0i TS	0	R/W	EP0i Transm	ission Co	omplete	

Rev.1.00 Jun. 07, 2006 Page 762 of 1102 REJ09B0294-0100



R/W	R	R	R	R	R	R/W	R/W			
Bit	Bit Name	Initial Value	R/W	Descriptio	'n					
7	—	0	R	Reserved						
6	_	0	R	These bits are always read as 0. The write should always be 0.						
5	_	0	R							
4	_	0	R							
3	—	0	R							
2	EP3 TR	0	R/W	EP3 Trans	fer Reques	st				
1	EP3 TS	0	R/W	EP3 Trans	mission Co	omplete				
0	VBUSF	0	R/W	USB Bus C	Connect					

16.3.9 Interrupt Enable Register 2 (IER2)

IER2 enables the interrupt requests of interrupt flag register 2 (IFR2). When an interrupt to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent t CPU. The interrupt vector number is determined by the contents of interrupt select regis (ISR2).

Bit	7	6	5	4	3	2	1	
Bit Name	SSRSME	—	_	SURSE	CFDN	—	SETCE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R	R	R/W	R/W	R	R/W	

Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09

				Suspend and Resume Operations.
3	CFDN	0	R/W	End Point Information Load End
2		0	R	Reserved
				This bit is always read as 0. The write value sh always be 0.
1	SETCE	0	R/W	Set_Configuration Command Detection
0	SETIE	0	R/W	Set_Interface Command Detection

16.3.10 EP0i Data Register (EPDR0i)

EPDR0i is an 8-byte transmit FIFO buffer for endpoint 0. EPDR0i holds one packet of tr data for control-in. Transmit data is fixed by writing one packet of data and setting EP0iF the trigger register. When an ACK handshake is returned from the host after the data has transmitted, EP0iTS in interrupt flag register 0 is set. This FIFO buffer can be initialized of EP0iCLR in the FCLR register.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Ur						
R/W	W	W	W	W	W	W	W	

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined W		Data register for control-in transfer

Rev.1.00 Jun. 07, 2006 Page 764 of 1102	
REJ09B0294-0100	RENESAS

	7 to 0	D7 to D0	All 0	R	Data register for control-out transfer			sfer
_	Bit	Bit Name	Initial Value	R/W	Descriptio	n		
	R/W	R	R	R	R	R	R	R
	Initial Valu	ie 0	0	0	0	0	0	0

16.3.12 EP0s Data Register (EPDR0s)

EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup commands setup command to be processed by the application is received. When command data is r successfully, the SETUPTS bit in interrupt flag register 0 is set.

As a latest setup command must be received in high priority, if data is left in this buffer, overwritten with new data. If reception of the next command is started while the current is being read, command reception has priority, the read by the application is forcibly sto the read data is invalid.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
Bit E	Bit Name	Initial Value	R/W	Descriptior	ı			

DIL	bit name	value	Fi/ W	Description
7 to 0	D7 to D0	All 0	R	Data register for storing the setup command a control-out transfer

RENESAS

Bit		·	·		·			
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
		Initial						
Bit I	Bit Name	Value	R/W	Descripti	on			
7 to 0 [D7 to D0	All 0	R	Data regis	ster for end	point 1 trar	nsfer	

16.3.14 EP2 Data Register (EPDR2)

EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer conf and has a capacity of twice the maximum packet size. When transmit data is written to th buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, and dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transfer DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Ur
R/W	W	W	W	W	W	W	W	
Bit I	Bit Name	Initial Value	R/W	Descripti	on			
7 to 0 [D7 to D0	Undefine	ed W	-	ster for end	point 2 trar	nsfer	

Rev.1.00 Jun. 07, 2006 Page 766 of 1102	_
REJ09B0294-0100	Renesas

Initial Va	lue Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	ι
R/W	W	W	W	W	W	W	W	
		Initial						
Bit	Bit Name	Value	R/W	Descripti	on			
7 to 0	D7 to D0	Undefine	ed W	Data regis	ster for end	point 3 trar	nsfer	

16.3.16 EP0o Receive Data Size Register (EPSZ0o)

EPSZ00 indicates the number of bytes received at endpoint 0 from the host.

Bit	7	6	5	4	3	2	1	
Bit Name	—	—	—	—	—	—	—	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
		Initial						

Bit	Bit Name	Value	R/W	Description
7 to 0	_	All 0	R	Number of receive data for endpoint 0

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	—	All 0	R	Number of received bytes for endpoint 1

16.3.18 Trigger Register (TRG)

TRG generates one-shot triggers to control the transfer sequence for each endpoint.

Bit	7	6	5	4	3	2	1	
Bit Name	—	EP3 PKTE	EP1 RDFN	EP2 PKTE	_	EP0s RDFN	EP0o RDFN	EP
Initial Value	Undefined	Ur						
R/W	_	W	W	W	_	W	W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	Undefined	_	Reserved
				The write value should always be 0.
6	EP3 PKTE	Undefined	W	EP3 Packet Enable
				After one packet of data has been written to t endpoint 3 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.

Rev.1.00 Jun. 07, 2006 Page 768 of 1102	_
REJ09B0294-0100	



				fixed by writing 1 to this bit.
3	—	Undefined	—	Reserved
				The write value should always be 0.
2	EP0s RDFN	Undefined	W	EP0s Read Complete
				Write 1 to this bit after data for the EP0s con FIFO has been read. Writing 1 to this bit ena transfer of data in the following data stage. A handshake is returned in response to transfe requests from the host in the data stage unti- written to this bit.
1	EP0o RDFN	Undefined	W	EP0o Read Complete
				Writing 1 to this bit after one packet of data I read from the endpoint 0 transmit FIFO buffer initializes the FIFO buffer, enabling the next be received.
0	EP0i PKTE	Undefined	W	EP0i Packet Enable
				After one packet of data has been written to endpoint 0 transmit FIFO buffer, the transmit fixed by writing 1 to this bit.
-				

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
7		0	R	Reserved
6	_	0	R	These bits are always read as 0. The write va should always be 0.
5	EP3 DE	0	R	EP3 Data Present
				This bit is set when the endpoint 3 FIFO buffe contains valid data.
4	EP2 DE	0	R	EP2 Data Present
				This bit is set when the endpoint 2 FIFO buffe contains valid data.
3		0	R	Reserved
2	—	0	R	These bits are always read as 0.
1		0	R	
0	EP0i DE	0	R	EP0i Data Present
				This bit is set when the endpoint 0 FIFO buffe contains valid data.

Rev.1.00 Jun. 07, 2006 Page 770 of 1102 REJ09B0294-0100



Bit	Bit Name	Initial Value	R/W	Description
7		Undefined		Reserved
				The write value should always be 0.
6	EP3 CLR	Undefined	W	EP3 Clear
				Writing 1 to this bit initializes the endpoint 3 FIFO buffer.
5	EP1 CLR	Undefined	W	EP1 Clear
				Writing 1 to this bit initializes both sides of th endpoint 1 receive FIFO buffer.
4	EP2 CLR	Undefined	W	EP2 Clear
				Writing 1 to this bit initializes both sides of th endpoint 2 transmit FIFO buffer.
3	_	Undefined	_	Reserved
2	—			The write value should always be 0.
1	EP0o CLR	Undefined	W	EP0o Clear
				Writing 1 to this bit initializes the endpoint 0 FIFO buffer.
0	EP0i CLR	Undefined	W	EP0i Clear
				Writing 1 to this bit initializes the endpoint 0 FIFO buffer.

R/W	R	R	R	R	R	R/W	R/W		
Bit	Bit Name	Initial Value	R/W	Description					
7	_	0	R	Reserved					
6	_	0	R	These bits are always read as 0. The write					
5		0	R	should always be 0.					
4	_	0	R						
3	_	0	R						
2	PULLUP_E	0	R/W	PULLUP En	able				
				This pin perf with using P	•				
				0: D+ is not	oulled up.				
				1: D+ is pulle	ed up.				

Rev.1.00 Jun. 07, 2006 Page 772 of 1102 REJ09B0294-0100



(USBINTN1) is asserted again. However, if the data packet to be transmitted is less that bytes, the EP2 packet enable bit is not set automatically, and so should be set by the C DMA transfer end interrupt.

As EP2-related interrupt requests to the CPI automatically masked, interrupt requests sho masked as necessary in the interrupt enable

- Operating procedure
- 1. Write of 1 to the EP2 DMAE bit in DMAF
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- 5. DMA transfer
- 6. DMA transfer end interrupt generated
- See section 16.8.3, DMA Transfer for Endpo



automatically masked.

- Operating procedure:
- 1. Write of 1 to the EP1 DMAE bit in DMA
- 2. Set the DMAC to activate through USBIN
- 3. Transfer count setting in the DMAC
- 4. DMAC activation
- 5. DMA transfer
- 6. DMA transfer end interrupt generated

See section 16.8.2, DMA Transfer for Endpoint

Rev.1.00 Jun. 07, 2006 Page 774 of 1102 REJ09B0294-0100



Dit Name					LESSIE	LFZOIL	LFISIL	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0	R	Reserved
6	—	0	R	These bits are always read as 0. The write v
5	—	0	R	should always be 0.
4	—	0	R	
3	EP3STL	0	R/W	EP3 Stall
				When this bit is set to 1, endpoint 3 is placed stall state.
2	EP2STL	0	R/W	EP2 Stall
				When this bit is set to 1, endpoint 2 is placed stall state.
1	EP1STL	0	R/W	EP1 Stall
				When this bit is set to 1, endpoint 1 is placed stall state.
0	EP0STL	0	R/W	EP0 Stall
_				When this bit is set to 1, endpoint 0 is placed stall state.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CNFV1	All 0	R	These bits store Configuration Setting value v
6	CNFV0			they receive Set Configuration command. CN updated when the SETC bit in IFR2 is set to
5	INTV1	All 0	R	These bits store Interface Setting value when
4	INTV0			receive Set Interface command. INTV is upda when the SETI bit in IFR2 is set to 1.
3	_	0	R	Reserved
				This bit is always read as 0. The write value s always be 0.
2	ALTV2	0	R	These bits store Alternate Setting value when
1	ALTV1	0	R	receive Set Interface command. ALTV2 to AL updated when the SETI bit in IFR2 is set to 1.
0	ALTV0	0	R	

16.3.24 Control Register (CTLR)

This register sets functions for bits ASCE, PWMD, RSME, and, PWUPS.

Bit	7	6	5	4	3	2	1	
Bit Name	—	_	—	RWUPS	RSME	PWMD	ASCE	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	

Rev.1.00 Jun. 07, 2006 Page 776 of 1102 REJ09B0294-0100



				Feature request. This bit is set to 1 when re wakeup command is enabled.
3	RSME	0	R/W	Resume Enable
				This bit releases the suspend state (or exect remote wakeup). When RSME is set to 1, re- request starts. If RSME is once set to 1, clea- to 0 again afterwards. In this case, the value RSME must be kept for at least one clock per 12-MHz clock.
2	PWMD	0	R/W	Bus Power Mode
				This bit specifies the USB power mode. Whe is set to 0, the self-power mode is selected f module. When set to 1, the bus-power mode selected.
1	ASCE	0	R/W	Automatic Stall Clear Enable
				Setting the ASCE bit to 1 automatically clea setting bit (the EPxSTL ($x = 1, 2, \text{ or } 3$) bit in or EPSTR1) of the end point that has return stall handshake to the host. The automatic s enable is common to the all end points. Thu individual control of the end point is not poss
				When the ASCE bit is set to 0, the stall setti not automatically cleared. This bit must be r by the users. To enable this bit, make sure t ASCE bit should be set to 1 before the EPxS 2, or 3) bit in EPSTL is set to 1.
0	_	0	R	Reserved
				This bit is always read as 0. The write value always be 0.

, I

Bit	7	6	5	4	3	2	1	
Bit Name	D7	D6	D5	D4	D3	D2	D1	
Initial Value	Undefined	Ur						
R/W	W	W	W	W	W	W	W	

• EPIR00

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	D7 to D4	Undefined	W	Endpoint Number
				[Enable setting range]
				0 to 3
3, 2	D3, D2	Undefined	W	Endpoint Configuration Number
				[Enable setting range]
				0 or 1
1, 0	D1, D0	Undefined	W	Endpoint Interface Number
				[Enable setting range]
				0 to 3

Rev.1.00 Jun. 07, 2006 Page 778 of 1102 REJ09B0294-0100



				2. Duik
				3: Interrupt
3	D3	Undefined	W	Endpoint Transmission Direction
				[Possible setting range]
				0: Out
				1: ln
2 to 0	D2 to D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.

• EPIR02

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	D7 to D1	Undefined	W	Endpoint Maximum Packet Size
				[Possible setting range]
				0 to 64
0	D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.

• EPIR03

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	W	Reserved
				[Possible setting range]
				Fixed to 0.

Rev.1.00 Jun. 07, 2006 Page

described below.

Since each endpoint FIFO number is optimized by the exclusive software that correspond transfer system, direction, and the maximum packet size, make sure to set the endpoint FI number to the data described in table 16.2.

- 1. The endpoint FIFO number 1 cannot designate other than the maximum packed size of control transfer method, and out transfer direction.
- 2. The endpoint number 0 and the endpoint FIFO number must have one-on one relation
- 3. The maximum packet size for the endpoint FIFO number 0 is 8 bytes only.
- 4. The endpoint FIFO number 0 can specify only the maximum packet size and the data rest should be all 0.
- 5. The maximum packet size for the endpoint FIFO numbers 1 and 2 is limited to 64 byt
- 6. The maximum packet size for the endpoint FIFO numbers 3 is limited to 8 bytes.
- 7. The maximum number of endpoint information setting is ten.
- 8. Up to ten endpoint information setting should be made.
- 9. Write 0 to the endpoints not in use.

Table 16.2 shows the example of limitations for the maximum packet size, the transfer m and the transfer direction.

Endpoint FIFO Number	Maximum Packet Size	Transfer Method	Transfer Dire
0	8 bytes	Control	_
1	64 bytes	Bulk	Out
2	64 bytes	Bulk	In
3	8 bytes	Interrupt	In

 Table 16.2
 Example of Limitations for Setting Values

Rev.1.00 Jun. 07, 2006 Page 780 of 1102	_
REJ09B0294-0100	Ē.

SENESAS

	1 1	1 —			
N	EPIR[N]0	EPIR[N]1	EPIR[N]2	EPIR[N]3	EPIR[
0	00	00	10	00	00
1	14	20	80	00	01
2	24	28	80	00	02
3	34	38	10	00	03
4	00	00	00	00	00
5	00	00	00	00	00
6	00	00	00	00	00
7	00	00	00	00	00
8	00	00	00	00	00
9	00	00	00	00	00

Confi	guration	Interf	ace	Alter Setti	Endp Num	Endpoint FIFO Number	А
_				_	 - 0	 — 0	C
1		0		0	 - 1	 - 1	Е
					 - 2	 - 2	В
					— 3	 - 3	Ir

Bit	Bit Name	Initial Value	R/W	Descripti	on
7	PTSTE	0	R/W	Pin Test E	Enable
				Enables the test control for the on-chip tran output pins (USD+ and USD-).	
6 to 4	_	All 0	R	Reserved	
				These bits should alv	s are always read as 0. The write va vays be 0.
3	SUSPEND	0	R/W	On-Chip Transceiver Output Signal Setting	
2	txenl	0	R/W	SUSPENI	D: Sets the (SUSPEND) signal of th
1	txse0	0	R/W		transceiver.
0	txdata	0	R/W	txenl:	Sets the output enable (txenl) sig on-chip transceiver.
				txse0:	Sets the Signal-ended 0 (txse0) s the on-chip transceiver.
				txdata:	Sets the (txdata) signal of the on- transceiver.

Rev.1.00 Jun. 07, 2006 Page 782 of 1102 REJ09B0294-0100



1	1	1	Х	Х	Hi-Z	Hi-Z
[Legend]					

X: Don't care.

-: Cannot be controlled. Indicates state in normal operation according to the USB c and port settings.



-1/ V V	п	к	к	п	к	к	К

Bit	Bit Name	Initial Value	R/W	Descript	ion
7 to 3	_	All 0	R	Reserved	b
				These bi always b	ts are always read as 0. The write val e 0.
2	xver_data	*	R	On-Chip	Transceiver Input Signal Monitor
1	dpls	*	R	xver_dat	a: Monitors the differential input level
0	dmns	*	R		(xver_data) signal of the on-chip transceiver.
				dpls:	Monitors the USD+ (dpls) signal of chip transceiver.
				dmns:	Monitors the USD- (dmns) signal of chip transceiver.

Note: * Determined by the state of pins, VBUS, USD+, and USD-

Rev.1.00 Jun. 07, 2006 Page 784 of 1102 REJ09B0294-0100



1	0	1	1	0	I	1	0	
1	0	1	1	1	Х	1	1	
1	1	1	0	0	0	0	0	
1	1	1	0	1	0	0	1	
1	1	1	1	0	0	1	0	
1	1	1	1	1	0	1	1	
1	Х	0	Х	Х	0	1	1	Can be m when VBL
	dl							

[Legend]

X: Don't care.

		transfer _ (EP0)		complete	USBINTN3		
	1	_(,	EP0i_TR*	EP0i transfer request	USBINTN2 or USBINTN3	×	×
	2	-	EP0o_TS*	EP0o receive complete	USBINTN2 or USBINTN3	×	×
	3	-	SETUP_TS*	Setup command receive complete	USBINTN2 or USBINTN3	×	×
	4	Bulk_in transfer (EP2)	EP2_EMPTY	EP2 FIFO empty	USBINTN2 or USBINTN3	×	US
	5	-	EP2_TR	EP2 transfer request	USBINTN2 or USBINTN3	×	×
	6	Bulk_out transfer (EP1)	EP1_FULL	EP1 FIFO Full	USBINTN2 or USBINTN3	×	US
_	7	Status	BRST	Bus reset	USBINTN2 or USBINTN3	×	×
IFR1	0	Status	VBUSF	USB disconnection detection	USBINTN2 or USBINTN3	×	×
	1	Interrupt_in transfer _ (EP3)		EP3 transfer complete	USBINTN2 or USBINTN3	×	×
	2		EP3_TR	EP3 transfer request	USBINTN2 or USBINTN3	×	×
	3	Status	VBUSMN	VBUS connection status	_	×	×
	4		Reserved		_	_	_
	5	_					
	6	_					
	7	-					

Rev.1.00 Jun. 07, 2006 Page 786 of 1102 REJ09B0294-0100



				RESUME	Л	
5		SURSS	Suspend/resume status	_	×	>
<u>6</u> - 7	_	Reserved	_	_	_	-

Note: * EP0 interrupts must be assigned to the same interrupt request signal.

• USBINTN0 signal

DMAC start interrupt signal only EP1. See section 16.8, DMA Transfer.

• USBINTN1 signal

DMAC start interrupt signal only EP1. See section 16.8, DMA Transfer.

• USBINTN2 signal

The USBINTN2 signal requests interrupt sources for which the corresponding bits in select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN2 is driven low corresponding bit in the interrupt flag register is set to 1.

• USBINTN3 signal

The USBINTN3 signal requests interrupt sources for which the corresponding bits in select registers 0 to 2 (ISR0 to ISR2) are cleared to 0. The USBINTN3 is driven low corresponding bit in the interrupt flag register is set to 1.

• RESUME signal

The RESUME signal is a resume interrupt signal for canceling software standby mo RESUME signal is driven low at the transition to the resume state for canceling soft standby mode.

RENESAS





Figure 16.2 Cable Connection Operation

The above flowchart shows the operation in the case of in section 16.9, Example of USB Circuitry.

In applications that do not require USB cable connection to be detected, processing by the bus connection interrupt is not necessary. Preparations should be made with the bus-reset interrupt.






Figure 16.3 Cable Disconnection Operation

The above flowchart shows the operation in section 16.9, Example of USB External Cir






Figure 16.4 Suspend Operation

Rev.1.00 Jun. 07, 2006 Page 790 of 1102 REJ09B0294-0100




Figure 16.5 Resume Operation from Up-Stream







Figure 16.6 Flow of Transition to and Canceling Software Standby Mode






Figure 16.7 Timing of Transition to and Canceling Software Standby Mo







Figure 16.8 Remote-Wakeup






Figure 16.9 Transfer Stages in Control Transfer






Figure 16.10 Setup Stage Operation

Rev.1.00 Jun. 07, 2006 Page 796 of 1102 REJ09B0294-0100






Figure 16.11 Data Stage (Control-In) Operation

The application first analyzes command data from the host in the setup stage, and deterr subsequent data stage direction. If the result of command data analysis is that the data st transfer, one packet of data to be sent to the host is written to the FIFO. If there is more sent, this data is written to the FIFO after the data written first has been sent to the host bit in IFR0 = 1).

The end of the data stage is identified when the host transmits an OUT token and the statist entered.

Note: If the size of the data transmitted by the function is smaller than the data size red the host, the function indicates the end of the data stage by returning to the host shorter than the maximum packet size. If the size of the data transmitted by the f an integral multiple of the maximum packet size, the function indicates the end stage by transmitting a zero-length packet.

Renesas





Figure 16.12 Data Stage (Control-Out) Operation

The application first analyzes command data from the host in the setup stage, and determ subsequent data stage direction. If the result of command data analysis is that the data stat transfer, the application waits for data from the host, and after data is received (EP0oTS I IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read comempties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the status entered.






Figure 16.13 Status Stage (Control-In) Operation

The control-in status stage starts with an OUT token from the host. The application rece byte data from the host, and ends control transfer.






Figure 16.14 Status Stage (Control-Out) Operation

The control-out status stage starts with an IN token from the host. When an IN-token is rethe start of the status stage, there is not yet any data in the EP0i FIFO, and so an EP0i tranrequest interrupt is generated. The application recognizes from this interrupt that the statuhas started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i packbit but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte datransmitted to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be write the EP0i packet enable bit.

Rev.1.00 Jun. 07, 2006 Page 800 of 1102 REJ09B0294-0100






Figure 16.15 EP1 Bulk-Out Transfer Operation

EP1 has two 64-byte FIFOs, but the user can receive data and read receive data without aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the EP1FULL bit in IFR0 is set. After receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is e so the next packet can be received immediately. When both FIFOs are full, NACK is ret the host automatically. When reading of the receive data is completed following data receives written to the EP1RDFN bit in TRG. This operation empties the FIFO that has just be and makes it ready to receive the next packet.

Renesas





Figure 16.16 EP2 Bulk-In Transfer Operation

EP2 has two 64-byte FIFOs, but the user can transmit data and write transmit data withou aware of this dual-FIFO configuration. However, one data write is performed for one FIF example, even if both FIFOs are empty, it is not possible to perform EP2PKTE at one tim consecutively writing 128 bytes of data. EP2PKTE must be performed for each 64-byte v

When performing bulk-in transfer, as there is no valid data in the FIFOs on reception of t IN token, an EP2TR bit interrupt in IFR0 is requested. With this interrupt, 1 is written to EP2EMPTY bit in IER0, and the EP2 FIFO empty interrupt is enabled. At first, both EP2 are empty, and so an EP2 FIFO empty interrupt is generated immediately.









Figure 16.17 Operation of EP3 Interrupt-In Transfer





Decoding not Necessary on Application Side	Decoding Necessary on Applicati
Clear Feature	Get Descriptor
Get Configuration	Class/Vendor command
Get Interface	Set Descriptor
Get Status	Sync Frame
Set Address	
Set Configuration	
Set Feature	
Set Interface	

If decoding is not necessary on the application side, command decoding and data stage a stage processing are performed automatically. No processing is necessary by the user. A is not generated in this case.

If decoding is necessary on the application side, this module stores the command in the FIFO. After reception is completed successfully, the IFR0/SETUP TS flag is set and an request is generated. In the interrupt routine, eight bytes of data must be read from the E register (EPDR0s) and decoded by firmware. The necessary data stage and status stage p should then be carried out according to the result of the decoding operation.



The USB function module has internal status bits that hold the status (stall or non-stall) o endpoint. When a transaction is sent from the host, the module references these internal s and determines whether to return a stall to the host. These bits cannot be cleared by the application; they must be cleared with a Clear Feature command from the host.

However, the internal status bit for EP0 is automatically cleared only when the setup con received.

16.7.2 Forcible Stall by Application

The application uses the EPSTL register to issue a stall request for the USB function mode. When the application wishes to stall a specific endpoint, it sets the corresponding bit in E 1 in figure 16.18). The internal status bits are not changed at this time. When a transaction from the host for the endpoint for which the EPSTL bit was set, the USB function module references the internal status bit, and if this is not set, references the corresponding bit in (1-2 in figure 16.18). If the corresponding bit in EPSTL is set, the USB function module internal status bit and returns a stall handshake to the host (1-3 in figure 16.18). If the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transa accepted.

Once an internal status bit is set, it remains set until cleared by a Clear Feature command host, without regard to the EPSTL register. Even after a bit is cleared by the Clear Feature command (3-1 in figure 16.18), the USB function module continues to return a stall hand while the bit in EPSTL is set, since the internal status bit is set each time a transaction is of the corresponding endpoint (1-2 in figure 16.18). To clear a stall, therefore, it is necess the corresponding bit in EPSTL to be cleared by the application, and also for the internal to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 16.18).

Rev.1.00 Jun. 07, 2006 Page 806 of 1102 REJ09B0294-0100






Figure 16.18 Forcible Stall by Application

the internal status bit must be cleared with a Clear Feature command (3-1 in figure 16.19) by the application, EPSTL should also be cleared (2-1 in figure 16.19).





Figure 16.19 Automatic Stall by USB Function Module



to 1, zero-length data reception at endpoint 1 is ignored. When the DMA transfer is enal RDFN bit for EP1 and PKTE bit for EP2 do not need to be set to 1 in TRG (note that the must be set to 1 when the transfer data is less than the maximum number of bytes). Whe data received at EP1 is read, the FIFO automatically enters the EMPTY state. When the number of bytes (64 bytes) are written to the EP2 FIFO, the FIFO automatically enters t state, and the data in the FIFO can be transmitted (see figures 16.20 and 16.21).

16.8.2 DMA Transfer for Endpoint 1

When the data received at EP1 is transferred by the DMAC, the USB function module automatically performs the same processing as writing 1 to the RDFN bit in TRG if the selected FIFO becomes empty. Accordingly, in DMA transfer, do not write 1 to the RD TRG. If the user writes 1 to the RDFN bit in DMA transfer, correct operation cannot be guaranteed.

Figure 16.20 shows an example of receiving 150 bytes of data from the host. In this case processing which is the same as writing 1 to the RDFN bit in TRG is automatically perf three times. This internal processing is performed when the currently selected data FIFC empty. Accordingly, this processing is automatically performed both when 64-byte data and when data less than 64 bytes is sent.




Figure 16.20 RDFN Bit Operation for EP1

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJOS

processing which is the same as writing 1 to the PKTE bit in TRG is automatically perfor twice. This internal processing is performed when the currently selected data FIFO becom Accordingly, this processing is automatically performed only when 64-byte data is sent.

When the last 22 bytes are sent, the internal processing for writing 1 to the PKTE bit is no performed, and the user must write 1 to the PKTE bit by software. In this case, the applic no more data to transfer but the USB function module continues to output DMA requests as long as the FIFO has an empty space. When all data has been transferred, write 0 to the EP2DMAE bit in DMAR to cancel DMA requests for EP2.




Figure 16.21 PKTE Bit Operation for EP2

Rev.1.00 Jun. 07, 2006 Page 810 of 1102 REJ09B0294-0100



connection/disconnection is necessary. The power supply signal (VBUS) in the USB used for this purpose. However, if the cable is connected to the USB host/hub when function (system installing this LSI) power is off, a voltage (5 V) will be applied from host/hub. Therefore, an IC (such as an HD74LV1G08A or 2G08A) that allows voltage application when the system power is off should be connected externally.




Figure 16.22 Example of Circuitry in Bus Power Mode






Figure 16.23 Example of Circuitry in Self Power Mode

Rev.1.00 Jun. 07, 2006 Page 812 of 1102 REJ09B0294-0100



2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoint, received at the next setup cannot be read correctly.

16.10.2 Clearing the FIFO

If a USB cable is disconnected during data transfer, the data being received or transmitter remain in the FIFO. When disconnecting a USB cable, clear the FIFO.

While a FIFO is transferring data, it must not be cleared.

16.10.3 Overreading and Overwriting the Data Registers

Note the following when reading or writing to a data register of this module.

(1) Receive data registers

The receive data registers must not be read exceeding the valid amount of receive data, in number of bytes indicated by the receive data size register. Even for EPDR1 which has FIFO buffers, the maximum data to be read at one time is 64 bytes. After the data is read current valid FIFO buffer, be sure to write 1 to EP1RDFN in TRG, which switches the v buffer, updates the receive data size to the new number of bytes, and enables the next data received.

(2) Transmit data registers

The transmit data registers must not be written to exceeding the maximum packet size. I EPDR2 which has double FIFO buffers, write data within the maximum packet size at o After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable t data to be written. Data must not be continuously written to the two FIFO buffers.

Renesas

16.10.6 Notes on TR Interrupt

Note the following when using the transfer request interrupt (TR interrupt) for IN transfer EP2, or EP3.

The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token is from the USB host. However, at the timing shown in figure 16.24, multiple TR interrupts successively. Take appropriate measures against malfunction in such a case.

Note: This module determines whether to return NAKC if the FIFO of the target EP has when receiving the IN token, but the TR interrupt flag is set after a NAKC hands sent. If the next IN token is sent before PKTE of TRG is written to, the TR interruset again.





Figure 16.24 TR Interrupt Flag Set Timing



1	16 MHz	$EXTAL \times 3$	EXTAL × 1 (16 N
_			EXTAL × 2 (32 N

Rev.1.00 Jun. 07, 2006 Page 816 of 1102 REJ09B0294-0100



17.1 Features

• Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independe each other, the continuous transmission/reception can be performed.

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission or reception is not yet possible, drive the SCL signal 1 preparations are completed

• Six interrupt sources

Transmit-data-empty (including slave-address match), transmit-end, receive-data-ful (including slave-address match), arbitration lost, NACK detection, and stop condition detection

• Direct bus drive

Two pins, the SCL and SDA pins function as NMOS open-drain outputs.






Figure 17.1 Block Diagram of I²C Bus Interface 2

Rev.1.00 Jun. 07, 2006 Page 818 of 1102 REJ09B0294-0100






Figure 17.2 Connections to the External Circuit by the I/O Pins

17.2 Input/Output Pins

Table 17.1 shows the pin configuration of the I^2C bus interface 2.

Table 17.1Pin Configuration of the I2C Bus Interface 2

Channel	Abbreviation	I/O	Function
0	SCL0	I/O	Channel 0 serial clock I/O pin
	SDA0	I/O	Channel 0 serial data I/O pin
1	SCL1	I/O	Channel 1 serial clock I/O pin
	SDA1	I/O	Channel 1 serial data I/O pin

Note: The pin symbols are represented as SCL and SDA; channel numbers are omitted manual.

RENESAS

- IC bus status register_0 (ICSK_0)
- Slave address register_0 (SAR_0)
- I²C bus transmit data register_0 (ICDRT_0)
- I²C bus receive data register_0 (ICDRR_0)
- I²C bus shift register_0 (ICDRS_0)

Channel 1:

- I²C bus control register A_1 (ICCRA_1)
- I²C bus control register B_1 (ICCRB_1)
- I²C bus mode register_1 (ICMR_1)
- I²C bus interrupt enable register_1 (ICIER_1)
- I²C bus status register_1 (ICSR_1)
- Slave address register_1 (SAR_1)
- I²C bus transmit data register_1 (ICDRT_1)
- I²C bus receive data register_1 (ICDRR_1)
- I²C bus shift register_1 (ICDRS_1)

Rev.1.00 Jun. 07, 2006 Page 820 of 1102 REJ09B0294-0100



Bit	Bit Name	Value	R/W	Description
7	ICE	0	R/W	I ² C Bus Interface Enable
				0: This module is halted
				1: This bit is enabled for transfer operations SDA pins are bus drive state)
6	RCVD	0	R/W	Reception Disable
				This bit enables or disables the next operation TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				When arbitration is lost in master mode, MS TRS are both reset by hardware, causing a to slave receive mode. Modification of the T should be made between transfer frames.
				Operating modes are described below accord MST and TRS combination.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits are valid only in master mode. M
1	CKS1	0	R/W	setting according to the required transfer rat details on the transfer rate, see table 17.2.
0	CKS0	0	R/W	

			1	Pø/100	80.0 kHz	100 kHz	200 kHz	250 kHz	3
		1	0	Pø/112	71.4 kHz	89.3 kHz	179 kHz	223 kHz	2
			1	Pø/128	62.5 kHz	78.1 kHz	156 kHz	195 kHz	2
1	0	0	0	Ρφ/56	143 kHz	179 kHz	357 kHz	446 kHz	5
			1	Ρφ/80	100 kHz	125 kHz	250 kHz	313 kHz	2
		1	0	Ρφ/96	83.3 kHz	104 kHz	208 kHz	260 kHz	3
			1	Pø/128	62.5 kHz	78.1 kHz	156 kHz	195 kHz	2
	1	0	0	Pø/336	23.8 kHz	29.8 kHz	59.5 kHz	74.4 kHz	ç
			1	Pø/200	40.0 kHz	50.0 kHz	100 kHz	125 kHz	1
		1	0	Pø/224	35.7 kHz	44.6 kHz	89.3 kHz	112 kHz	1
			1	Pø/256	31.3 kHz	39.1 kHz	78.1 kHz	97.7 kHz	1

17.3.2 I²C Bus Control Register B (ICCRB)

ICCRB issues start/stop condition, manipulates the SDA pin, monitors the SCL pin, and or reset in the I^2C control module.

Bit	7	6	5	4	3	2	1	
Bit Name	BBSY	SCP	SDAO	_	SCLO	_	IICRST	
Initial Value	0	1	1	1	1	1	0	
R/W	R/W	R/W	R	R/W	R	—	R/W	

Rev.1.00 Jun. 07, 2006 Page 822 of 1102 REJ09B0294-0100



				a start condition. To issue a start or stop cond the MOV instruction.
6	SCP	1	R/W	Start/Stop Condition Issue
				This bit controls the issuance of start or stop in master mode.
				To issue a start condition, write 1 to BBSY ar SCP. A re-transmit start condition is issued in way. To issue a stop condition, write 0 to BBS to SCP. This bit is always read as 1. If 1 is we data is not stored.
5	SDAO	1	R	This bit monitors the output level of SDA.
				0: When reading, the SDA pin outputs a low l
				1: When reading the SDA pin outputs a high I
4	_	1	R/W	Reserved
_				The write value should always be 1.
3	SCLO	1	R	This bit monitors the SCL output level.
				When reading and SCLO is 1, the SCL pin ou high level. When reading and SCLO is 0, the outputs a low level.
2		1		Reserved
				This bit is always read as 0.
1	IICRST	0	R/W	IIC Control Module Reset
				This bit reset the IIC control module except th registers. If hang-up occurs because of comn failure during I ² C operation, by setting this bit
0		1		Reserved
				This bit is always read as 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7		0	R/W	Reserved
				The write value should always be 0.
6	WAIT	0	R/W	Wait Insertion
				This bit selects whether to insert a wait after date transfer except for the acknowledge bit. When set to 1, after the falling of the clock for the last the low period is extended for two transfer clock When this bit is cleared to 0, data and the ackr bit are transferred consecutively with no waits The setting of this bit is invalid in slave mode.
5	—	1		Reserved
4	—	1	—	These bits are always read as 1.
3	BCWP	1	R/W	BC Write Protect
				This bit controls the modification of the BC2 to bits. When modifying, this bit should be cleared and the MOV instruction should be used.
				0: When writing, the values of BC2 to BC0 are
				1: When reading, 1 is always read
				When writing, the settings of BC2 to BC0 are in

Rev.1.00 Jun. 07, 2006 Page 824 of 1102 REJ09B0294-0100



 I ² C control module can be reset without settin ports and initializing the registers.
111: 8
110: 7
101: 6
100: 5
011: 4
010: 3
001:2

17.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge be transferred, and confirms the acknowledge bit to be received.

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	

RENESAS

				This bit enables or disables the transmit end in (TEI) request at the rising of the ninth clock wh TDRE bit in ICSR is set to 1. The TEI request of canceled by clearing the TEND bit or the TEIE
				0: Transmit end interrupt (TEI) request is disab
				1: Transmit end interrupt (TEI) request is enab
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive full inte (RXI) request when receive data is transferred ICDRS to ICDRR and the RDRF bit in ICSR is The RXI request can be canceled by clearing t RDRF or RIE bit to 0.
				0: Receive data full interrupt (RXI) request is d
				1: Receive data full interrupt (RXI) request is e
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				This bit enables or disables the NACK receive (NAKI) request when the NACKF and AL bits in are set to 1. The NAKI request can be cancele clearing the NACKF or AL bit, or the NAKIE bit
				0: NACK receive interrupt (NAKI) request is dis
				1: NACK receive interrupt (NAKI) request is en

Rev.1.00 Jun. 07, 2006 Page 826 of 1102 REJ09B0294-0100



				suspended
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowle that are returned by the receive device. This t be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be the acknowledge timing.
				0: 0 is sent at the acknowledge timing
				1: 1 is sent at the acknowledge timing

Renesas

Dit	Dit Name	value	F1/ W	Description
7	TDRE	0	R/W	Transmit Data Register Empty
				[Setting condition]
				 When data is transferred from ICDRT to IC and ICDRT becomes empty
				[Clearing conditions]
				When 0 is written to this bit after reading TI
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)
				 When data is written to ICDRT
6	TEND	0	R/W	Transmit End
				[Setting condition]
				 When the ninth clock of SCL rises while the flag is 1
				[Clearing conditions]
				When 0 is written to this bit after reading T
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enable sure to read the flag after writing 0 to it.)
				 When data is written to ICDRT

Rev.1.00 Jun. 07, 2006 Page 828 of 1102 REJ09B0294-0100



				 When data is read from ICDRR
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Setting condition]
				 When no acknowledge is detected from the device in transmission while the ACKE bit is set to 1
				[Clearing condition]
				 When 0 is written to this bit after reading 1
				(When the CPU is used to clear this flag b 0 while the corresponding interrupt is enal sure to read the flag after writing 0 to it.)
3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting condition]
				 When a stop condition is detected after fra transfer
				[Clearing condition]
				• When 0 is written to this bit after reading S
				(When the CPU is used to clear this flag b 0 while the corresponding interrupt is enal sure to read the flag after writing 0 to it.)

				disagree at the rising of SCL in master tran mode
				 When the SDA pin outputs a high level in n mode while a start condition is detected
				[Clearing condition]
				When 0 is written to this bit after reading A
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 when frame following a start condition matches bits S SVA0 in SAR.
				[Setting conditions]
				 When the slave address is detected in slav receive mode
				When the general call address is detected receive mode
				[Clearing condition]
				• When 0 is written to this bit after reading A
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)

Rev.1.00 Jun. 07, 2006 Page 830 of 1102 REJ09B0294-0100



17.3.6 Slave Address Register (SAR)

SAR is sets the slave address. In slave mode, if the upper 7 bits of SAR match the upper the first frame received after a start condition, the LSI operates as the slave device.

Bit	7	6	5	4	3	2	1	
Bit Name	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	SVA6 to SVA0	0	R/W	Slave Address 6 to 0
				These bits set a unique address differing from addresses of other slave devices connected t bus.
0		0	R/W	Reserved
				Although this bit is readable/writable, only 0 s written to.

RENESAS

| R/W |
|-----|-----|-----|-----|-----|-----|-----|-----|
| | | | | | | | |

17.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit read-only register that stores the receive data. When one byte of data h received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can received. ICDRR is a receive-only register; therefore, this register cannot be written to by CPU.



17.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is an 8-bit write-only register that is used to transmit/receive data. In transmission transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, d transferred from ICDRS to ICDRR after one by of data is received. This register cannot b from the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Rev.1.00 Jun. 07, 2006 Page 832 of 1102 REJ09B0294-0100




Figure 17.3 I²C Bus Formats




Figure 17.4 I²C Bus Timing

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is h
- SLA: Slave address
- R/\overline{W} : Indicates the direction of data transfer; from the slave device to the master devi R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.
- A: Acknowledge. The receive device drives SDA low.

DATA: Transferred data

P: Stop condition. The master device drives SDA from low to high while SCL is h

- instruction. (The start condition is issued.) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first by the slave address and R/W) to ICDRT. After this, when TDRE is automatically cleare data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to confin the slave device has been selected. Then, write the second byte data to ICDRT. When is 1, the slave device has not been acknowledged, so issue a stop condition. To issue t condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the er byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1) freceive device while CKE in ICIER is 1. Then, issue the stop condition to clear TENI NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode

Rev.1.00 Jun. 07, 2006 Page 834 of 1102 REJ09B0294-0100






Figure 17.5 Master Transmit Mode Operation Timing 1




Figure 17.6 Master Transmit Mode Operation Timing 2

Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09

- specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.
- After the reception of the first frame data is completed, the RDRF bit in ICSR is set to rising of the ninth receive clock pulse. At this time, the received data is read by readin ICDRR. At the same time, RDRF is cleared.
- 4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 ev RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other proc while RDRF is 1, SCL is fixed to a low level until ICDRR is read.
- 5. If the next frame is the last receive data, set the RCVD bit in ICCR1 before reading IC This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop c is issued.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.
- 8. The operation returns to the slave receive mode.

Rev.1.00 Jun. 07, 2006 Page 836 of 1102 REJ09B0294-0100






Figure 17.7 Master Receive Mode Operation Timing 1






Figure 17.8 Master Receive Mode Operation Timing 2

17.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device the receive clock pulse and returns an acknowledge signal. Figures 17.9 and 17.10 show to operation timings in slave transmit mode. The transmission procedure and operations in stransmit mode are described below.

- Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1. ACKBIT in ICIER, and perform other initial settings. Set the MST and TRS bits in IC select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following the detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, a rising of the ninth clock pulse. At this time, if the eighth bit data (R/\overline{W}) is 1, TRS in IG and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode automa The continuous transmission is performed by writing the transmit data to ICDRT even TDRE is set.
- 3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICSF 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for end processing, and read ICDRR (dummy read) to free SCL.
- 5. Clear TDRE.

Rev.1.00 Jun. 07, 2006 Page 838 of 1102 REJ09B0294-0100






Figure 17.9 Slave Transmit Mode Operation Timing 1






Figure 17.10 Slave Transmit Mode Operation Timing 2

Rev.1.00 Jun. 07, 2006 Page 840 of 1102 REJ09B0294-0100



- the slave address outputs the level specified by ACKBT in ICIER to SDA, at the risi ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy re (Since the read data shows the slave address and R/\overline{W} , it is not used).
- 3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) before reading ICDRR to be returned to the master device is reflected in the next tran frame.
- 4. The last byte data is read by reading ICDRR.




Figure 17.11 Slave Receive Mode Operation Timing 1



Figure 17.12 Slave Receive Mode Operation Timing 2

17.4.6 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before b latched internally. Figure 17.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input (or SDA) is sampled on the system clock, but is not passed forward to the next circuit unit outputs of both latches agree. If they do not agree, the previous value is held.





Figure 17.13 Block Diagram of Noise Canceler








Figure 17.14 Sample Flowchart of Master Transmit Mode







Rev.1.00 Jun. 07, 2006 Page 844 of 1102 REJ09B0294-0100







Figure 17.16 Sample Flowchart for Slave Transmit Mode






[8] Read the receive data of (last byte -1).*

[9] Wait for the reception of the last byte to be com

[10] Read the last byte of receive data.



Rev.1.00 Jun. 07, 2006 Page 846 of 1102 REJ09B0294-0100



Receive Data Full	RXI	$(RDRF = 1) \cdot (RIE = 1)$
Stop Recognition	STPI	$(STOP = 1) \cdot (STIE = 1)$
NACK Detection	MAKI	$\{(NACKF = 1) + (AL = 1)\} \cdot (NAKIE = 1)$
Arbitration Lost	_	

17.6 Bit Synchronous Circuit

This module has a possibility that the high-level period is shortened in the two states des below.

In master mode,

- When SCL is driven low by the slave device
- When the rising speed of SCL is lowered by the load on the SCL line (load capacitan pull-up resistance)

Therefore, this module monitors SCL and communicates bit by bit in synchronization.

Figure 17.18 shows the timing of the bit synchronous circuit, and table 17.4 shows the till SCL output changes from low to Hi-Z and the period which SCL is monitored.



CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

Table 17.4 Time for Monitoring SCL

17.7 Usage Notes

 Confirm the ninth falling edge of the clock before issuing a stop or a repeated start co The ninth falling edge can be confirmed by monitoring the SCLO bit in the I²C bus co register B (ICCRB).

If a stop or a repeated start condition is issued at certain timing in either of the follow the stop or repeated start condition may be issued incorrectly.

- The rising time of the SCL signal exceeds the time given in section 17.6, Bit Sync Circuit, because of the load on the SCL bus (load capacitance or pull-up resistance)
- The bit synchronous circuit is activated because a slave device holds the SCL bus during the eighth clock.
- 2. The WAIT bit in the I^2C bus mode register (ICMR) must be held 0.

If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than or transfer clock cycle during the eighth clock, the high level period of the ninth clock m shorter than a given period.

Rev.1.00 Jun. 07, 2006 Page 848 of 1102 REJ09B0294-0100



- Eight input channels
- Conversion time: 7.6 µs per channel (at 35-MHz operation)
- Two kinds of operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Eight data registers

A/D conversion results are held in a 16-bit data register for each channel

- Sample and hold function
- Three types of conversion start

Conversion can be started by software, a conversion start trigger by the 16-bit timer (TPU) or 8-bit timer (TMR), or an external trigger signal.

• Interrupt source

A/D conversion end interrupt (ADI) request can be generated.

• Module stop state specifiable






Figure 18.1 Block Diagram of A/D Converter

Rev.1.00 Jun. 07, 2006 Page 850 of 1102 REJ09B0294-0100



Analog input pin 3	ANS	input	
Analog input pin 4	AN4	Input	-
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	_
Analog input pin 7	AN7	Input	-
A/D external trigger input pin	ADTRG0	Input	External trigger input for starting A/D of
Analog power supply pin	AV_{cc}	Input	Analog block power supply
Analog ground pin	AV_{ss}	Input	Analog block ground
Reference voltage pin	Vref	Input	A/D conversion reference voltage

18.3 Register Descriptions

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D data register E (ADDRE)
- A/D data register F (ADDRF)
- A/D data register G (ADDRG)
- A/D data register H (ADDRH)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Bit Name											—	_	—	—	_
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 18.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register Which Stores Conversion Resu
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD
AN4	ADDRE
AN5	ADDRF
AN6	ADDRG
AN7	ADDRH

Rev.1.00 Jun. 07, 2006 Page 852 of 1102 REJ09B0294-0100



		Initial		
Bit	Bit Name	Value	R/W	Description
7	ADF	0	R/(W)*	A/D End Flag
				A status flag that indicates the end of A/D conv
				[Setting conditions]
				• When A/D conversion ends in single mode
				When A/D conversion ends on all specified in scan mode
				[Clearing conditions]
				 When 0 is written after reading ADF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				 When the DMAC or DTC is activated by an interrupt and ADDR is read
6	ADIE	0	R/W	A/D Interrupt Enable
				When this bit is set to 1, ADI interrupts by ADF enabled.
5	ADST	0	R/W	A/D Start
				Clearing this bit to 0 stops A/D conversion, and converter enters wait state.
				Setting this bit to 1 starts A/D conversion. In sin this bit is cleared to 0 automatically when A/D c on the specified channel ends. In scan mode, A conversion continues sequentially on the specifi channels until this bit is cleared to 0 by software or hardware standby mode.

0011. AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7 1XXX: Setting prohibited • When SCANE = 1 and SCANS = 0 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN4 0101: AN4 and AN5 0110: AN4 to AN6 0111: AN4 to AN7 1XXX: Setting prohibited • When SCANE = 1 and SCANS = 1 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6 0111: AN0 to AN7 1XXX: Setting prohibited

[Legend]

X: Don't care

Note: * Only 0 can be written to this bit, to clear the flag.

Rev.1.00 Jun. 07, 2006 Page 854 of 1102 REJ09B0294-0100

RENESAS

ы	Bit Name	value	Fi/ W	Description
7	TRGS1	0	R/W	Timer Trigger Select 1 and 0
6	TRGS0	0	R/W	These bits select enabling or disabling of the st conversion by a trigger signal.
				00: A/D conversion start by external trigger is d
				01: A/D conversion start by external trigger from enabled
				10: A/D conversion start by external trigger from enabled
				11: A/D conversion start by the $\overline{\text{ADTRG0}}$ pin is
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating
				0X: Single mode
				10: Scan mode. A/D conversion is performed continuously for channels 1 to 4.
				11: Scan mode. A/D conversion is performed continuously for channels 1 to 8.
3	CKS1	0	R/W	Clock Select 1 and 0
2	CKS0	0	R/W	These bits set the A/D conversion time. Set bits and CKS0 only while A/D conversion is stopped 0).
				00: A/D conversion time = 530 states (max)
				01: A/D conversion time = 266 states (max)
				10: A/D conversion time = 134 states (max)
				11: A/D conversion time = 68 states (max)

18.4 **Operation**

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode. When changing the operating mode or ana channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0 to halt Ad conversion. The ADST bit can be set to 1 at the same time as the operating mode or analo channel is changed.

18.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the analog input of the s single channel.

- 1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is so software or an external trigger input.
- 2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
- 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE b to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters wait state

Rev.1.00 Jun. 07, 2006 Page 856 of 1102 REJ09B0294-0100






Figure 18.2 Example of A/D Converter Operation (Single Mode, Channel 1 Se

18.4.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight channels.

- When the ADST bit in ADCSR is set to 1 by software, TPU, TMR, or an external tri input, A/D conversion starts on the first channel in the group. Consecutive A/D conv a maximum of four channels (SCANE and SCANS = B'10) or on a maximum of eigl channels (SCANE and SCANS = B'11) can be selected. When consecutive A/D conv performed on four channels, A/D conversion starts on AN4 when CH3 and CH2 = B consecutive A/D conversion is performed on eight channels, A/D conversion starts of when CH3 = B'0.
- 2. When A/D conversion for each channel is completed, the A/D conversion result is set transferred to the corresponding ADDR of each channel.

RENESAS

Channel 0 (AN0) operation state	Waiting for	A/D conver- sion 1	Waiting	for conversion	A/D conver-	<u> </u>	aiting
Channel 1 (AN1) operation state	Waiting for co	nversion	A/D conver- sion 2	Waiting for co	sion 4	A/D conver- sion 5	2
Channel 2 (AN2) operation state	Waiting for co	nversion	/	A/D conver- sion 3		/ Wai	ting
Channel 3 (AN3) operation state	Waiting for co	nversion	Transfer	/) (
ADDRA				A/D conversion rest	/ ult 1	A/D	con
ADDRB				→(_	A/D o	conversion result	2
ADDRC				X		A/D conversion	on re
ADDRD							

Figure 18.3 Example of A/D Conversion (Scan Mode, Three Channels (AN0 to AN2) Selected)

Rev.1.00 Jun. 07, 2006 Page 858 of 1102 REJ09B0294-0100



In scan mode, the values given in table 18.3 apply to the first conversion time. The value table 18.4 apply to the second and subsequent conversions. In either case, bits CKS1 and ADCR should be set so that the conversion time is within the ranges indicated by the A/ conversion characteristics.




Figure 18.4 A/D Conversion Timing



CKS1	CKS0	Conversion Time (Number of States)
0	0	512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)

 Table 18.4
 A/D Conversion Characteristics (Scan Mode)

18.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to ADCR, an external trigger is input from the $\overline{\text{ADTRG0}}$ pin. A/D conversion starts when th bit in ADCSR is set to 1 on the falling edge of the $\overline{\text{ADTRG0}}$ pin. Other operations, in bot and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure shows the timing.





Figure 18.5 External Trigger Input Timing



18.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes.

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 18.6).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion chara when the digital output changes from the minimum voltage value B'0000000000 (H' B'0000000001 (H'001) (see figure 18.7).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion chara when the digital output changes from B'111111110 (H'3FE) to B'1111111111 (H'3FE) figure 18.7).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero vo the full-scale voltage. Does not include the offset error, full-scale error, or quantizati (see figure 18.7).

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offs full-scale error, quantization error, and nonlinearity error.

RENESAS






Figure 18.6 A/D Conversion Accuracy Definitions







This LSI's analog input is designed so that the conversion accuracy is guaranteed for an signal for which the signal source impedance is 10 k Ω or less. This specification is provenable the A/D converter's sample-and-hold circuit input capacitance to be charged with sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insuffic may not be possible to guarantee the A/D conversion accuracy. However, if a large capa provided externally for conversion in single mode, the input load will essentially comprete internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, a low-pass filter effect is obtained in this case, it may not be possible to follow an analog with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 18.8). When conversion in scan mode, a low-impedance buffer should be




Figure 18.8 Example of Analog Input Circuit

18.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adv affect absolute accuracy. Be sure to make the connection to an electrically stable GND s AVss.

Care is also required to insure that digital signals on the board do not interfere with filter and filter circuits do not act as antennas.

RENESAS

Vref setting range

The reference voltage at the Vref pin should be set in the range $Vref \le AVcc$.

18.7.5 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as po and layout in which digital circuit signal lines and analog circuit signal lines cross or are proximity should be avoided as far as possible. Failure to do so may result in incorrect op of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input pins (AN0 to AN7), analog refere power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). Als analog ground (AVss) should be connected at one point to a stable ground (Vss) on the be

18.7.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an e surge at the analog input pins (AN0 to AN7) should be connected between AVcc and AV shown in figure 18.9. Also, the bypass capacitors connected to AVcc and the filter capacit connected to the AN0 to AN7 pins must be connected to AVss.

If a filter capacitor is connected, the input currents at the AN0 to AN7 pins are averaged, error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if current charged and discharged by the capacitance of the sample-and-hold circuit in the A converter exceeds the current input via the input impedance (R_{in}), an error will arise in the input pin voltage. Careful consideration is therefore required when deciding the circuit context.

Rev.1.00 Jun. 07, 2006 Page 864 of 1102 REJ09B0294-0100






Figure 18.9 Example of Analog Input Protection Circuit

Table 18.6 Analog Pin Specifications

Item	Min	Мах	Unit
Analog input capacitance	—	20	pF
Permissible signal source impedance	—	5	kΩ





Figure 18.10 Analog Input Pin Equivalent Circuit


18.7.7 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog is retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, TETRGS0 bits all to 0 to disable A/D conversion.



Rev.1.00 Jun. 07, 2006 Page 866 of 1102 REJ09B0294-0100








Figure 19.1 Block Diagram of D/A Converter

RENESAS

Analog output pin 0	DAU	Output	Channel 0 analog output
Analog output pin 1	DA1	Output	Channel 1 analog output


19.3 Register Descriptions


The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

19.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR0 and DADR1 are 8-bit readable/writable registers that store data to which D/A co is to be performed. Whenever an analog output is enabled, the values in DADR are conveoutput to the analog output pins.





ΒΙτ	BIT Name	value	R/W	Description
7	DAOE1	0	R/W	D/A Output Enable 1
				Controls D/A conversion and analog output.
				0: Analog output of channel 1 (DA1) is disabled
				1: D/A conversion of channel 1 is enabled. Ana of channel 1 (DA1) is enabled.
6	DAOE0	0	R/W	D/A Output Enable 0
				Controls D/A conversion and analog output.
				0: Analog output of channel 0 (DA0) is disabled
				1: D/A conversion of channel 0 is enabled. Ana of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 bits D/A conversion. When this bit is cleared to 0, D conversion is controlled independently for chan 1. When this bit is set to 1, D/A conversion for c and 1 is controlled together.
				Output of conversion results is always controlle DAOE0 and DAOE1 bits. For details, see Table Control of D/A Conversion.
4 to 0	_	All 1	R	Reserved
				These are read-only bits and cannot be modifie

			Analog output of channel 0 (DA0) is disabled and ar output of channel 1 (DA1) is enabled.
		1	D/A conversion of channels 0 and 1 is enabled.
			Analog output of channels 0 and 1 (DA0 and DA1) is enabled.
1	0	0	D/A conversion of channels 0 and 1 is enabled.
			Analog output of channels 0 and 1 (DA0 and DA1) is disabled.
		1	D/A conversion of channels 0 and 1 is enabled.
			Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled.
	1	0	D/A conversion of channels 0 and 1 is enabled.
			Analog output of channel 0 (DA0) is disabled and ar output of channel 1 (DA1) is enabled.
		1	D/A conversion of channels 0 and 1 is enabled.
			Analog output of channels 0 and 1 (DA0 and DA1) is enabled.

Rev.1.00 Jun. 07, 2006 Page 870 of 1102 REJ09B0294-0100



from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The con result continues to be output until DADR0 is written to again or the DAOE0 bit is cl The output value is expressed by the following formula:

Contents of DADR/256 \times V_{ref}

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time t_{DCONV} has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 19.2 Example of D/A Converter Operation

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

When this LSI enters software standby mode with D/A conversion enabled, the D/A outp retained, and the analog power supply current is equal to as during D/A conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, TR TRGS0 bits all to 0 to disable D/A conversion.

Rev.1.00 Jun. 07, 2006 Page 872 of 1102 REJ09B0294-0100



Flash memory version	H8SX/1663	40 kbytes	H'FF2000 to H'
r lasir memory version			1111200010111
	H8SX/1664		

Rev.1.00 Jun. 07, 2006 Page 874 of 1102 REJ09B0294-0100



- Programming/erasing interface by the download of on-chip program This LSI has a programming/erasing program. After downloading this program to th RAM, programming/erasing can be performed by setting the parameters.
- Programming/erasing time Programming time: 3 ms (typ) for 128-byte simultaneous programming Erasing time: 2000 ms (typ) per 1 block (64 kbytes)
- Number of programming The number of programming can be up to 100 times at the minimum. (1 to 100 times guaranteed.)
- Three on-board programming modes
 - SCI boot mode: Using the on-chip SCI_4, the user MAT can be programmed/en SCI boot mode, the bit rate between the host and this LSI can be automatically.

USB boot mode: Using the on-chip USB, the user MAT can be programmed/era User program mode: Using a desired interface, the user MAT can be programmed/era

- Off-board programming mode Programmer mode: Using a PROM programmer, the user MAT can be programmed.
- Programming/erasing protection Protection against programming/erasing of the flash memory can be set by hardware protection, software protection, or error protection.
- Flash memory emulation function using the on-chip RAM Realtime emulation of the flash memory programming can be performed by overlay of the flash memory (user MAT) area and the on-chip RAM.





Figure 21.1 Block Diagram of Flash Memory

Rev.1.00 Jun. 07, 2006 Page 876 of 1102 REJ09B0294-0100





2. Programming and erasure is completed.

Figure 21.2 Mode Transition of Flash Memory

Renesas

Block division erasure	O*1	O*1	0	×
Program data transfer	From host via SCI	From host via USB	From desired device via RAM	Via prog
RAM emulation	×	×	0	×
Reset initiation MAT	Embedded program storage area	Embedded program storage area	User MAT	
Transition to user mode	Changing mode and reset	Changing mode and reset	Completing Programming/ erasure* ³	

Notes: 1. All-erasure is performed. After that, the specified block can be erased.

2. In this LSI, the user programming mode is defined as the period from the timin program concerning programming and erasure is started to the timing when th program is completed. For details on a program concerning programming and see section 21.7.3, User Program Mode.

Rev.1.00 Jun. 07, 2006 Page 878 of 1102 REJ09B0294-0100



EB0	<u>H'000000 ¦ H'000001 </u>	H'000002	\leftarrow Programming unit: 128 bytes \rightarrow	+
Erase unit: 4 kbytes	Ĭ		1	-
	H'000F80 H'000F81		!	Ì
EB1	H'001000 H'001001	H'001002	\leftarrow Programming unit: 128 bytes \rightarrow	1
Erase unit: 4 kbytes			1 1	-
,	H'001F80 H'001F81	H'001F82		į
EB2	H'002000 H'002001	H'002002	\leftarrow Programming unit: 128 bytes \rightarrow	i
Erase unit: 4 kbytes	5		1	-
	H'002F80 H'002F81	H'002F82		ł
EB3	H'003000 H'003001	H'003002	\leftarrow Programming unit: 128 bytes \rightarrow	į
Erase unit: 4 kbytes				i
	H'003F80 H'003F81	H'003F82		1
EB4	H'004000 H'004001	H'004002	\leftarrow Programming unit: 128 bytes \rightarrow	1
Erase unit: 4 kbytes				1
Erase unit. + hoytes	H'004F80 H'004F81	H'004F82		-
EB5	H'005000 H'005001		\leftarrow Programming unit: 128 bytes \rightarrow	1
Erase unit: 4 kbytes				1
Liuse unit. + KDytes	H'005F80 H'005F81	H'005F82		
EB6	H'006000 H'006001		\leftarrow Programming unit: 128 bytes \rightarrow	1
Erase unit: 4 kbytes				
Liuse unit. + KDytes	H'006F80 H'006F81	H'006F82		Ì
EB7	H'007000 H'007001		\leftarrow Programming unit: 128 bytes \rightarrow	
Erase unit: 4 kbytes				-
Erase unit. + hoytes	H'007F80 H'007F81 H	H'007F82		
EB8	H'008000 H'008001		\leftarrow Programming unit: 128 bytes \rightarrow	
Erase unit: 32 kbytes			· · · · · · · · · · · · · · · · · · ·	
LIASE UNIL SZ KDYLES	H'00FF80 H'00FF81	H'00FF82		
EB9	H'010000 H'010001		\leftarrow Programming unit: 128 bytes \rightarrow	
Erase unit: 64 kbytes			· · · · · · · · · · · · · · · · · · ·	_
LIASE UTIL 04 KDYLES	H'01FF80 H'01FF81	H'01FF82		
FB10	H'020000 H'020001		\leftarrow Programming unit: 128 bytes \rightarrow	
EDIU				
	H'0AFF80 H'0AFF81	H'OAFE82		
5040	H'050000 H'050001		\leftarrow Programming unit: 128 bytes \rightarrow	
EB13		11000002		
Erase unit: 64 kbytes				_
	H'05FF80 ¦ H'05FF81 ¦	п 05FF82	_	_

Figure 21.3 Block Structure of User MAT

RENESAS

EB2 H'002000 H'002001 H'002002 ←Programming unit: 128 bytes → H'002F80 Erase unit: 4 kbytes H'002F80 H'002F81 H'002F82		Erase unit: 4 kbytes	ſ			-
Erase unit: 4 kbytes H'001F80 H'001F81 H'002002 ←Programming unit: 128 bytes → H'002 EB2 H'002000 H'00201 H'002002 ←Programming unit: 128 bytes → H'002 Erase unit: 4 kbytes H'003000 H'003002 ←Programming unit: 128 bytes → H'003 EB3 H'003000 H'003001 H'003002 ←Programming unit: 128 bytes → H'003 Erase unit: 4 kbytes H'003F80 H'003F81 H'003F82 H'003F EB4 H'004000 H'004001 H'004002 ←Programming unit: 128 bytes → H'004 Frase unit: 4 kbytes H'004F80 H'004F81 H'004F82	_	¥				<u> </u> H'000F
H'001F80 H'001F81 H'002002 ←Programming unit: 128 bytes → H'002 Erase unit: 4 kbytes H'002F80 H'002F81 H'002F82		EB1	H'001000 H'001001	H'001002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0010
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Erase unit: 4 kbytes				
Erase unit: 4 kbytes H'002F80 H'002F81 H'002F82 H'002F EB3 H'003000 H'003001 H'003020 ←Programming unit: 128 bytes → H'003F Erase unit: 4 kbytes H'003F80 H'003F81 H'003F82	_	*	H'001F80 H'001F81	H'001F82		H'001F
H'002F80 H'002F81 H'002F82 H'002F82 EB3 H'003000 H'003001 H'003002 ←Programming unit: 128 bytes→ H'0037 Erase unit: 4 kbytes H'003F80 H'003F81 H'003F82 H'0037 EB4 H'004F80 H'004001 H'004002 ←Programming unit: 128 bytes→ H'0047 Erase unit: 4 kbytes H'004F80 H'004F81 H'004F82 H'0047 EB5 H'005F80 H'004F81 H'004F82 H'0047 Erase unit: 4 kbytes H'005F80 H'005F82 H'0057 EB6 H'006600 H'005F81 H'005F82 H'0057 EB7 H'00700 H'007001 H'007002 ←Programming unit: 128 bytes→ H'0067 EB8 H'007680 H'007F81 H'007782 H'0077 EB8 H'007F80 H'007F81 H'007F82 H'0076 EB9 H'010000 H'007F81 H'007F82		EB2	H'002000 ¦ H'002001	H'002002	\leftarrow Programming unit: 128 bytes \rightarrow	¦ H'0020
EB3 H'003000 H'003001 H'003002 \leftarrow Programming unit: 128 bytes \rightarrow H'0037 Erase unit: 4 kbytes H'003F81 H'003F82 $-$ H'0037 EB4 H'00400 H'004001 H'004002 \leftarrow Programming unit: 128 bytes \rightarrow H'0047 Erase unit: 4 kbytes H'004F80 H'004F81 H'004F82 $-$		Erase unit: 4 kbytes				
Erase unit: 4 kbytes H'003F80 H'003F81 H'003F82	_	*				H'002F
H'003F80 H'003F81 H'003F82 H'003F82 H'003F82 EB4 H'004000 H'004001 H'004002 ←Programming unit: 128 bytes → H'004F81 Erase unit: 4 kbytes H'004F81 H'004F82		EB3	H'003000 H'003001	H'003002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0030
EB4 H'004000 H'004001 H'004002 \leftarrow Programming unit: 128 bytes \rightarrow H'0047 Erase unit: 4 kbytes H'004F80 H'004F81 H'004F82 $$ H'004F EB5 H'005000 H'005001 H'005002 \leftarrow Programming unit: 128 bytes \rightarrow H'005F EB6 H'005F80 H'005F81 H'005F82 $$ H'005F EB6 H'006000 H'006001 H'006F82 $$ H'006F EB7 H'006F80 H'006F81 H'007002 \leftarrow Programming unit: 128 bytes \rightarrow H'007 EB7 H'007F80 H'007F81 H'00782 $$ $$ H'007 EB8 H'007F80 H'007F81 H'00782 $$ $$ H'007 Erase unit: 4 kbytes H'007F80 H'007F81 H'007802 \leftarrow Programming unit: 128 bytes \rightarrow H'007 EB8 H'000F80 H'007F81 H'007802 \leftarrow Programming unit: 128 bytes \rightarrow H'007 EB9 H'010F80 H'01F81 H'00F82 $$ H'01FF EB10 H'01FF80 H'01FF81 H'02002		Erase unit: 4 kbytes				1
Erase unit: 4 kbytes H'004F80 H'004F81 H'004F82	_	¥				-
H'004F80 ' H'004F81 ' H'004F82 ' H'004F EB5 H'005000 ' H'005001 ' H'005002 ← Programming unit: 128 bytes → H'0050 Erase unit: 4 kbytes H'005F80 ' H'005F82 ' H'005F EB6 H'006000 ' H'006001 ' H'006002 ← Programming unit: 128 bytes → H'006F Erase unit: 4 kbytes H'006F81 ' H'005F82 ' H'005F EB7 H'006F80 ' H'006F81 ' H'007F82 ' H'007F EB8 H'007F80 ' H'007F81 ' H'007F82 ' H'007F EB8 H'007F80 ' H'007F81 ' H'007F82 ' H'007F EB8 H'007F80 ' H'007F81 ' H'007F82 ' H'007F EB9 H'00FF80 ' H'007F81 ' H'007F82 '		EB4	H'004000 H'004001	H'004002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0040
EB5 H'005000 H'005001 H'005002 \leftarrow Programming unit: 128 bytes \rightarrow H'0057 Erase unit: 4 kbytes H'005F80 H'005F81 H'005F82 $-$ H'0057 EB6 H'006000 H'006001 H'006002 \leftarrow Programming unit: 128 bytes \rightarrow H'0067 Erase unit: 4 kbytes H'006F80 H'006F81 H'006F82 $-$		Erase unit: 4 kbytes	ſ			
Erase unit: 4 kbytes H'005F80 H'005F81 H'005F82	_	¥				
H'005F80 H'005F81 H'005F82 H'005F82 EB6 H'006000 H'006001 H'006002 ←Programming unit: 128 bytes → H'0066 Erase unit: 4 kbytes H'006F81 H'006F82 H'006F EB7 H'007000 H'007001 H'007002 ←Programming unit: 128 bytes → H'0070 EB7 H'007F80 H'007F81 H'007F82 H'0077 EB8 H'007F80 H'007F82 H'0077 EB8 H'007F80 H'007F82 H'0077 EB8 H'007F80 H'007F82 H'0077 EB8 H'007F80 H'007F81 H'007F82		EB5	H'005000 H'005001	H'005002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0050
EB6 H'006000 H'006001 H'006002 ←Programming unit: 128 bytes → H'00602 Erase unit: 4 kbytes H'006F80 H'006F81 H'006F82		Erase unit: 4 kbytes				i
Erase unit: 4 kbytes H'006F80 H'006F81 H'006F82	_	¥				-
H'006F80 H'006F81 H'006F82			<u>H'006000 ¦ H'006001</u>	H'006002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0060
EB7 H'007000 H'007001 H'007002 ←Programming unit: 128 bytes→ H'00707 Erase unit: 4 kbytes H'007F80 H'007F81 H'007F82		Erase unit: 4 kbytes	ſ			<u> </u>
Erase unit: 4 kbytes H'007F80 H'007F81 H'007F82 H'007F EB8 H'008000 H'008001 H'008002 ← Programming unit: 128 bytes → H'0080 Erase unit: 32 kbytes H'00FF80 H'00FF81 H'00FF82 H'00FF EB9 H'010000 H'010001 H'010002 ← Programming unit: 128 bytes → H'0100 Erase unit: 64 kbytes H'01FF81 H'01FF81 H'01FF82 H'01FF EB15 H'020000 H'020001 H'020002 ← Programming unit: 128 bytes → H'02000 H'04FF80 H'04FF81 H'04FF82 H'04FF EB15 H'070000 H'070001 H'070002 ← Programming unit: 128 bytes → H'07000	-	Y				
H'007F80 H'007F81 H'007F82 H'007F EB8 H'008000 H'008001 H'008002 ← Programming unit: 128 bytes → H'0080 Erase unit: 32 kbytes H'00FF81 H'00FF82 H'00FF EB9 H'010000 H'010001 H'010002 ← Programming unit: 128 bytes → H'010F Erase unit: 64 kbytes H'01FF81 H'01FF82 H'01FF FB10 H'020000 H'020001 H'020002 ← Programming unit: 128 bytes → H'02000 H'04FF80 H'04FF81 H'04FF82 H'04FF82 + H'04FF82 + H'04FF80 H'070001 H'070002 ← Programming unit: 128 bytes → H'02000 H'04FF80 H'070001 H'070002 ← Programming unit: 128 bytes → H'02000 H'070000 H'070001 H'070002 ← Programming unit: 128 bytes → H'07000 EB15 H'070001 H'070001 H'070002 ← Programming unit: 128 bytes → H'07000			<u>H'007000 H'007001</u>	H'007002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0070
EB8 H'008000 H'008001 H'008002 ←Programming unit: 128 bytes→ H'00802 Erase unit: 32 kbytes H'00FF80 H'00FF81 H'00FF82		Erase unit: 4 kbytes	Î			
Erase unit: 32 kbytes H'00FF80 H'00FF81 H'00FF82 H'00FF EB9 H'010000 H'010001 H'010002 ←Programming unit: 128 bytes → H'0100 Erase unit: 64 kbytes H'01FF80 H'01FF81 H'01FF82 H'01FF EB10 H'01FF80 H'01FF81 H'01FF82 H'01FF EB15 H'0AFF80 H'070001 H'070002 ←Programming unit: 128 bytes → H'07002 Erase unit: 64 kbytes H'070001 H'070002 ←Programming unit: 128 bytes → H'07002	_	Y				
H'00FF80 H'00FF81 H'00FF82 H'00FF82 EB9 H'010000 H'010001 H'010002 ←Programming unit: 128 bytes→ H'0100 Erase unit: 64 kbytes H'01FF81 H'01FF82 H'01FF82 H'01FF82 H'01FF80 H'01FF81 H'01FF82 H'01FF82 H'01FF82 EB10 H'020000 H'020001 H'020002 ←Programming unit: 128 bytes→ H'02007 H'0AFF80 H'0AFF81 H'0AFF82 H'0AFF82 H'04FF80 H'070001 H'070002 ←Programming unit: 128 bytes→ H'07007 EB15 H'070000 H'070001 H'070002 ←Programming unit: 128 bytes→ H'07007 Erase unit: 64 kbytes			<u>H'008000 ¦ H'008001</u>	H'008002	\leftarrow Programming unit: 128 bytes \rightarrow	H 0080
EB9 H'010000 H'010001 H'010002 ←Programming unit: 128 bytes → H'01000 Erase unit: 64 kbytes H'01FF81 H'01FF82 H'01FF FB10 H'020001 H'020002 ←Programming unit: 128 bytes → H'02000 H'0AFF80 H'0AFF81 H'0AFF82		Erase unit: 32 kbytes -				
Erase unit: 64 kbytes H'01FF80 H'01FF81 H'01FF82	-	<u> </u>				
H'01FF80 H'01FF81 H'01FF82 H'01FF FB10 H'020000 H'020001 H'020002 ←Programming unit: 128 bytes→ H'0200 H'0AFF80 H'0AFF81 H'0AFF82				H'010002	\leftarrow Programming unit: 128 bytes \rightarrow	H'0100
EB10 H'020000 H'020001 H'020002 ←Programming unit: 128 bytes→ H'0200 H'0AFF80 H'0AFF81 H'0AFF82 H'0AFF EB15 H'070000 H'070001 H'070002 ←Programming unit: 128 bytes→ H'07000 Erase unit: 64 kbytes		Erase unit: 64 kbytes ~				
H'0AFF80 H'0AFF81 H'0AFF82	-	- <u>T</u>				
EB15 <u>H'070000</u> H'070001 H'070002 ←Programming unit: 128 bytes→ H'0700 Erase unit: 64 kbytes ✓	_	T FB10		H 020002	\leftarrow Programming unit: 128 bytes \rightarrow	H 0200
EB15 <u>H'070000</u> H'070001 H'070002 ←Programming unit: 128 bytes→ H'0700 Erase unit: 64 kbytes ✓	-					
Erase unit: 64 kbytes	-				Brogramming unit: 109 butca	
Erase unit: 64 kbytes				п 070002	\leftarrow riogramming unit: 126 Dytes \rightarrow	
Y [NU/FF0], NU/FF0], NU/FF02,		Erase unit: 64 kbytes ~				
	-	Y		INV/FF62		

Figure 21.4 Block Structure of User MAT

Rev.1.00 Jun. 07, 2006 Page 880 of 1102 REJ09B0294-0100

RENESAS




Figure 21.5 Procedure for Creating Procedure Program

(1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip R on-chip program to be downloaded is selected by the programming/erasing interface reg start address of the on-chip RAM where an on-chip program is downloaded is specified flash transfer destination address register (FTDAR).

RENESAS

(5) Initialization of Programming/Erasing

A pulse with the specified period must be applied when programming or erasing. The spe pulse width is made by the method in which wait loop is configured by the CPU instruction Accordingly, the operating frequency of the CPU needs to be set before programming/erasing operating frequency of the CPU is set by the programming/erasing interface parameter.

(4) Execution of Programming/Erasing

The start address of the programming destination and the program data are specified in 12 units when programming. The block to be erased is specified with the erase block numbe erase-block units when erasing. Specifications of the start address of the programming de program data, and erase block number are performed by the programming/erasing interfa parameters, and the on-chip program is initiated. The on-chip program is executed by usi JSR or BSR instruction and executing the subroutine call of the specified address in the or RAM. The execution result is returned to the programming/erasing interface parameter.

The area to be programmed must be erased in advance when programming flash memory interrupts are disabled during programming/erasing.

(5) When Programming/Erasing is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasing can be realized by updating the start address of the programming do and program data, or the erase block number. Since the downloaded on-chip program is le on-chip RAM even after programming/erasing completes, download and initialization are required when the same processing is executed consecutively.

Rev.1.00 Jun. 07, 2006 Page 882 of 1102 REJ09B0294-0100



PM2	Input	SCI boot mode/USB boot mode setting (for boot mode setting by MD3 to MD0)
TxD4	Output	Serial transmit data output (used in SCI boot mode)
RxD4	Input	Serial receive data input (used in SCI boot mode)
USD+, USD-	I/O	USB data I/O (used in USB boot mode)
VBUS	Input	USB cable connection/disconnection detect (used in USB t
PM3	Input	USB bus power mode/self power mode setting (used in US mode)
PM4	Output	D+ pull-up control (used in USB boot mode)

• Flash transfer destination address register (FTDAR)

Programming/Erasing Interface Parameters:

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

There are several operating modes for accessing the flash memory. Respective operating registers, and parameters are assigned to the user MAT. The correspondence between oper modes and registers/parameters for use is shown in table 21.3.

Rev.1.00 Jun. 07, 2006 Page 884 of 1102 REJ09B0294-0100




parameters	FPFR	—	0	0	0	
	FPEFEQ		0			
	FMPAR		_	0		
	FMPDR		_	0		
	FEBS		_		0	
RAM emulation	RAMER					_ (

21.6.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a power-on reset.

(1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the o program to be downloaded to the on-chip RAM.



				flash memory, the reset must be released after input period (period of $\overline{\text{RES}} = 0$) of at least 100
				0: Flash memory operates normally (Error pro invalid)
				[Clearing condition]
				At a power-on reset
				 An error occurs during programming/erasin memory (Error protection is valid)
				[Setting conditions]
				 When an interrupt, such as NMI, occurs du programming/erasing.
				 When the flash memory is read during programming/erasing (including a vector re an instruction fetch).
				 When the SLEEP instruction is executed duprogramming/erasing (including software st mode).
				 When a bus master other than the CPU, su DMAC and DTC, obtains bus mastership du programming/erasing.
3 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified

Rev.1.00 Jun. 07, 2006 Page 886 of 1102 REJ09B0294-0100



immediately after setting this bit to 1. All interr be disabled during download. This bit is cleare when download is completed.

During program download initiated with this bi particular processing which accompanies ban switching of the program storage area is exec Before a download request, initialize the VBR to H'00000000. After download is completed, contents can be changed.

 Download of the programming/erasing pro not requested.

[Clearing condition]

- When download is completed
- 1: Download of the programming/erasing pro requested.

[Setting conditions] (When all of the following are satisfied)

- Not in RAM emulation mode (the RAMS bin RAMER is cleared to 0)
- H'A5 is written to FKEY
- Setting of this bit is executed in the on-chip

Note: * This is a write-only bit. This bit is always read as 0.

RENESAS

7 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program to be downlo
				0: Programming program is not selected.
				[Clearing condition]
				When transfer is completed
				1: Programming program is selected.

(3) Flash Erase Code Select Register (FECS)

FECS selects the erasing program to be downloaded.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	—	—	—	—	_	E
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	F

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
0	EPVB	0	R/W	Erase Pulse Verify Block
				Selects the erasing program to be downloaded
				0: Erasing program is not selected.
				[Clearing condition]
				When transfer is completed
				1: Erasing program is selected.

Rev.1.00 Jun. 07, 2006 Page 888 of 1102 REJ09B0294-0100

RENESAS

Bit	Bit Name	Value	R/W	Description					
7	K7	0	R/W	Key Code					
6	K6	0	R/W	When H'A5 is written to FKEY, writing to the S					
5	K5	0	R/W	FCCS is enabled. When a value other than H written, the SCO bit cannot be set to 1. There					
4	K4	0	R/W	on-chip program cannot be downloaded to the					
3	K3	0	R/W	RAM.					
2	K2	0	R/W	Only when H'5A is written can programming					
1	K1	0	R/W	the flash memory be executed. When a value H'5A is written, even if the programming/erasi					
0	K0	0	R/W	program is executed, programming/erasing performed.					
				H'A5: Writing to the SCO bit is enabled. (The cannot be set to 1 when FKEY is a val than H'A5.)					
				H'5A: Programming/erasing of the flash men enabled. (When FKEY is a value other H'A5, the software protection state is e					
				H'00: Initial value					

Bit	Bit Name	Value	R/W	Description			
7	TDER	0	R/W	Transfer Des	tination Address Setting Error		
				This bit is set to 1 when an error has occurred the start address specified by bits TDA6 to TD.			
				A start address error is determined by set in bits TDA6 to TDA0 is within the r H'02 when download is executed by se in FCCS to 1. Make sure that this bit is before setting the SCO bit to 1 and the by bits TDA6 to TDA0 should be within H'00 to H'02.			
				0: The value the range.	specified by bits TDA6 to TDA0 is		
					specified by bits TDA6 to TDA0 is I'FF and download has stopped.		
6	TDA6	0	R/W	Transfer Des	tination Address		
5	TDA5	0	R/W		on-chip RAM start address of the		
4	TDA4	0	R/W		stination. A value between H'00 a bytes can be specified as the star		
3	TDA3	0	R/W	of the on-chip			
2	TDA2	0	R/W	H'00:	H'FF9000 is specified as the star		
1	TDA1	0	R/W		address.		
0	TDA0	0	R/W	H'01:	H'FFA000 is specified as the sta address.		
				H'02:	H'FFB000 is specified as the sta address.		
				H'03 to H'7F:	Setting prohibited. (Specifying a value from H'03 to the TDER bit to 1 and stops dow the on-chip program.)		

Rev.1.00 Jun. 07, 2006 Page 890 of 1102 REJ09B0294-0100

RENESAS

is written in R0. The programming/erasing interface parameters are used in download coinitialization before programming or erasing, programming, and erasing. Table 21.4 sho usable parameters and target modes. The meaning of the bits in the flash pass and fail reparameter (FPFR) varies in initialization, programming, and erasure.

Parameter	Download	Initialization	Programming	Erasure	R/W	Initial Value	All
DPFR	0	_	—		R/W	Undefined	On
FPFR	0	0	0	0	R/W	Undefined	R0
FPEFEQ	_	0	—	_	R/W	Undefined	EF
FMPAR	_		0		R/W	Undefined	EF
FMPDR	_	_	0		R/W	Undefined	EF
FEBS		_		0	R/W	Undefined	EF

Table 21.4 Parameters and Target Modes

Note: * A single byte of the start address of the on-chip RAM specified by FTDAR

Download Control: The on-chip program is automatically downloaded by setting the S FCCS to 1. The on-chip RAM area to download the on-chip program is the 4-kbyte area from the start address specified by FTDAR. Download is set by the programming/erasin registers, and the download pass and fail result parameter (DPFR) indicates the return v



register EK1. This parameter is caned the hash multipurpose address area parameter (FM

The program data is always in 128-byte units. When the program data does not satisfy 12 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of the address of the programming destination on the user MAT is aligned at an address where the eight bits (A7 to A0) are H'00 or H'80.

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of th and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be se general register ER0. This parameter is called the flash multipurpose data destination area parameter (FMPDR).

For details on the programming procedure, see section 21.7.3, User Program Mode.

Erasure: When the flash memory is erased, the erase block number on the user MAT mupassed to the erasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This paran called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 13 as the erase block number.

For details on the erasing procedure, see section 21.7.3, User Program Mode.

Rev.1.00 Jun. 07, 2006 Page 892 of 1102 REJ09B0294-0100



7 to 3				Unused
				These bits return 0.
2	SS	_	R/W	Source Select Error Detect
				Only one type can be specified for the on-chip which can be downloaded. When the program downloaded is not selected, more than two typ programs are selected, or a program which is mapped is selected, an error occurs.
				0: Download program selection is normal
				1: Download program selection is abnormal
1	FK	_	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'A5) and returns the
				0: FKEY setting is normal (H'A5)
				1: FKEY setting is abnormal (value other that
0	SF	_	R/W	Success/Fail
				Returns the download result. Reads back the downloaded to the on-chip RAM and determin whether it has been transferred to the on-chip
				0: Download of the program has ended norm error)
				1: Download of the program has ended abno (error occurs)

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_			Unused
				These bits return 0.
1	FQ	_	R/W	Frequency Error Detect
				Compares the specified CPU operating frequer the operating frequencies supported by this LS returns the result.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
0	SF		R/W	Success/Fail
				Returns the initialization result.
				0: Initialization has ended normally (no error)
				1: Initialization has ended abnormally (error oc

(b) Programming

FPFR indicates the return value of the programming result.

Bit	7	6	5	4	3	2	1	
Bit Name	—	MD	EE	FK	_	WD	WA	

Bit	Bit Name	Initial Value	R/W	Description
7	_	—		Unused
				Returns 0.

Rev.1.00 Jun. 07, 2006 Page 894 of 1102	
REJ09B0294-0100	RENESAS

EE			
		R/W	Programming Execution Error Detect
			Writes 1 to this bit when the specified data co written because the user MAT was not erased is set to 1, there is a high possibility that the u has been written to partially. In this case, after the error factor, erase the user MAT.
			0: Programming has ended normally
			 Programming has ended abnormally (progresult is not guaranteed)
FK	_	R/W	Flash Key Register Error Detect
			Checks the FKEY value (H'5A) before program starts, and returns the result.
			0: FKEY setting is normal (H'5A)
			1: FKEY setting is abnormal (value other than
_	_	_	Unused
			Returns 0.
WD		R/W	Write Data Address Detect
			When an address not in the flash memory are specified as the start address of the storage d for the program data, an error occurs.
			0: Setting of the start address of the storage destination for the program data is normal
			1: Setting of the start address of the storage destination for the program data is abnorm

				destination is abnormal
0	SF	_	R/W	Success/Fail
				Returns the programming result.
				0: Programming has ended normally (no error)
				1: Programming has ended abnormally (error o

(c) Erasure

FPFR indicates the return value of the erasure result.

Bit	7	6	5	4	3	2	1	
Bit Name	—	MD	EE	FK	EB	_	—	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	_	_	Unused
				Returns 0.
6	MD	_	R/W	Erasure Mode Related Setting Error Detect
				Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, see 21.8.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming can performed (FLER = 1)
-				

Rev.1.00 Jun. 07, 2006 Page 896 of 1102 REJ09B0294-0100



4	FK	—	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'5A) before erasure and returns the result.
				0: FKEY setting is normal (H'5A)
				1: FKEY setting is abnormal (value other than
3	EB	_	R/W	Erase Block Select Error Detect
				Checks whether the specified erase block nur the block range of the user MAT, and returns
				0: Setting of erase block number is normal
				1: Setting of erase block number is abnormal
2, 1		_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.
				0: Erasure has ended normally (no error)
				1: Erasure has ended abnormally (error occur

Bit	15	14	13	12	11	10	9	
Bit Name	F15	F14	F13	F12	F11	F10	F9	
Bit	7	6	5	4	3	2	1	
Bit Name	F7	F6	F5	F4	F3	F2	F1	

		Initial			
Bit	Bit Name	Value	R/W	Desc	cription
31 to 16	_	_	_	Unus	sed
				Thes	se bits should be cleared to 0.
15 to 0	F15 to F0	_	R/W	Freq	uency Set
				Whe multi	se bits set the operating frequency of the C in the PLL multiplication function is used, s iplied frequency. The setting value must be ulated as follows:
				b	The operating frequency shown in MHz unit be rounded in a number of three decimal pl be shown in a number of two decimal place
				b	he value multiplied by 100 is converted to inary digit and is written to FPEFEQ (gene egister ER0).
					example, when the operating frequency of 6.000 MHz, the value is as follows:
					he number of three decimal places of 35.0 ounded.
				tl	The formula of $35.00 \times 100 = 3500$ is converse binary digit and B'0000 1101 1010 1100 H'0DAC) is set to ER0.

Rev.1.00 Jun. 07, 2006 Page 898 of 1102 REJ09B0294-0100

RENESAS

BIt		23	22	21	20	19	18	17	
Bit Nan	ne	MOA23	MOA22	MOA21	MOA20	MOA19	MOA18	MOA17	ſ
Bit		15	14	13	12	11	10	9	
Bit Nan	ne	MOA15	MOA14	MOA13	MOA12	MOA11	MOA10	MOA9	
Bit		7	6	5	4	3	2	1	
Bit Nan	ne	MOA7	MOA6	MOA5	MOA4	MOA3	MOA2	MOA1	
Bit	Bit N	Init Iame Val		W D	escription	I			
31 to 0		10A31 to — 10A0		de pr st	estination o ogrammin art addres	on the use g is execu s of the us	r MAT. Co ted startin er MAT. T	s of the pr nsecutive g from the herefore, to g destination	128 sp the

Bit	Bit Name Value	R/W	Description
31 to 0	MOA31 to — MOA0	R/W	These bits store the start address of the progr destination on the user MAT. Consecutive 128 programming is executed starting from the sp start address of the user MAT. Therefore, the start address of the programming destination 128-byte boundary, and MOA6 to MOA0 are a cleared to 0.



Bit		23	22	21	20	19	18	17				
Bit Nam	ne	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18	MOD17	м			
Dit		15	14	10	10	44	10	0				
Bit		15	14	13	12	11	10	9				
Bit Nam	ne	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	М			
Bit		7	6	5	4	3	2	1				
Bit Nam	ne	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	М			
Bit	Initial Bit Bit Name Value R/W Description											
31 to 0	1 to 0 MOD31 to — R/W MOD0			sto 12	ores the pr	ogram dat a is progra	a for the u ammed to	s of the are ser MAT. (the user M	Con			

Rev.1.00 Jun. 07, 2006 Page 900 of 1102 REJ09B0294-0100



Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	_		_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name	23	22	21	20	15	10	17	
Initial Value	I							
		_						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value		_	_				_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	_		_		_	_		
Bit	7	6	5	4	3	2	1	_
Bit Name								
Initial Value	_			_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	F

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	0	R	Reserved
				These are read-only bits and cannot be modified
3	RAMS	0	R/W	RAM Select
				Selects the function which emulates the flash musing the on-chip RAM.
				0: Disables RAM emulation function
				 Enables RAM emulation function (all blocks of user MAT are protected against programming erasing)
2	RAM2	0	R/W	Flash Memory Area Select
1	RAM1	0	R/W	These bits select the user MAT area overlaid w
0	RAM0	0	R/W	on-chip RAM when RAMS = 1. The following an correspond to the 4-kbyte erase blocks.
				000: H'000000 to H'000FFF (EB0)
				001: H'001000 to H'001FFF (EB1)
				010: H'002000 to H'002FFF (EB2)
				011: H'003000 to H'003FFF (EB3)
				100: H'004000 to H'004FFF (EB4)
				101: H'005000 to H'005FFF (EB5)
				110: H'006000 to H'006FFF (EB6)
				111: H'007000 to H'007FFF (EB7)

Rev.1.00 Jun. 07, 2006 Page 902 of 1102 REJ09B0294-0100



Mode Setting	EMLE	MD3	MD2	MD1	MD0	Ρ
SCI boot mode	0	0	0	1	0	0
USB boot mode	_					1
User program mode			1	1	_	

21.7.1 SCI Boot Mode

SCI boot mode executes programming/erasing of the user MAT by means of the control and program data transmitted from the externally connected host via the on-chip SCI_4.

In SCI boot mode, the tool for transmitting the control command and program data, and program data must be prepared in the host. The serial communication mode is set to asy mode. The system configuration in SCI boot mode is shown in figure 21.6. Interrupts are in SCI boot mode. Configure the user system so that interrupts do not occur.




Figure 21.6 System Configuration in SCI Boot Mode



adjustment end sign. When the host receives this bit adjustment end sign normally, it tran byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode aga bit rate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 21.6.




Figure 21.7 Automatic-Bit-Rate Adjustment Operation

Table 21.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LS		
9,600 bps	8 to 18 MHz		
19,200 bps	8 to 18 MHz		

Rev.1.00 Jun. 07, 2006 Page 904 of 1102 REJ09B0294-0100






Figure 21.8 SCI Boot Mode State Transition Diagram



erasing command is transmitted. When the erase block number must be transmitted a erasing command is transmitted. When the erasure is finished, the erase block number set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when t specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are erase entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and read of the user MAT and acquisition of current status information.

Memory read of the user MAT can only read the data programmed after all user MAT ha automatically been erased. No other data can be read.

Rev.1.00 Jun. 07, 2006 Page 906 of 1102 REJ09B0294-0100






Figure 21.9 System Configuration in USB Boot Mode



	For bus power mode (PM3 = 1)	500
Endpoint configuration	EP0 Control (in out) 8 bytes	
	Configuration 1	
	L InterfaceNumber0	
	AlternateSetting0	
	EP1 Bulk (out) 64 bytes	
	EP2 Bulk (in) 64 bytes	

Rev.1.00 Jun. 07, 2006 Page 908 of 1102 REJ09B0294-0100






Figure 21.10 USB Boot Mode State Transition Diagram



check), and memory read of the user wiA1, and acquiring the current status mormation

(3) Notes on USB Boot Mode Execution

- The clock of 48 MHz needs to be supplied to the USB module. Set the external clock frequency and clock pulse generator so as to supply 48 MHz as the clock for the USB For details, refer to section 22, Clock Pulse Generator.
- Use the PM4 pin for the D+ pull-up control connection.
- For the stable supply of the power during the flash memory programming and erasing cable should not be connected via the bus powered HUB.
- If the bus powered HUB is disconnected during the flash memory programming and e permanent damage to the LSI may result.
- If the USB bus in the bus power mode enters the suspend mode, this does not make the transition to the software standby mode in the power-down state.

Rev.1.00 Jun. 07, 2006 Page 910 of 1102 REJ09B0294-0100






Figure 21.11 Programming/Erasing Flow






Figure 21.12 RAM Map when Programming/Erasing is Executed

Rev.1.00 Jun. 07, 2006 Page 912 of 1102 REJ09B0294-0100






Figure 21.13 Programming Procedure in User Program Mode

RENESAS

H'FF, the program processing time can be shortened.

- Select the on-chip program to be downloaded and the download destination. When the bit in FPCS is set to 1, the programming program is selected. Several programming/en programs cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the or destination is specified by FTDAR.
- 2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be to request download of the on-chip program.
- 3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s SCO bit to 1, all of the following conditions must be satisfied.
 - RAM emulation mode has been canceled.
 - H'A5 is written to FKEY.
 - Setting the SCO bit is executed in the on-chip RAM.

When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be 1 procedure program. The download result can be confirmed by the return value of the 1 parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR paramete value other than the return value (e.g. H'FF). Since particular processing that is accome by bank switching as described below is performed when download is executed, initia VBR contents to H'00000000. Dummy read of FCCS must be performed twice immediater the SCO bit is set to 1.

- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.

Rev.1.00 Jun. 07, 2006 Page 914 of 1102 REJ09B0294-0100



- If access to the flash memory is requested by the DMAC or DTC during downloa operation cannot be guaranteed. Make sure that an access request by the DMAC not generated.
- 4. FKEY is cleared to H'00 for protection.
- 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specific FTDAR). If the value of the DPFR parameter is H'00, download has been performed. If the value is not H'00, the source that caused download to fail can be investigated by description below.
 - If the value of the DPFR parameter is the same as that before downloading, the s the start address of the download destination in FTDAR may be abnormal. In thi confirm the setting of the TDER bit in FTDAR.
 - If the value of the DPFR parameter is different from that before downloading, ch bit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initialization settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initializ program and initialization is not performed. For details on setting the frequency, see 21.6.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register E CPU).



- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su
 program storage area and stack area in the on-chip RAM and register values are no
 overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasing. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other th CPU during programming/erasing, causing a voltage exceeding the specifications to b applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by s bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control mode Accordingly, interrupts other than NMI are held and not executed. Configure the user so that NMI interrupts do not occur. The interrupts that are held must be executed after programming completes. When the bus mastership is moved to other than the CPU, su the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM not acquire the bus.
- 10. FKEY must be set to H'5A and the user MAT must be prepared for programming.

Rev.1.00 Jun. 07, 2006 Page 916 of 1102 REJ09B0294-0100



- must be transferred to the on-chip RAM and then programming must be executed
- 12. Programming is executed. The entry point of the programming program is at the add is 16 bytes after #DLTOP (start address of the download destination specified by FT Call the subroutine to execute programming by using the following steps.

MOV.L #DLTOP+16,ER2 ; Set entry address to ER2
JSR @ER2 ; Call programming routine
NOP

- The general registers other than ER0 or ER1 are held in the programming progra
- R0L is a return value of the FPFR parameter.
- Since the stack area is used in the programming program, a stack area of 128 byt maximum must be allocated in RAM.
- 13. The return value in the programming program, the FPFR parameter is determined.
- 14. Determine whether programming of the necessary data has finished. If more than 12 data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte repeat steps 11 to 14. Increment the programming destination address by 128 bytes a the programming data pointer correctly. If an address which has already been progra written to again, not only will a programming error occur, but also flash memory will damaged.
- 15. After programming finishes, clear FKEY and specify software protection. If this LSI restarted by a reset immediately after programming has finished, secure the reset inp (period of $\overline{\text{RES}} = 0$) of at least 100 µs.






Figure 21.14 Erasing Procedure in User Program Mode

Rev.1.00 Jun. 07, 2006 Page 918 of 1102 REJ09B0294-0100 programs cannot be selected at one time. If several programs are selected, a downloa returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR.

For the procedures to be carried out after setting FKEY, see section 21.7.3 (2), Program Procedure in User Program Mode.

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS parameter MAT in general register ER0. If a value other than an erase block number user MAT is set, no block is erased even though the erasing program is executed, and is returned to the FPFR parameter.
- 3. Erasure is executed. Similar to as in programming, the entry point of the erasing program the address which is 16 bytes after #DLTOP (start address of the download destination specified by FTDAR). Call the subroutine to execute erasure by using the following

```
MOV.L #DLTOP+16, ER2 ; Set entry address to ER2
JSR @ER2 ; Call erasing routine
NOP
```

- The general registers other than ER0 or ER1 are held in the erasing program.
- R0L is a return value of the FPFR parameter.
- Since the stack area is used in the erasing program, a stack area of 128 bytes at th maximum must be allocated in RAM.
- 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one block be erased, update the FEBS parameter and repeat steps 2 to 5.
- 6. After erasure completes, clear FKEY and specify software protection. If this LSI is r a power-on reset immediately after erasure has finished, secure the reset input period of $\overline{\text{RES}} = 0$) of at least 100 µs.

RENESAS




Figure 21.15 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Program Mode

In Figure 21.15, since RAM emulation is performed, the erasing/programming program is downloaded to avoid the 4-kbyte on-chip RAM area (H'FFA000 to H'FFAFFF). Downloa initialization are performed only once at the beginning. Note the following when executin procedure program.

Be careful not to overwrite data in the on-chip RAM with overlay settings. In addition
programming program area, erasing program area, and RAM emulation area, areas fo
procedure programs, work area, and stack area are reserved in the on-chip RAM. Do
settings that will overwrite data in these areas.

Rev.1.00 Jun. 07, 2006 Page 920 of 1102 REJ09B0294-0100

- The on-chip program is downloaded to and executed in the on-chip RAM specified I FTDAR. Therefore, this on-chip RAM area is not available for use.
- Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a area.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the RAM because it will require switching of the memory MATs.
- In an operating mode in which the external address space is not accessible, such as s mode, the required procedure programs, NMI handling vector table, and NMI handli should be transferred to the on-chip RAM before programming/erasing starts (downlis determined).
- The flash memory is not accessible during programming/erasing. Programming/erasing executed by the program downloaded to the on-chip RAM. Therefore, the procedure that initiates operation, the NMI handling vector table, and the NMI handling routing stored in the on-chip RAM other than the flash memory.
- After programming/erasing starts, access to the flash memory should be inhibited un is cleared. The reset input state (period of $\overline{\text{RES}} = 0$) must be set to at least 100 µs wh operating mode is changed and the reset start executed on completion of programming Transitions to the reset state are inhibited during programming/erasing. When the reset is input, a reset input state (period of $\overline{\text{RES}} = 0$) of at least 100 µs is needed before the signal is released.
- When the program data storage area is within the flash memory area, an error will or when the data stored is normal program data. Therefore, the data should be transferred on-chip RAM to place the address that the FMPDR parameter indicates in an area of the flash memory.

RENESAS

	Storable/Exe	cutable Area	Sele	cted M
Item	On-Chip RAM	User MAT	User MAT	Embe Progr Stora
Storage area for program data	0	×*	—	—
Operation for selecting on-chip program to be downloaded	0	0	0	
Operation for writing H'A5 to FKEY	0	0	0	
Execution of writing 1 to SCO bit in FCCS (download)	0	×		0
Operation for clearing FKEY	0	0	0	
Decision of download result	0	0	0	
Operation for download error	0	0	0	
Operation for setting initialization parameter	0	0	0	
Execution of initialization	0	×	0	
Decision of initialization result	0	0	0	
Operation for initialization error	0	0	0	
NMI handling routine	0	×	0	
Operation for disabling interrupts	0	0	0	
Operation for writing H'5A to FKEY	0	0	0	
Operation for setting programming parameter	0	×	0	
Execution of programming	0	×	0	
Decision of programming result	0	×	0	
Operation for programming error	0	×	0	
Operation for clearing FKEY	0	×	0	

Table 21.9 Usable Area for Programming in User Program Mode

Note: * Transferring the program data to the on-chip RAM beforehand enables this are used.

Rev.1.00 Jun. 07, 2006 Page 922 of 1102 REJ09B0294-0100

RENESAS

Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	х	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	х	0
Operation for disabling interrupts	0	0	0
Operation for writing H'5A to FKEY	0	0	0
Operation for setting erasure parameter	0	×	0
Execution of erasure	0	х	0
Decision of erasure result	0	х	0
Operation for erasure error	0	х	0
Operation for clearing FKEY	0	×	0

program is initiated, and the error in programming/erasing is indicated by the FFFK para

Item	Description	Download	Progra Erasin
Item Reset protection	 Description The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered. The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during 	0	O
	programming or erasure, data in the	,	
	flash memory is not guaranteed. In this	i	
	case, execute erasure and then		
	execute programming again.		

Function to be Pro

Rev.1.00 Jun. 07, 2006 Page 924 of 1102 REJ09B0294-0100



by SCO bit	entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.		
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasing are disabled unless the required key code is written in FKEY.	0	0
Emulation protection	The programming/erasing protection state is entered when the RAMS bit in the RAM emulation register (RAMER) is set to 1.	0	0

21.8.3 Error Protection

Error protection is a mechanism for aborting programming or erasure when a CPU runar occurs or operations not according to the programming/erasing procedures are detected programming/erasing of the flash memory. Aborting programming or erasure in such ca prevents damage to the flash memory due to excessive programming or erasing.

If an error occurs during programming/erasing of the flash memory, the FLER bit in FC to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasing.
- When the flash memory is read from during programming/erasing (including a vector an instruction fetch).
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasing.
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus m during programming/erasing.

RENESAS




Figure 21.16 Transitions to Error Protection State

Rev.1.00 Jun. 07, 2006 Page 926 of 1102 REJ09B0294-0100






Figure 21.17 RAM Emulation Flow






Figure 21.18 Address Map of Overlaid RAM Area (H8SX/1663)

The flash memory area that can be emulated is the one area selected by bits RAM2 to RA RAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RA RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download p of the on-chip program must be executed. At this time, the download area should be spec that the overlaid RAM area is not overwritten by downloading the on-chip program. Sinc in which the tuned data is stored is overlaid with the download area when FTDAR = H'01 tuned data must be saved in an unused area beforehand.

Rev.1.00 Jun. 07, 2006 Page 928 of 1102 REJ09B0294-0100






Figure 21.19 Programming Tuned Data (H8SX/1663)

- 1. After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cance overlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- 3. Start the procedure program and download the on-chip program to the on-chip RAM address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program m downloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR a FMPDR parameters and then execute programming.
- Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of of the RAM2 to RAM0 bits. Under this condition, the on-chip program cannot be downloaded. When data is to be actually programmed and erased, clear the RAM to 0.

RENESAS

User MAT	H8SX/1663	384 kbytes	FZTAT512V3A
	H8SX/1664	512 kbytes	_

21.11 Standard Serial Communication Interface Specifications for B Mode

The boot program initiated in boot mode performs serial communication using the host at chip SCI_4. The serial communication interface specifications are shown below.

The boot program has three states.

1. Bit-rate-adjustment state

In this state, the boot program adjusts the bit rate to achieve serial communication with host. Initiating boot mode enables starting of the boot program and entry to the bit-rat adjustment state. The program receives the command from the host to adjust the bit rate adjusting the bit rate, the program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The device clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to chip RAM and erases the user MATs before the transition.

3. Programming/erasing state

Programming and erasure by the boot program take place in this state. The boot program ade to transfer the programming/erasing programs to the on-chip RAM by command the host. Sum checks and blank checks are executed by sending these commands from host.

Rev.1.00 Jun. 07, 2006 Page 930 of 1102 REJ09B0294-0100






Figure 21.20 Boot Program States






Figure 21.21 Bit-Rate-Adjustment Sequence

(2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host a boot program is as shown below.

1. One-byte commands and one-byte responses

These one-byte commands and one-byte responses consist of the inquiries and the AC successful completion.

2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selections responses to inquiries.

The program data size is not included under this heading because it is determined in a command.

3. Error response

The error response is a response to inquiries. It consists of an error response and an er and comes two bytes.

4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

Rev.1.00 Jun. 07, 2006 Page 932 of 1102 REJ09B0294-0100

		Error respon	nse		
128-byte programming		Address	Data (n bytes)		
		Command		(Che
	Memory read	Size	Data		
response		Response		(Che

Figure 21.22 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasi checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amount and checksum
- Checksum (one byte): The checksum is calculated so that the total of all values from command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read

RENESAS

H'10	Device selection	Selection of device code
H'21	Clock mode inquiry	Inquiry regarding numbers of clock modes values of each mode
H'11	Clock mode selection	Indication of the selected clock mode
H'22	Multiplication ratio inquiry	Inquiry regarding the number of frequency- multiplied clock types, the number of multip ratios, and the values of each multiple
H'23	Operating clock frequency inquiry	Inquiry regarding the maximum and minimu values of the main clock and peripheral clo
H'25	User MAT information inquiry	Inquiry regarding the a number of user MA the start and last addresses of each MAT
H'26	Block for erasing information Inquiry	Inquiry regarding the number of blocks and and last addresses of each block
H'27	Programming unit inquiry	Inquiry regarding the unit of program data
H'3F	New bit rate selection	Selection of new bit rate
H'40	Transition to programming/erasing state	Erasing of user MAT, and entry to program erasing state
H'4F	Boot program status inquiry	Inquiry into the operated status of the boot

Rev.1.00 Jun. 07, 2006 Page 934 of 1102 REJ09B0294-0100



response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size	Number of devices	
	Number of characters	Device code		Product name
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, an checksum, that is, the amount of data contributes by the number of devices, character codes and product names
- Number of devices (one byte): The number of device types supported by the boot pro-
- Number of characters (one byte): The number of characters in the device codes and l program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

Renesas

• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90 ERROR

• Error response, H'90, (one byte): Error response to the device selection command ERROR : (one byte): Error code

H'11: Sum check error

H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode in

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response	H'31	Size	Mode		SUM	
----------	------	------	------	--	-----	--

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the modes
- Mode (one byte): Values of the supported clock modes (i.e. H'01 means clock mode 1
- SUM (one byte): Checksum

Rev.1.00 Jun. 07, 2006 Page 936 of 1102 REJ09B0294-0100



• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comma
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock n be selected using these respective values.



SUM			

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
- Size (one byte): The amount of data that represents the number of clock sources and multiplication ratios and the multiplication ratios
- Number of types (one byte): The number of supported multiplied clock types (e.g. when there are two multiplied clock types, which are the main and peripheral clo number of types will be H'02.)
- Number of multiplication ratios (one byte): The number of multiplication ratios for ea (e.g. the number of multiplication ratios to which the main clock can be set and the per clock can be set.)
- Multiplication ratio (one byte)

Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequent multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

The number of multiplication ratios returned is the same as the number of multiplication and as many groups of data are returned as there are types.

• SUM (one byte): Checksum

Rev.1.00 Jun. 07, 2006 Page 938 of 1102 REJ09B0294-0100



· · · · · · · · · · · · · · · · · · ·	
SUM	

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operati frequency types

(e.g. when there are two operating clock frequency types, which are the main and per clocks, the number of types will be H'02.)

• Minimum value of operating clock frequency (two bytes): The minimum value of th multiplied or divided clock frequency.

The minimum and maximum values of the operating clock frequency represent the v MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the v 17.00 MHz, it will be 2000, which is H'07D0.)

• Maximum value (two bytes): Maximum value among the multiplied or divided clock frequencies.

There are as many pairs of minimum and maximum values as there are operating clo frequencies.

• SUM (one byte): Checksum



- Response, H'35, (one byte): Response to the user MAT information inquiry
- Size (one byte): The number of bytes that represents the number of areas, area-start at and area-last address
- Number of areas (one byte): The number of consecutive user MAT areas When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area
- Area-last address (four bytes): Last address of the area There are as many groups of data representing the start and last addresses as there are
- SUM (one byte): Checksum

(h) Erased Block Information Inquiry

The boot program will return the number of erased blocks and their addresses.

Command H'26

• Command, H'26, (two bytes): Inquiry regarding erased block information

Response

ise	H'36	Size	Number of blocks	
	Block s	start ad	dress	Block last address
	SUM			

- Response, H'36, (one byte): Response to the number of erased blocks and addresses
- Size (three bytes): The number of bytes that represents the number of blocks, block-st addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
- Block start address (four bytes): Start address of a block

Rev.1.00 Jun. 07, 2006 Page 940 of 1102 REJ09B0294-0100

RENESAS

 	0.20	 	

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fi
- Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
- SUM (one byte): Checksum

(j) New Bit-Rate Selection

The boot program will set a new bit rate and return the new bit rate.

This selection should be sent after sending the clock mode selection command.

Command	H'3F	Size	Bit rate		Input frequency	
	Number of multiplication ratios	Multiplication ratio 1	Multiplication ratio 2			
	SUM					

- Command, H'3F, (one byte): Selection of new bit rate
- Size (one byte): The number of bytes that represents the bit rate, input frequency, nu multiplication ratios, and multiplication ratio
- Bit rate (two bytes): New bit rate One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which it
- Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
- Number of multiplication ratios (one byte): The number of multiplication ratios to w device can be set.

RENESAS

- divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to selection of a new bit rate When it is possible to set the bit rate, the response will be ACK.

Error Response H'BF EF

ERROR

- Error response, H'BF, (one byte): Error response to selection of new bit rate
- ERROR: (one byte): Error code

H'11:	Sum checking error
H'24:	Bit-rate selection error
	The rate is not available.
H'25:	Error in input frequency
	This input frequency is not within the specified range.
H'26:	Multiplication-ratio error
	The ratio does not match an available ratio.
H'27:	Operating frequency error
	The frequency is not within the specified range.

Rev.1.00 Jun. 07, 2006 Page 942 of 1102 REJ09B0294-0100



frequency error is generated.

3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI i at the operating frequency. The expression is given below.

Operating frequency = Input frequency \times Multiplication ratio, or

Operating frequency = Input frequency ÷ Division ratio

The calculated operating frequency should be checked to ensure that it is within the minimum to maximum frequencies which are available with the clock modes of the device. When it is out of this range, an operating frequency error is generated.

4. Bit rate

To facilitate error checking, the value (n) of clock select (CKS) in the serial mode re (SMR), and the value (N) in the bit rate register (BRR), which are found from the per operating clock frequency (ϕ) and bit rate (B), are used to calculate the error rate to a it is less than 4%. If the error is more than 4%, a bit rate error is generated. The error calculated using the following expression:

$$\text{Error (\%)} = \{ [\frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{(2 \times n-1)}}] - 1 \} \times 100^{-1} \times 100^$$

When the new bit rate is selectable, the rate will be set in the register after sending ACK response. The host will send an ACK with the new bit rate for confirmation and the boo will response with that rate.

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

RENESAS

H'06 (ACK) with the new bit rate	
H'06 (ACK) with the new bit rate	

Figure 21.23 New Bit-Rate Selection Sequence

(5) Transition to Programming/Erasing State

The boot program will transfer the erasing program and erase the user MATs. On comple this erasure, ACK will be returned and the program will enter the programming/erasing s

The host should select the device code, clock mode, and new bit rate with device selection mode selection, and new bit-rate selection commands, and then send the command for the transition to programming/erasing state. These procedures should be carried out before set the programming selection command or program data.

Command

• Command, H'40, (one byte): Transition to programming/erasing state

Response



H'40

• Response, H'06, (one byte): Response to transition to programming/erasing state The boot program will send ACK when the user MATs have been erased by the trans erasing program.

Error Response	H'C0
----------------	------

H'51

• Error code, H'51, (one byte): Erasing error An error occurred and erasure was not completed.

Rev.1.00 Jun. 07, 2006 Page 944 of 1102 REJ09B0294-0100



The order for commands in the inquiry selection state is shown below.

- 1. A supported device inquiry (H'20) should be made to inquire about the supported de
- 2. The device should be selected from among those described by the returned informati with a device-selection (H'10) command.
- 3. A clock-mode inquiry (H'21) should be made to inquire about the supported clock m
- 4. The clock mode should be selected from among those described by the returned info and set.
- 5. After selection of the device and clock mode, inquiries for other required informatio be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inqu which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, as to the returned information on multiplication ratios and operating frequencies.
- After selection of the device and clock mode, the information of the user MAT should to inquire about the user MATs information inquiry (H'25), erased block information (H'26), and programming unit inquiry (H'27).
- 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.



H 50	128-byte programming	Programs 128 bytes of data
H'48	Erasing selection	Transfers the erasing program
H'58	Block erasing	Erases a block of data
H'52	Memory read	Reads the contents of memory
H'4B	User MAT sum check	Checks the checksum of the user MAT
H'4D	User MAT blank check	Checks the blank data of the user MAT
H'4F	Boot program status inquiry	Inquires into the boot program's status

• Programming

Programming is executed by the programming selection and 128-byte programming commands.

Firstly, the host should send the programming selection command

After issuing the programming selection command, the host should send the 128-byte programming command. The 128-byte programming command that follows the select command represents the data programmed according to the method specified by the se command. When more than 128-byte data is programmed, 128-byte commands should repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFF address will stop the programming. On completion of programming, the boot program wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programmin another method or of another MAT, the procedure must be repeated from the program selection command.

The sequence for the programming selection and 128-byte programming commands is in figure 21.24.

Rev.1.00 Jun. 07, 2006 Page 946 of 1102 REJ09B0294-0100





Figure 21.24 Programming Sequence

• Erasure

Erasure is executed by the erasure selection and block erasure commands.

Firstly, erasure is selected by the erasure selection command and the boot program the specified block. The command should be repeatedly executed if two or more block be erased. Sending a block erasure command from the host with the block number H stop the erasure operating. On completion of erasing, the boot program will wait for of programming or erasing.

The sequence for the erasure selection and block erasure commands is shown in figu




Figure 21.25 Erasure Sequence



Error Response | H'C3 | ERROR

- Error response : H'C3 (1 byte): Error response to user-program programming selection
- ERROR : (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

(b) 128-Byte Programming

The boot program will use the programming program transferred by the programming sel program the user MATs in response to 128-byte programming.

Command

H'50	Addre	SS				
Data						
SUM						

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'01000000)
- Program data (128 bytes): Data to be programmed The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Rev.1.00 Jun. 07, 2006 Page 948 of 1102 REJ09B0294-0100



When there are less than 128 bytes of data to be programmed, the host should fill the res H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFFF will sto programming operation. The boot program will interpret this as the end of the programm wait for selection of programming or erasing.

Command	H'50	Address	SUM	
---------	------	---------	-----	--

- Command, H'50, (one byte): 128-byte programming
- Programming Address (four bytes): End code is H'FF, H'FF, H'FF, H'FF.
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Error Response

ERROR

- Error Response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code
 - H'11: Checksum error

H'D0

H'53: Programming error

An error has occurred in programming and programming cannot be co

RENESAS

Error Response H'C8 ERROR

• ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

(d) Block Erasure

The boot program will erase the contents of the specified block.

Command	H'58	Size	Block number	SUM

- Command, H'58, (one byte): Erasure
- Size (one byte): The number of bytes that represents the erase block number This is fixed to 1.
- Block number (one byte): Number of the block to be erased
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to Erasure After erasure has been completed, the boot program will return ACK.

Error Response	H'D8	ERF
Error Response	про	ER

ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code
 - H'11: Sum check error
 - H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

Rev.1.00 Jun. 07, 2006 Page 950 of 1102 REJ09B0294-0100



Response	H'06

• Response, H'06, (one byte): Response to end of erasure (ACK) When erasure is to be performed after the block number H'FF has been sent, the proc should be executed from the erasure selection command.

(e) Memory Read

The boot program will return the data in the specified address.

Command	H'52	Size	Area	Read address		
	Read si	ze			SUM	

- Command: H'52 (1 byte): Memory read
- Size (1 byte): Amount of data that represents the area, read address, and read size (fi
- Area (1 byte)
 - H'01: User MAT

An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response	Н

H'52	Read s	ize			
Data	•••				
SUM					

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

The boot program will return the byte-by-byte total of the contents of the bytes of the use program.

Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

(g) User MAT Blank Check

The boot program will check whether or not all user MATs are blank and return the resul

Command H'4D

• Command, H'4D, (one byte): Blank check for user MATs

Response H'06

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response



- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

Rev.1.00 Jun. 07, 2006 Page 952 of 1102 REJ09B0294-0100

RENESAS

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation. ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

Table 21.16 Status Code

Code	Description
H'11	Device selection wait
H'12	Clock mode selection wait
H'13	Bit rate selection wait
H'1F	Programming/erasing state transition wait (bit rate selection is completed)
H'31	Programming state for erasure
H'3F	Programming/erasing selection wait (erasure is completed)
H'4F	Program data receive wait
H'5F	Erase block specification wait (erasure is completed)



H'26	Multiplication ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate-adjustment confirmation error

Rev.1.00 Jun. 07, 2006 Page 954 of 1102 REJ09B0294-0100



- 3.3-V programming voltage. Use only the specified socket adapter.
- 5. Do not remove the chip from the PROM programmer nor input a reset signal during programming/erasing in which a high voltage is applied to the flash memory. Doing damage the flash memory permanently. If a reset is input accidentally, the reset must released after the reset input period of at least 100µs.
- 6. The flash memory is not accessible until FKEY is cleared after programming/erasing the operating mode is changed and this LSI is restarted by a reset immediately after programming/erasing has finished, secure the reset input period (period of $\overline{\text{RES}} = 0$) 100µs. Transition to the reset state during programming/erasing is inhibited. If a rese accidentally, the reset must be released after the reset input period of at least 100µs.
- 7. At powering on or off the Vcc power supply, fix the RES pin to low and set the flash to hardware protection state. This power on/off timing must also be satisfied at a pow power-on caused by a power failure and other factors.
- In on-board programming mode or programmer mode, programming of the 128-byte programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased.
- 9. When the chip is to be reprogrammed with the programmer after execution of programer as erasure in on-board programming mode, it is recommended that automatic programmer performed after execution of automatic erasure.
- 10. To program the flash memory, the program data and program must be allocated to ac which are higher than those of the external interrupt vector table and H'FF must be w all the system reserved areas in the exception handling vector table.
- 11. The programming program that includes the initialization routine and the erasing proincludes the initialization routine are each 4 kbytes or less. Accordingly, when the C frequency is 35 MHz, the download for each program takes approximately 60 µs at t maximum.

RENESAS

- Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.
- 15. The contents of some registers are not saved in a programming/erasing program. Whe needed, save registers in the procedure program.

Rev.1.00 Jun. 07, 2006 Page 956 of 1102 REJ09B0294-0100



changes the frequency through the setting of the system clock control register (SCKCR) subclock control register (SUBCKCR).

This LSI supports five clocks: a system clock provided to the CPU and bus masters, a produle clock provided to the peripheral modules, an external bus clock provided to the bus, a 32K timer clock, and a USB clock provided to the USB module. Frequencies of the peripheral module clock, the external bus clock, and the system clock can be set independent although the peripheral module clock and the external bus clock operate with the freque than the system clock frequency.

The system clock, peripheral module clock, and external bus clock can be uniformly set 32.768 kHz subclock.

The USB module requires the 48-MHz clock. Set the external clock frequency and the M pin so that the USB clock (cku) frequency becomes 48 MHz.

Note that the MD_CLK pin setting also changes the frequencies of the peripheral modul the external bus clock, and the system clock.






Figure 22.1 Block Diagram of Clock Pulse Generator

Table 22.1 Selection of Clock Pulse Generator

MD_CLK	EXTAL Input Clock Frequencies	Ιφ/Ρφ/Βφ	USB Clock (cku)
0	8 MHz to 18 MHz	EXTAL \times 4, \times 2, \times 1, \times 1/2	EXTAL ×4
1	16 MHz	EXTAL $\times 2$, $\times 1$, $\times 1/2$	EXTAL ×3

Rev.1.00 Jun. 07, 2006 Page 958 of 1102 REJ09B0294-0100



Dus clocks.

Bit	15	14	13	12	11	10	9	
Bit Name	PSTOP1	PSTOP0	_	_		ICK2	ICK1	\Box
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	—	PCK2	PCK1	PCK0	_	BCK2	BCK1	
Initial Value	0	0	1	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
15	PSTOP1	0	R/W	B
				Controls ϕ output on PA7.
				Normal operation
				0:
				1: Fixed high
14	PSTOP0	0	R/W	
				Controls ϕ output (SD ϕ) on PB7.
				Normal operation
				0:
				1: Fixed high

				000.	л т	~ _
				001:	× 2	× 1
				010:	× 1	× 1/2
				011:	× 1/2	Setting prohibite
				1XX:	Setting prohib	ited
				externa system	I bus clock chang	eripheral module clock to the same frequer ency of the system clo clocks.
7		0	R/W	Reserve	ed	
				Althoug written t		ble/writable, only 0 sh
6	PCK2	0	R/W	Periphe	ral Module Clock	(P
5	PCK1	1	R/W			quency of the peripher
4	PCK0	0	R/W	module	clock. The ratio t	o the input clock is as
				PCK (2:	:0) $MD_CLK = 0$	$MD_CLK = 1$
				000:	× 4	× 2
				001:	× 2	× 1
				010:	× 1	× 1/2
				011:	× 1/2	Setting prohibite
				1XX:	Setting prohibite	ed
				lower th can be s periphe	an that of the sys set so as to make ral module clock	ipheral module clock s stem clock. Though th e the frequency of the higher than that of the e the same frequency

Rev.1.00 Jun. 07, 2006 Page 960 of 1102 REJ09B0294-0100

RENESAS

001:	× 2	× 1
010:	× 1	× 1/2
011:	× 1/2	Setting prohibite
1XX:	Setting prohibited	
than that set so as clock hig	uency of the externa of the system clock to make the freque her than that of the the same frequency	. Though these t ncy of the extern system clock, the

Note: X: Don't care

22.1.2 Subclock Control Register (SUBCKCR)

SUBCKCR stops the main clock oscillator, selects the operating clock of the system clo selects the operating clock after a transition from software standby mode.

Bit	7	6	5	4	3	2	1	
Bit Name	—	—	_	—	—	EXSTP	WAKE32K	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

					standby mode.
				1:	The main clock oscillator and PLL are stop during subclock operation.
1	WAKE32K	0	R/W	Wa	keup Clock Select
				afte soft	ects the operating clock for use as the syster r the transition from the subclock operation ware standby mode has been initiated by a rrupt.
				0:	On leaving software standby mode, the m is the operating clock.
				1:	On leaving software standby mode, the su the operating clock. This setting is valid wi (CK32K) is set to 1.
0	CK32K	0	R/W	Sub	oclock Select
				0:	The system clock ($I\phi$), peripheral module of ($P\phi$), and external bus clock ($B\phi$) operate main clock.
				1:	The system clock ($I\phi$), peripheral module of ($P\phi$), and external bus clock ($B\phi$) operate subclock.
				writ soft is 0	en the OSC32STP bit in TCR32K is 1, 1 ca ten to this bit. This bit is cleared to 0 when ware standby mode while the value of WAH . Dummy read of this bit must be performed mediately after this bit is written to.

Rev.1.00 Jun. 07, 2006 Page 962 of 1102 REJ09B0294-0100



10 10 10 100




Figure 22.2 Connection of Crystal Resonator (Example)

Table 22.2 Damping Resistance Value

Frequency (MHz)	8	12	16	18
R _d (Ω)	200	0	0	0



Frequency (MHz)	8	12	16	18
R _s Max. (Ω)	80	60	50	40
C₀ Max. (pF)			7	

Table 22.3 Crystal Resonator Characteristics

22.2.2 External Clock Input

An external clock signal can be input as the examples in Figure 22.4. When the XTAL pi open, make the parasitic capacitance less than 10 pF. When the counter clock is input to t pin, put the external clock in high level during standby mode.





Figure 22.4 External Clock Input (Examples)



factor of 4. The frequency multiplication rate is fixed. The phase difference is controlled the timing of the rising edge of the internal clock is the same as that of the EXTAL pin s

22.4 Frequency Divider

The frequency divider divides the PLL clock to generate a 1/2, 1/4, or 1/8 clock. After the ICK2 to ICK0, PCK 2 to PCK0, and BCK2 to BCK0 are updated, this LSI operates with updated frequency.

22.5 Subclock Oscillator

22.5.1 Connecting 32.768 kHz Crystal Resonator

To supply a clock to the subclock oscillator, connect a 32.768-kHz crystal resonator, as figure 22.6. The usage notes given in section 22.6.3, Notes on Board Design, apply to the connection of this crystal resonator.




Figure 22.6 Connection Example of 32.768-kHz Crystal Resonator



Figure 22.7 Equivalent Circuit for 32.768-kHz Crystal Resonator

22.5.2 Handling of Pins when the Subclock is Not to be Used

If the subclock is not required, connect the OSC1 pin to Vss and leave the OSC2 pin open shown in figure 22.8.




Figure 22.8 Pin Handling when Subclock is not Used

Rev.1.00 Jun. 07, 2006 Page 966 of 1102 REJ09B0294-0100



MHz, and 8 MHz \leq B $\phi \leq$ 50 MHz.

2. All the on-chip peripheral modules (except for the DMAC and DTC) operate on the therefore that the time processing of modules such as a timer and SCI differs before changing the clock division ratio.

In addition, wait time for clearing software standby mode differs by changing the cle division ratio. For details, see section 23.7.3, Setting Oscillation Settling Time after Software Standby Mode.

- 3. The relationship among the system clock, peripheral module clock, and external bus $\geq P\phi$ and $I\phi \geq B\phi$. In addition, the system clock setting has the highest priority. According Potential Pot
- 4. Note that the frequency of ϕ will be changed in the middle of a bus cycle when setting while executing the external bus cycle with the write-data-buffer function.
- 5. Figure 22.9 shows the clock modification timing. After a value is written to SCKCR waits for the current bus cycle to complete. After the current bus cycle completes, ea frequency will be modified within one cycle (worst case) of the external input clock



22.6.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board thorough evaluation is necessary on the user's part, using the resonator connection examp shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.

22.6.3 Notes on Board Design

When using the crystal resonator, place the crystal resonator and its load capacitors as clo XTAL and EXTAL pins as possible. Other signal lines should be routed away from the o circuit as shown in Figure 22.10 to prevent induction from interfering with correct oscilla




Figure 22.10 Note on Board Design for Oscillation Circuit






Figure 22.11 Recommended External Circuitry for PLL Circuit



Rev.1.00 Jun. 07, 2006 Page 970 of 1102 REJ09B0294-0100



- The system clock, peripheral module clock, and external bus clock can be uniformly 32.768 kHz subclock.
- Module stop function

The functions for each peripheral modules can be stopped to make a transition to a p down mode.

• Transition function to power-down mode

Transition to a power-down mode is possible to stop the CPU, peripheral modules, a oscillator.

• Four power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode

Hardware standby mode



Oscillator	Functioning	Functioning	Halted	Halted
Subclock oscillator	Functioning*6	Functioning*6	Functioning*6	Halted
CPU	Halted (retained)	Halted (retained)	Halted (retained)	Halted
Watchdog timer	Functioning	Functioning	Halted (retained)	Halted
8-bit timer	Functioning	Functioning*4	Halted (retained)	Halted
32K timer	Functioning	Functioning	Functioning	Halted
Peripheral modules	Functioning	Halted*1	Halted*1	Halted*
I/O port	Functioning	Retained	Retained	Hi-Z

Notes: "Halted (retained)" in the table means that the internal register values are retained internal operations are suspended.

- 1. SCI enters the reset state, and other peripheral modules retain their states.
- External interrupt and some internal interrupts (8-bit timer, watchdog timer, and timer)
- 3. All peripheral modules enter the reset state.
- 4. "Functioning" or "Halted" is selectable through the setting of bits MSTPA9 and in MSTPCRA. However, pin output is disabled even when "Functioning" is selected.
- 5. External interrupt and 32K timer interrupt
- 6. "Functioning" or "Halted" is selectable through the setting of bit OSC32STP in

Rev.1.00 Jun. 07, 2006 Page 972 of 1102 REJ09B0294-0100






Figure 23.1 Mode Transitions

23.2 Register Descriptions

The registers related to the power-down modes are shown below. For details on the syst control register (SCKCR), refer to section 22.1.1, System Clock Control Register (SCKCR)

- Standby control register (SBYCR)
- Module stop control register A (MSTPCRA)
- Module stop control register B (MSTPCRB)
- Module stop control register C (MSTPCRC)

RENESAS

Bit Name	SLPIE	_	_	_	_	_	_	
Initial Value	e 0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W D	escription				
15	SSBY	0	R/W S	oftware Sta	ndby			
				pecifies the struction	transition r	node after	executing t	he
			0	Shifts to sl executed	eep mode	after the SL	EEP instru	cti
			1	Shifts to so instruction	oftware star is execute		after the SI	LE
			si n tr b Sl S	his bit does andby mod ormal opera ne WDT is u it is disable eep mode o LEEP instru o 1, this bit s	e by using ation. For cl ised as the d. In this ca or all-modul uction is exe	external int earing, writ watchdog t se, a trans le-clock-sto ecuted. Wh	errupts and e 0 to this b imer, the se ition is alwa p mode afte en the SLP	d s bit. ett iys er
14	OPE	1	R/W C	utput Port E	Enable			
			Co re	pecifies wh ontrol signa stained or s andby mod	ls (CS0 to 0 et to the hig	CS7, AS, R	D, HWR, a	nd
			0	In software control sig	e standby n nals are hig			l b
			1	In software control sig	e standby n nals retain			l b

Rev.1.00 Jun. 07, 2006 Page 974 of 1102 REJ09B0294-0100



according to the operating frequency so that the time is at least equal to the oscillation settling ti an external clock, a PLL circuit settling time is r Refer to table 23.2 to set the standby time.

While oscillation is being settled, the timer is co the P¢ clock frequency. Careful consideration is in multi-clock mode.

00000: Reserved 00001: Reserved 00010: Reserved 00011: Reserved 00100: Reserved 00101: Standby time = 64 states 00110: Standby time = 512 states 00111: Standby time = 1024 states 01000: Standby time = 2048 states 01001: Standby time = 4096 states 01010: Standby time = 16384 states 01011: Standby time = 32768 states 01100: Standby time = 65536 states 01101: Standby time = 131072 states 01110: Standby time = 262144 states 01111: Standby time = 524288 states 1XXXX: Reserved

			set to 1. writing 0 clears this bit.
6 to 0 —	All 0	R/W	Reserved
			These bits are always read as 0. The write value always be 0.

[Legend] X: Don't care

Note: With the F-ZTAT version, the flash memory settling time must be reserved.

23.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB set the module stop function. Setting a bit to 1 makes the corresponding module enter the module stop state, while clearing the bit to 0 clears the m stop state.

• MSTPCRA

Bit	15	14	13	12	11	10	9	
Bit Name	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	M
Initial Value	0	0	0	0	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	M
Initial Value	1	1	1	1	1	1	1	-
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev.1.00 Jun. 07, 2006 Page 976 of 1102 REJ09B0294-0100



• MSTPCRA

		Initial		
Bit	Bit Name	Value	R/W	Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop mode for reducing current consumption by stopping the to controller and I/O ports operations when the CF executes the SLEEP instruction after the modu state has been set for all the on-chip peripheral controlled by MSTPCR.
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	Reserved
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write valu always be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write valu always be 1.

0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)	
---	--------	---	-----	---	--

• MSTPCRB

		Initial		
Bit	Bit Name	Value	R/W	Module
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
14	MSTPB14	1	R/W	Reserved
13	MSTPB13	1	R/W	These bits are always read as 1. The write value always be 1.
12	MSTPB12	1	R/W	Serial communication interface_4 (SCI_4)
11	MSTPB11	1	R/W	Reserved
				This bit is always read as 1. The write value show always be 1.
10	MSTPB10	1	R/W	Serial communication interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communication interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communication interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus Interface 1 (IIC_1)
6	MSTPB6	1	R/W	I ² C bus Interface 0 (IIC_0)
5	MSTPB5	1	R/W	Reserved
4	MSTPB4	1	R/W	These bits are always read as 1. The write value
3	MSTPB3	1	R/W	always be 1.
2	MSTPB2	1	R/W	
1	MSTPB1	1	R/W	
0	MSTPB0	1	R/W	

Rev.1.00 Jun. 07, 2006 Page 978 of 1102 REJ09B0294-0100

RENESAS

Bit	7	6	5	4	3	2	1	
Bit Name	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Module
15	MSTPC15	1	R/W	Serial communication interface_5 (SCI_5), (IrD
14	MSTPC14	1	R/W	Serial communication interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timer (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timer (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy check
9	MSTPC9	1	R/W	Reserved
8	MSTPC8	1	R/W	These bits are always read as 1. The write valu always be 1.
7	MSTPC7	0	R/W	Reserved
6	MSTPC6	0	R/W	These bits are always read as 0. The write valu
5	MSTPC5	0	R/W	always be 0.
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)

Rev.1.00 Jun. 07, 2006 Page

RENESAS

REJ09

reflected in the peripheral module and external bus clocks. The peripheral module and ex clocks are restricted to the operating clock specified by bits ICK2 to ICK0.

23.3.2 Switching to Subclock

When the CK32K bit in SUBCKCR is set to 1, a transition from the main clock operation subclock operation is made at the end of the bus cycle regardless of the SCKCR setting. I subclock operation, the CPU, bus masters, peripheral modules, and all external buses ope the 32.768-kHz subclock.

When the CK32K bit in SUBCKCR is set to 0 in the subclock operation, a transition to the clock operation is made at the end of the bus cycle. Since a transition from the subclock of to the main clock operation is made via software standby mode, the oscillation settling time main clock must elapse. Set the oscillation settling time of the main clock with bits STS4 in SBYCR.

The main clock oscillator can be operated or stopped by the EXSTP bit in SUBCKCR in subclock operation. When a transition is made from the subclock operation to the main clock oscillator operating, the wait for the oscillation settling tim main clock oscillator is not necessary. A transition to the main clock operation can be ma minimum setting time with the setting of bits STS4 to STS0 in SBYCR.

In the same way as in the main clock operation, if a SLEEP instruction is executed in the operation while the SSBY bit in SBYCR is set to 1, this LSI enters software standby mode a transition is made to software standby mode in the subclock operation, the operating clock system clock after clearing of software standby mode can be selected with the WAKE32H SUBCKCR. This LSI is placed in the subclock operation if the WAKE32K bit is 1, or plat the main clock operation if the WAKE32K bit is 0.

Rev.1.00 Jun. 07, 2006 Page 980 of 1102 REJ09B0294-0100



After the reset state is cleared, all modules other than the DMAC, DTC, and on-chip RA the module stop state.

The registers of the module for which the module stop state is selected cannot be read fr written to.

23.5 Sleep Mode

23.5.1 Transition to Sleep Mode

When the SLEEP instruction is executed when the SSBY bit in SBYCR is 0, the CPU e mode. In sleep mode, CPU operation stops but the contents of the CPU's internal register retained. Other peripheral functions do not stop.

23.5.2 Clearing Sleep Mode

Sleep mode is exited by any interrupt, signals on the $\overline{\text{RES}}$ or $\overline{\text{STBY}}$ pin, and a reset cause watchdog timer overflow.

1. Clearing by interrupt

When an interrupt occurs, sleep mode is exited and interrupt exception processing st mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked CPU.

2. Clearing by $\overline{\text{RES}}$ pin

Setting the $\overline{\text{RES}}$ pin level low selects the reset state. After the stipulated reset input d driving the $\overline{\text{RES}}$ pin high makes the CPU start the reset exception processing.

RENESAS

32K timer), the bus controller, and the I/O ports to stop operating, and to make a transitio module-clock-stop mode at the end of the bus cycle.

When further reduction in power consumption is necessary in all-module-clock-stop mod the modules controlled by MSTPCRC (MSTPCRC[15 to 8] = H'FFFF).

All-module-clock-stop mode is cleared by an external interrupt (NMI or $\overline{IRQ0}$ to $\overline{IRQ11}$) RES pin, or an internal interrupt (8-bit timer*, watchdog timer, or 32K timer), and the CF returns to the normal program execution state via the exception handling state. All-modul stop mode is not cleared if interrupts are disabled, if interrupts other than NMI are maske CPU side, or if the relevant interrupt is designated as a DTC activation source.

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

Note: * Operation or halting of the 8-bit timer can be selected by bits MSTPA9 and M in MSTPCRA.

Rev.1.00 Jun. 07, 2006 Page 982 of 1102 REJ09B0294-0100



consumption to be significantly reduced.

If the WDT is used as a watchdog timer, it is impossible to make a transition to software mode. The WDT should be stopped before the SLEEP instruction execution.

23.7.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins $\overline{IRQ0}$ to \overline{IR} internal interrupt (32K timer) or by means of the \overline{RES} pin or \overline{STBY} pin.

1. Clearing by interrupt

When an NMI or IRQ0 to IRQ11* interrupt request signal is input, clock oscillation after the elapse of the time set in bits STS4 to STS0 in SBYCR, stable clocks are sup the entire LSI, software standby mode is cleared, and interrupt exception handling is When clearing software standby mode with an IRQ0 to IRQ11* interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than IRQ0 to IRQ11* is generated. Software standby mode cannot be cleared if the interrupt been masked on the CPU side or has been designated as a DTC activation source.

- Note: * By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ11 can be used as a solution standby mode clearing source.
- 2. Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin is driven low, clock oscillation is started. At the same time as clo oscillation starts, clocks are supplied to the entire LSI. Note that the $\overline{\text{RES}}$ pin must be until clock oscillation settles. When the $\overline{\text{RES}}$ pin goes high, the CPU begins reset exchandling.

3. Clearing by $\overline{\text{STBY}}$ pin

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

RENESAS

					Standby		Pφ* [MHz]				
STS4	STS3	STS2	STS1	STS0	Time	35	25	20			
0	0	0	0	0	Reserved	_	_	_			
				1	Reserved			_			
			1	0	Reserved						
				1	Reserved						
		1	0	0	Reserved						
				1	64	1.8	2.6	3.2			
			1	0	512	14.6	20.5	25.6			
				1	1024	29.3	41.0	51.2			
	1	0	0	0	2048	58.5	81.9	102.4			
				1	4096	0.12	0.16	0.20			
			1	0	16384	0.47	0.66	0.82			
				1	32768	0.94	1.31	1.64			
		1	0	0	65536	1.87	2.62	3.28			
				1	131072	3.74	5.24	6.55			
			1	0	262144	7.49	10.49	13.11			
				1	524288	14.98	20.97	26.21			
1	0	0	0	0	Reserved	_	_				
:	: Recommended time setting when using an external clock.										

Table 23.2 Oscillation Settling Time Settings

: Recommended time setting when using a crystal resonator.

Note: * $P\phi$ is the output from the peripheral module frequency divider.

Rev.1.00 Jun. 07, 2006 Page 984 of 1102 REJ09B0294-0100

RENESAS

				1	1024	78.8	102.4	128.0		
	1	0	0	0	2048	157.5	204.8	256.0		
			_	1	4096	0.32	0.41	0.51		
			1	0	16384	1.26	1.64	2.05		
				1	32768	2.52	3.28	4.10		
		1	0	0	65536	5.04	6.55	8.19		
				1	131072	10.08	13.11	16.38		
			1	0	262144	20.16	26.21	32.77		
				1	524288	40.33	52.43	65.54		
1	0	0	0	0	Reserved		_	—		
	. Decommended time estimation voint en externel electr									

: Recommended time setting when using an external clock.

Recommended time setting when using a crystal resonator.

Note: * ϕ is the output from the peripheral module frequency divider.






Figure 23.2 Software Standby Mode Application Example

Rev.1.00 Jun. 07, 2006 Page 986 of 1102 REJ09B0294-0100



driving the $\overline{\text{STBY}}$ pin low. Do not change the state of the mode pins (MD2 to MD0) wh LSI is in hardware standby mode.

23.8.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the $\overline{\text{STBY}}$ pin and the $\overline{\text{RES}}$ pin. When the pin is driven high while the $\overline{\text{RES}}$ pin is low, the reset state is entered and clock oscillation started. Ensure that the $\overline{\text{RES}}$ pin is held low until clock oscillation settles (for details on oscillation settling time, refer to table 23.2). When the $\overline{\text{RES}}$ pin is subsequently driven h transition is made to the program execution state via the reset exception handling state.

23.8.3 Hardware Standby Mode Timing

Figure 23.3 shows an example of hardware standby mode timing.

When the $\overline{\text{STBY}}$ pin is driven low after the $\overline{\text{RES}}$ pin has been driven low, a transition is hardware standby mode. Hardware standby mode is cleared by driving the $\overline{\text{STBY}}$ pin his waiting for the oscillation settling time, then changing the $\overline{\text{RES}}$ pin from low to high.




Figure 23.3 Hardware Standby Mode Timing



Timing.




Figure 23.4 Timing Sequence at Power-On

Rev.1.00 Jun. 07, 2006 Page 988 of 1102 REJ09B0294-0100



Transitions to the power-down state are inhibited when sleep instruction exception hand initiated, and the CPU immediately starts sleep instruction exception handling.

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. The power-down state is canceled by a canceling factor interrupt 23.5).

When a canceling factor interrupt is generated immediately before the execution of a SL instruction, exception handling for the interrupt starts. When execution returns from the handling routine, the SLEEP instruction is executed to enter the power-down state. In the power-down state is not canceled until the next canceling factor interrupt is generate figure 23.6).

When the SLPIE bit is set to 1 in the handling routine for a canceling factor interrupt so execution of a SLEEP instruction will produce sleep instruction exception handling, the of the system is as shown in figure 23.7. Even if a canceling factor interrupt is generated immediately before the SLEEP instruction is executed, sleep instruction exception hand initiated by execution of the SLEEP instruction. Therefore, the CPU executes the instruct follows the SLEEP instruction after sleep instruction exception and exception service rowithout shifting to the power-down state.

When the SLPIE bit is set to 1 to start sleep exception handling, clear the SSBY bit in S to 0.






Figure 23.5 When Canceling Factor Interrupt is Generated after SLEEP Instruction Execution





Figure 23.6 When Canceling Factor Interrupt is Generated Immediately bef SLEEP Instruction Execution (Sleep Instruction Exception Handling Not Initia






Figure 23.7 When Canceling Factor Interrupt is Generated Immediately be SLEEP Instruction Execution (Sleep Instruction Exception Handling Initiat



Rev.1.00 Jun. 07, 2006 Page REJ09

Register S	Register Setting Value		Normal		Software Standby Mode		
DDR	PSTOP1	Operating State	Sleep Mode	Clock- Stop Mode	OPE = 0	OPE = 1	
0	Х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
1	0	Bø output	Bø output	Bø output	High	High	
1	1	High	High	High	High	High	

Table 23.3\$\overline{\overline{Pin}}\$\$\overline{Pin}\$\$\overline{Particle{Part

Register Setting Value	- I		All- Module-	Software Standby Mode		
PSTOP0		Sleep Mode	Clock- Stop Mode	OPE = 0	OPE = 1	
0	SD output	SD output	SD output	High	High	
1	High	High	High	High	High	

Rev.1.00 Jun. 07, 2006 Page 992 of 1102 REJ09B0294-0100



23.11.3 Module Stop Mode of DMAC or DTC

Depending on the operating state of the DMAC and DTC, bits MSTPA13 and MSTPA1 be set to 1, respectively. The module stop state setting for the DMAC or DTC should be performed only when the DMAC or DTC is not activated.

For details, refer to section 7, DMA Controller (DMAC), and section 8, Data Transfer C (DTC).

23.11.4 On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in the module stop state. Consequent module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DMAC or DTC activation source. Interrupts should there disabled before entering the module stop state.

23.11.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.



Rev.1.00 Jun. 07, 2006 Page REJ09

Rev.1.00 Jun. 07, 2006 Page 994 of 1102 REJ09B0294-0100



- clock. For details, refer to section 6.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u
 or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not
 these addresses; otherwise, the operation when accessing these bits and subsequent o
 cannot be guaranteed.
- 2. Register bits
- Bit configurations of the registers are listed in the same order as the register addresse
- Reserved bits are indicated by in the bit name column.
- Space in the bit name field indicates that the entire register is allocated to either the o data.
- For the registers of 16 or 32 bits, the MSB is listed first.
- Byte configuration description order is subject to big endian.
- 3. Register states in each operating mode
- Register states are listed in the same order as the register addresses.
- For the initialized state of each bit, refer to the register description in the correspondence section.
- The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module.



Time constant registerB_4	TCORB_4	8	H'FEA46	TMR_4	16	3P
Time constant registerB_5	TCORB_5	8	H'FEA47	TMR_5	16	3P
Timer counter_4	TCNT_4	8	H'FEA48	TMR_4	16	3P
Timer counter_5	TCNT_5	8	H'FEA49	TMR_5	16	3P
Timer counter control register_4	TCCR_4	8	H'FEA4A	TMR_4	16	3P
Timer counter control register_5	TCCR_5	8	H'FEA4B	TMR_5	16	3P
CRC control register	CRCCR	8	H'FEA4C	CRC	16	3P
CRC data input register	CRCDIR	8	H'FEA4D	CRC	16	3P
CRC data output register	CRCDOR	16	H'FEA4E	CRC	16	3P
Timer control register_6	TCR_6	8	H'FEA50	TMR_6	16	3P
Timer control register_7	TCR_7	8	H'FEA51	TMR_7	16	3P
Timer control/status register_6	TCSR_6	8	H'FEA52	TMR_6	16	3P
Timer control/status register_7	TCSR_7	8	H'FEA53	TMR_7	16	3P
Time constant registerA_6	TCORA_6	8	H'FEA54	TMR_6	16	3P
Time constant registerA_7	TCORA_7	8	H'FEA55	TMR_7	16	3P
Time constant registerB_6	TCORB_6	8	H'FEA56	TMR_6	16	3P
Time constant registerB_7	TCORB_7	8	H'FEA57	TMR_7	16	3P
Timer counter_6	TCNT_6	8	H'FEA58	TMR_6	16	3P
Timer counter_7	TCNT_7	8	H'FEA59	TMR_7	16	3P
Timer counter control register_6	TCCR_6	8	H'FEA5A	TMR_6	16	3P
Timer counter control register_7	TCCR_7	8	H'FEA5B	TMR_7	16	3P
Interrupt flag register 0	IFR0	8	H'FEE00	USB	8	3P
Interrupt flag register 1	IFR1	8	H'FEE01	USB	8	3P
Interrupt flag register 2	IFR2	8	H'FEE02	USB	8	3P
Interrupt enable register 0	IER0	8	H'FEE04	USB	8	3P
Interrupt enable register 1	IER1	8	H'FEE05	USB	8	3P
Interrupt enable register 2	IER2	8	H'FEE06	USB	8	3P

Rev.1.00 Jun. 07, 2006 Page 996 of 1102 REJ09B0294-0100

EP3 data register	EPDR3	8	H'FEE18	USB	8	3
EP0o receive data size register	EPSZ0o	8	H'FEE24	USB	8	3
EP1 receive data size register	EPSZ1	8	H'FEE25	USB	8	3
Data status register	DASTS	8	H'FEE27	USB	8	3
FIFO clear register	FCLR	8	H'FEE28	USB	8	3
Endpoint stall register	EPSTL	8	H'FEE2A	USB	8	3
Trigger register	TRG	8	H'FEE2C	USB	8	3
DMA transfer setting register	DMA	8	H'FEE2D	USB	8	3
Configuration value register	CVR	8	H'FEE2E	USB	8	3
Control register	CTLR	8	H'FEE2F	USB	8	3
Endpoint information register	EPIR	8	H'FEE32	USB	8	3
Transceiver testregister0	TRNTREG00	8	H'FEE44	USB	8	3
Transceiver testregister1	TRNTREG1	8	H'FEE45	USB	8	3
Port M data direction register	PMDDR	8	H'FEE50	I/O port	8	3
Port M data register	PMDR	8	H'FEE51	I/O port	8	3
Port M register	PORTM	8	H'FEE52	I/O port	8	3
Port M input buffer control register	PMICR	8	H'FEE53	I/O port	8	3
Serial mode register_5	SMR_5	8	H'FF600	SCI_5	8	3
Bit rate register_5	BRR_5	8	H'FF601	SCI_5	8	3
Serial control register_5	SCR_5	8	H'FF602	SCI_5	8	3
Transmit data register_5	TDR_5	8	H'FF603	SCI_5	8	3
Serial status register_5	SSR_5	8	H'FF604	SCI_5	8	3
Receive data register_5	RDR_5	8	H'FF605	SCI_5	8	3
Smart card mode register_5	SCMR_5	8	H'FF606	SCI_5	8	3
Serial extended mode register_5	SEMR_5	8	H'FF608	SCI_5	8	3
IrDA control register	IrCR	8	H'FF60C	SCI_5	8	3
Serial mode register_6	SMR_6	8	H'FF610	SCI_6	8	3

Timer counter	TCNT32K	8	H'FFABD	TM32K	8	2P
Port 1 data direction register	P1DDR	8	H'FFB80	I/O port	8	2P
Port 2 data direction register	P2DDR	8	H'FFB81	I/O port	8	2P
Port 3 data direction register	P3DDR	8	H'FFB82	I/O port	8	2P
Port 6 data direction register	P6DDR	8	H'FFB85	I/O port	8	2P
Port A data direction register	PADDR	8	H'FFB89	I/O port	8	2P
Port B data direction register	PBDDR	8	H'FFB8A	I/O port	8	2P
Port C data direction register	PCDDR	8	H'FFB8B	I/O port	8	2P
Port D data direction register	PDDDR	8	H'FFB8C	I/O port	8	2P
Port E data direction register	PEDDR	8	H'FFB8D	I/O port	8	2P
Port F data direction register	PFDDR	8	H'FFB8E	I/O port	8	2P
Port 1 input buffer control register	P1ICR	8	H'FFB90	I/O port	8	2P
Port 2 input buffer control register	P2ICR	8	H'FFB91	I/O port	8	2P
Port 3 input buffer control register	P3ICR	8	H'FFB92	I/O port	8	2P
Port 5 input buffer control register	P5ICR	8	H'FFB94	I/O port	8	2P
Port 6 input buffer control register	P6ICR	8	H'FFB95	I/O port	8	2P
Port A input buffer control register	PAICR	8	H'FFB99	I/O port	8	2P
Port B input buffer control register	PBICR	8	H'FFB9A	I/O port	8	2P
Port C input buffer control register	PCICR	8	H'FFB9B	I/O port	8	2P
Port D input buffer control register	PDICR	8	H'FFB9C	I/O port	8	2P
Port E input buffer control register	PEICR	8	H'FFB9D	I/O port	8	2P
Port F input buffer control register	PFICR	8	H'FFB9E	I/O port	8	2P
Port H register	PORTH	8	H'FFBA0	I/O port	8	2P
Port I register	PORTI	8	H'FFBA1	I/O port	8	2P
Port H data register	PHDR	8	H'FFBA4	I/O port	8	2P
Port I data register	PIDR	8	H'FFBA5	I/O port	8	2P
Port H data direction register	PHDDR	8	H'FFBA8	I/O port	8	2P
Port I data direction register	PIDDR	8	H'FFBA9	I/O port	8	2P

Rev.1.00 Jun. 07, 2006 Page 998 of 1102 REJ09B0294-0100

Port F open-drain control register	PFODR	8	H'FFBBD	I/O port	8	2
Port function control register 0	PFCR0	8	H'FFBC0	I/O port	8	2
Port function control register 1	PFCR1	8	H'FFBC1	I/O port	8	21
Port function control register 2	PFCR2	8	H'FFBC2	I/O port	8	21
Port function control register 4	PFCR4	8	H'FFBC4	I/O port	8	21
Port function control register 6	PFCR6	8	H'FFBC6	I/O port	8	21
Port function control register 7	PFCR7	8	H'FFBC7	I/O port	8	21
Port function control register 9	PFCR9	8	H'FFBC9	I/O port	8	21
Port function control register B	PFCRB	8	H'FFBCB	I/O port	8	21
Port function control register C	PFCRC	8	H'FFBCC	I/O port	8	2
Software standby release IRQ enable register	SSIER	16	H'FFBCE	INTC	8	21
DMA source address register_0	DSAR_0	32	H'FFC00	DMAC_0	16	2
DMA destination address register_0	DDAR_0	32	H'FFC04	DMAC_0	16	21
DMA offset register_0	DOFR_0	32	H'FFC08	DMAC_0	16	2
DMA transfer count register_0	DTCR_0	32	H'FFC0C	DMAC_0	16	2
DMA block size register_0	DBSR_0	32	H'FFC10	DMAC_0	16	2
DMA mode control register_0	DMDR_0	32	H'FFC14	DMAC_0	16	2
DMA address control register_0	DACR_0	32	H'FFC18	DMAC_0	16	2
DMA source address register_1	DSAR_1	32	H'FFC20	DMAC_1	16	2
DMA destination address register_1	DDAR_1	32	H'FFC24	DMAC_1	16	21
DMA offset register_1	DOFR_1	32	H'FFC28	DMAC_1	16	2
DMA transfer count register_1	DTCR_1	32	H'FFC2C	DMAC_1	16	2
DMA block size register_1	DBSR_1	32	H'FFC30	DMAC_1	16	21
DMA mode control register_1	DMDR_1	32	H'FFC34	DMAC_1	16	2
DMA address control register_1	DACR_1	32	H'FFC38	DMAC_1	16	2
DMA source address register_2	DSAR_2	32	H'FFC40	DMAC_2	16	21
DMA destination address register_2	DDAR_2	32	H'FFC44	DMAC_2	16	21

DMA transfer count register_3	DTCR_3	32	H'FFC6C	DMAC_3	16	2lø
DMA block size register_3	DBSR_3	32	H'FFC70	DMAC_3	16	2lø
DMA mode control register_3	DMDR_3	32	H'FFC74	DMAC_3	16	2lø
DMA address control register_3	DACR_3	32	H'FFC78	DMAC_3	16	2lø
DMA module request select register_0	DMRSR_0	8	H'FFD20	DMAC_0	16	2lø
DMA module request select register_1	DMRSR_1	8	H'FFD21	DMAC_1	16	2lø
DMA module request select register_2	DMRSR_2	8	H'FFD22	DMAC_2	16	2lø
DMA module request select register_3	DMRSR_3	8	H'FFD23	DMAC_3	16	2lø
Interrupt priority register A	IPRA	16	H'FFD40	INTC	16	2lø
Interrupt priority register B	IPRB	16	H'FFD42	INTC	16	2lø
Interrupt priority register C	IPRC	16	H'FFD44	INTC	16	2lø
Interrupt priority register D	IPRD	16	H'FFD46	INTC	16	2lø
Interrupt priority register E	IPRE	16	H'FFD48	INTC	16	2lø
Interrupt priority register F	IPRF	16	H'FFD4A	INTC	16	2lø
Interrupt priority register G	IPRG	16	H'FFD4C	INTC	16	2lø
Interrupt priority register H	IPRH	16	H'FFD4E	INTC	16	2lø
Interrupt priority register I	IPRI	16	H'FFD50	INTC	16	2lø
Interrupt priority register K	IPRK	16	H'FFD54	INTC	16	2lø
Interrupt priority register L	IPRL	16	H'FFD56	INTC	16	2lø
Interrupt priority register Q	IPRQ	16	H'FFD60	INTC	16	2lø
Interrupt priority register R	IPRR	16	H'FFD62	INTC	16	2lø
IRQ sense control register H	ISCRH	16	H'FFD68	INTC	16	2lø
IRQ sense control register L	ISCRL	16	H'FFD6A	INTC	16	2lø
DTC vector base register	DTCVBR	32	H'FFD80	BSC	16	2lø
Bus width control register	ABWCR	16	H'FFD84	BSC	16	2lø
Access state control register	ASTCR	16	H'FFD86	BSC	16	2lø
Wait control register A	WTCRA	16	H'FFD88	BSC	16	2lø
Wait control register B	WTCRB	16	H'FFD8A	BSC	16	2lø

Rev.1.00 Jun. 07, 2006 Page 1000 of 1102 REJ09B0294-0100

Address/data multiplexed I/O control register	MPXCR	16	H'FFD9C	BSC	16	2
DRAM control register	DRAMCR	16	H'FFDA0	BSC	16	2
DRAM access control register	DRACCR	16	H'FFDA2	BSC	16	2
Synchronous DRAM control register	SDCR	16	H'FFDA4	BSC	16	2
Refresh control register	REFCR	16	H'FFDA6	BSC	16	2
Refresh timer counter	RTCNT	8	H'FFDA8	BSC	16	2
Refresh time constant register	RTCOR	8	H'FFDA9	BSC	16	2
RAM emulation register	RAMER	8	H'FFD9E	BSC	16	2
Mode control register	MDCR	16	H'FFDC0	SYSTEM	16	2
System control register	SYSCR	16	H'FFDC2	SYSTEM	16	2
System clock control register	SCKCR	16	H'FFDC4	SYSTEM	16	2
Standby control register	SBYCR	16	H'FFDC6	SYSTEM	16	2
Module stop control register A	MSTPCRA	16	H'FFDC8	SYSTEM	16	2
Module stop control register B	MSTPCRB	16	H'FFDCA	SYSTEM	16	2
Module stop control register C	MSTPCRC	16	H'FFDCC	SYSTEM	16	2
Subclock control register	SUBCKCR	8	H'FFDCF	SYSTEM	8	2
Serial extended mode register_2	SEMR_2	8	H'FFE84	SCI_2	8	2
Serial mode register_4	SMR_4	8	H'FFE90	SCI_4	8	2
Bit rate register_4	BRR_4	8	H'FFE91	SCI_4	8	2
Serial control register_4	SCR_4	8	H'FFE92	SCI_4	8	2
Transmit data register_4	TDR_4	8	H'FFE93	SCI_4	8	2
Serial status register_4	SSR_4	8	H'FFE94	SCI_4	8	2
Receive data register_4	RDR_4	8	H'FFE95	SCI_4	8	2
Smart card mode register_4	SCMR_4	8	H'FFE96	SCI_4	8	2

RENESAS

REJ09

I ² C bus interrupt enable register_0	ICIER_0	8	H'FFEB3	IIC2_0	8	2P
I ² C bus status register_0	ICSR_0	8	H'FFEB4	IIC2_0	8	2P
Slave address register_0	SAR_0	8	H'FFEB5	IIC2_0	8	2P
I ² C bus transmit data register_0	ICDRT_0	8	H'FFEB6	IIC2_0	8	2P
I ² C bus receive data register_0	ICDRR_0	8	H'FFEB7	IIC2_0	8	2P
I ² C bus control register A_1	ICCRA_1	8	H'FFEB8	IIC2_1	8	2P
I ² C bus control register B_1	ICCRB_1	8	H'FFEB9	IIC2_1	8	2P
I ² C bus mode register_1	ICMR_1	8	H'FFEBA	IIC2_1	8	2P
I ² C bus interrupt enable register_1	ICIER_1	8	H'FFEBB	IIC2_1	8	2P
I ² C bus status register_1	ICSR_1	8	H'FFEBC	IIC2_1	8	2P
Slave address register_1	SAR_1	8	H'FFEBD	IIC2_1	8	2P
I ² C bus transmit data register_1	ICDRT_1	8	H'FFEBE	IIC2_1	8	2P
I ² C bus receive data register_1	ICDRR_1	8	H'FFEBF	IIC2_1	8	2P
Timer control register_2	TCR_2	8	H'FFEC0	TMR_2	16	2P
Timer control register_3	TCR_3	8	H'FFEC1	TMR_3	16	2P
Timer control/status register_2	TCSR_2	8	H'FFEC2	TMR_2	16	2P
Timer control/status register_3	TCSR_3	8	H'FFEC3	TMR_3	16	2P
Time constant register A_2	TCORA_2	8	H'FFEC4	TMR_2	16	2P
Time constant register A_3	TCORA_3	8	H'FFEC5	TMR_3	16	2P
Time constant register B_2	TCORB_2	8	H'FFEC6	TMR_2	16	2P
Time constant register B_3	TCORB_3	8	H'FFEC7	TMR_3	16	2P
Timer counter_2	TCNT_2	8	H'FFEC8	TMR_2	16	2P
Timer counter_3	TCNT_3	8	H'FFEC9	TMR_3	16	2P
Timer counter control register_2	TCCR_2	8	H'FFECA	TMR_2	16	2P
Timer counter control register_3	TCCR_3	8	H'FFECB	TMR_3	16	2P

Rev.1.00 Jun. 07, 2006 Page 1002 of 1102 REJ09B0294-0100

RENESAS

Timer control register_5	TCR_5	8	H'FFEF0	TPU_5	16	2
Timer mode register_5	TMDR_5	8	H'FFEF1	TPU_5	16	2
Timer I/O control register_5	TIOR_5	8	H'FFEF2	TPU_5	16	2
Timer interrupt enable register_5	TIER_5	8	H'FFEF4	TPU_5	16	2
Timer status register_5	TSR_5	8	H'FFEF5	TPU_5	16	2
Timer counter_5	TCNT_5	16	H'FFEF6	TPU_5	16	2
Timer general register A_5	TGRA_5	16	H'FFEF8	TPU_5	16	2
Timer general register B_5	TGRB_5	16	H'FFEFA	TPU_5	16	2
DTC enable register A	DTCERA	16	H'FFF20	INTC	16	2
DTC enable register B	DTCERB	16	H'FFF22	INTC	16	2
DTC enable register C	DTCERC	16	H'FFF24	INTC	16	2
DTC enable register D	DTCERD	16	H'FFF26	INTC	16	2
DTC enable register E	DTCERE	16	H'FFF28	INTC	16	2
DTC enable register G	DTCERG	16	H'FFF2C	INTC	16	2
DTC enable register H	DTCERH	16	H'FFF2E	INTC	16	2
DTC control register	DTCCR	8	H'FFF30	INTC	16	2
Interrupt control register	INTCR	8	H'FFF32	INTC	16	2
CPU priority control register	CPUPCR	8	H'FFF33	INTC	16	2
IRQ enable register	IER	16	H'FFF34	INTC	16	2
IRQ status register	ISR	16	H'FFF36	INTC	16	2
Port 1 register	PORT1	8	H'FFF40	I/O port	8	2
Port 2 register	PORT2	8	H'FFF41	I/O port	8	2
Port 3 register	PORT3	8	H'FFF42	I/O port	8	2
Port 5 register	PORT5	8	H'FFF44	I/O port	8	2
Port 6 register	PORT6	8	H'FFF45	I/O port	8	2
Port A register	PORTA	8	H'FFF49	I/O port	8	2
Port B register	PORTB	8	H'FFF4A	I/O port	8	2

RENESAS

REJ09

Port A data register	PADR	8	H'FFF59	I/O port	8	2P
Port B data register	PBDR	8	H'FFF5A	I/O port	8	2P
Port C data register	PCDR	8	H'FFF5B	I/O port	8	2P
Port D data register	PDDR	8	H'FFF5C	I/O port	8	2P
Port E data register	PEDR	8	H'FFF5D	I/O port	8	2P
Port F data register	PFDR	8	H'FFF5E	I/O port	8	2P
Serial mode register_2	SMR_2	8	H'FFF60	SCI_2	8	2P
Bit rate register_2	BRR_2	8	H'FFF61	SCI_2	8	2P
Serial control register_2	SCR_2	8	H'FFF62	SCI_2	8	2P
Transmit data register_2	TDR_2	8	H'FFF63	SCI_2	8	2P
Serial status register_2	SSR_2	8	H'FFF64	SCI_2	8	2P
Receive data register_2	RDR_2	8	H'FFF65	SCI_2	8	2P
Smart card mode register_2	SCMR_2	8	H'FFF66	SCI_2	8	2P
D/A data register 0	DADR0	8	H'FFF68	D/A	8	2P
D/A data register 1	DADR1	8	H'FFF69	D/A	8	2P
D/A control register 01	DACR01	8	H'FFF6A	D/A	8	2P
PPG output control register	PCR	8	H'FFF76	PPG	8	2P
PPG output mode register	PMR	8	H'FFF77	PPG	8	2P
Next data enable register H	NDERH	8	H'FFF78	PPG	8	2P
Next data enable register L	NDERL	8	H'FFF79	PPG	8	2P
Output data register H	PODRH	8	H'FFF7A	PPG	8	2P
Output data register L	PODRL	8	H'FFF7B	PPG	8	2P
Next data register H*	NDRH	8	H'FFF7C	PPG	8	2P
Next data register L*	NDRL	8	H'FFF7D	PPG	8	2P
Next data register H*	NDRH	8	H'FFF7E	PPG	8	2P
Next data register L*	NDRL	8	H'FFF7F	PPG	8	2P

Rev.1.00 Jun. 07, 2006 Page 1004 of 1102 REJ09B0294-0100

Bit rate register_1	BRR_1	8	H'FFF89	SCI_1	8	2
Serial control register_1	SCR_1	8	H'FFF8A	SCI_1	8	2
Transmit data register_1	TDR_1	8	H'FFF8B	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FFF8C	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FFF8D	SCI_1	8	2
Smart card mode register_1	SCMR_1	8	H'FFF8E	SCI_1	8	2
A/D data register A	ADDRA	16	H'FFF90	A/D	16	2
A/D data register B	ADDRB	16	H'FFF92	A/D	16	2
A/D data register C	ADDRC	16	H'FFF94	A/D	16	2
A/D data register D	ADDRD	16	H'FFF96	A/D	16	2
A/D data register E	ADDRE	16	H'FFF98	A/D	16	2
A/D data register F	ADDRF	16	H'FFF9A	A/D	16	2
A/D data register G	ADDRG	16	H'FFF9C	A/D	16	2
A/D data register H	ADDRH	16	H'FFF9E	A/D	16	2
A/D control/status register	ADCSR	8	H'FFFA0	A/D	16	2
A/D control register	ADCR	8	H'FFFA1	A/D	16	2
Timer control/status register	TCSR	8	H'FFFA4	WDT		2
Timer counter	TCNT	8	H'FFFA5	WDT		2
Reset control/status register	RSTCSR	8	H'FFFA7	WDT		2
Timer control register_0	TCR_0	8	H'FFFB0	TMR_0	16	2
Timer control register_1	TCR_1	8	H'FFFB1	TMR_1	16	2
Timer control/status register_0	TCSR_0	8	H'FFFB2	TMR_0	16	2
Timer control/status register_1	TCSR_1	8	H'FFFB3	TMR_1	16	2
Time constant register A_0	TCORA_0	8	H'FFFB4	TMR_0	16	2
Time constant register A_1	TCORA_1	8	H'FFFB5	TMR_1	16	2
Time constant register B_0	TCORB_0	8	H'FFFB6	TMR_0	16	2
Time constant register B_1	TCORB_1	8	H'FFFB7	TMR_1	16	2

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09


Timer I/O control register H_0	TIORH_0	8	H'FFFC2	TPU_0	16	2P
Timer I/O control register L_0	TIORL_0	8	H'FFFC3	TPU_0	16	2P
Timer interrupt enable register_0	TIER_0	8	H'FFFC4	TPU_0	16	2P
Timer status register_0	TSR_0	8	H'FFFC5	TPU_0	16	2P
Timer counter_0	TCNT_0	16	H'FFFC6	TPU_0	16	2P
Timer general register A_0	TGRA_0	16	H'FFFC8	TPU_0	16	2P
Timer general register B_0	TGRB_0	16	H'FFFCA	TPU_0	16	2P
Timer general register C_0	TGRC_0	16	H'FFFCC	TPU_0	16	2P
Timer general register D_0	TGRD_0	16	H'FFFCE	TPU_0	16	2P
Timer control register_1	TCR_1	8	H'FFFD0	TPU_1	16	2P
Timer mode register_1	TMDR_1	8	H'FFFD1	TPU_1	16	2P
Timer I/O control register_1	TIOR_1	8	H'FFFD2	TPU_1	16	2P
Timer interrupt enable register_1	TIER_1	8	H'FFFD4	TPU_1	16	2P
Timer status register_1	TSR_1	8	H'FFFD5	TPU_1	16	2P
Timer counter_1	TCNT_1	16	H'FFFD6	TPU_1	16	2P
Timer general register A_1	TGRA_1	16	H'FFFD8	TPU_1	16	2P
Timer general register B_1	TGRB_1	16	H'FFFDA	TPU_1	16	2P
Timer control register_2	TCR_2	8	H'FFFE0	TPU_2	16	2P
Timer mode register_2	TMDR_2	8	H'FFFE1	TPU_2	16	2P
Timer I/O control register_2	TIOR_2	8	H'FFFE2	TPU_2	16	2P
Timer interrupt enable register_2	TIER_2	8	H'FFFE4	TPU_2	16	2P
Timer status register_2	TSR_2	8	H'FFFE5	TPU_2	16	2P
Timer counter_2	TCNT_2	16	H'FFFE6	TPU_2	16	2P
Timer general register A_2	TGRA_2	16	H'FFFE8	TPU_2	16	2P
Timer general register B_2	TGRB_2	16	H'FFFEA	TPU_2	16	2P
Timer control register_3	TCR_3	8	H'FFFF0	TPU_3	16	2P
Timer mode register_3	TMDR_3	8	H'FFFF1	TPU_3	16	2P

Rev.1.00 Jun. 07, 2006 Page 1006 of 1102 REJ09B0294-0100

RENESAS

Timer ge	enera	al register D_3	TGRD_3	16	H'FFFFE	TPU_3	16	2
Note:	*	When the same of	utput trigger is sp	pecifie	d for pulse out	put group	s 2 an	d 3 by
		setting, the NDRH	l address is H'FF	F7C. \	When differen	t output tri	ggers	are sp
		NDRH addresses	for pulse output	groups	s 2 and 3 are I	H'FFF7E a	and H'	FFF7O
		respectively. Simi	larly, When the s	ame o	utput trigger is	s specified	for pu	ulse ou
		groups 0 and 1 by	/ the PCR setting	, the N	NDRL address	is H'FFF7	D. Wł	nen diff

output triggers are specified, the NDRL addresses for pulse output groups 0 and HFFF7D, when dif output triggers are specified, the NDRL addresses for pulse output groups 0 and HFFF7F and HFFF7D, respectively.



TCSR_5	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_4								
TCORA_5								
TCORB_4								
TCORB_5								
TCNT_4								
TCNT_5								
TCCR_4	_	_		_	TMRIS	_	ICKS1	ICKS0
TCCR_5	_	_	_	_	TMRIS	_	ICKS1	ICKS0
CRCCR	DORCLR	_	_	_	_	LMS	G1	G0
CRCDIR								
CRCDOR								
TCR_6	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_7	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_6	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_7	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_6								
TCORA_7								
TCORB_6								
TCORB_7								
TCNT_6								
TCNT_7								
TCCR_6	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCCR_7	_	_	_	_	TMRIS	_	ICKS1	ICKS0
IFR0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS
IFR1	_	_	_	_	VBUS MN	EP3 TR	EP3 TS	VBUSF
IFR2	_	_	SURSS	SURSF	CFDN	_	SETC	SETI
IER0	BRST	EP1 FULL	EP2 TR	EP2 EMPTY	SETUP TS	EP0o TS	EP0i TR	EP0i TS

Rev.1.00 Jun. 07, 2006 Page 1008 of 1102 REJ09B0294-0100

RENESAS

EPDR2	D7	D6	D5	D4	D3	D2	D1	D0
EPDR3	D7	D6	D5	D4	D3	D2	D1	D0
EPSZ0o	_	_	_	_	_	_	_	_
EPSZ1	_	_	_	_	_	_	_	
DASTS	_	_	EP3 DE	EP2 DE	_	_	_	EP0i D
FCLR		EP3 CLR	EP1 CLR	EP2 CLR			EP0o CLR	EP0i C
EPSTL		_	_	_	EP3STL	EP2STL	EP1STL	EP0ST
TRG	_	EP3 PKTE	EP1 RDFN	EP2 PKTE		EP0s RDFN	EP0o RDFN	EP0i PK
DMA	_	_			_	PULLUP_E	EP2DMAE	EP1DN
CVR	CNFV1	CNFV0	INTV1	INTV0	_	ALTV2	ALTV1	ALTV0
CTLR	_	_	_	RWUPS	RSME	RWMD	ASCE	—
EPIR	D7	D6	D5	D4	D3	D2	D1	D0
TRNTREG0	PTSTE	_	_	_	SUSPEND	txenl	txse0	txdata
TRNTREG1	_	_	_	_	_	xver_data	dpls	dmns
PMDDR	_	_	_	PM4DDR	PM3DDR	PM2DDR	PM1DDR	PM0DE
PMDR	_	_	_	PM4DR	PM3DR	PM2DR	PM1DR	PM0DF
PORTM	_	_	_	PM4	PM3	PM2	PM1	PM0
PMICR	_	_		PM4ICR	PM3ICR	PM2ICR	PM1ICR	PM0ICI
SMR_5*	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)		
BRR_5								
SCR_5*	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_5								
SSR_5*	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
				(ERS)				
				-				

SSR_6*	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
				(ERS)				
RDR_6								
SCMR_6	_	_	_	_	SDIR	SINV	_	SMIF
SEMR_6	_	_	_	ABCS	ACS3	ACS2	ACS1	ACS0
TCNT32K								
TCR32K	_	_	TME	_	_	OSC32STP	CKS1	CKS0
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P320DD
P6DDR	_	_	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDF
PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDF
PCDDR	_	_	_	_	PC3DDR	PC2DDR	—	_
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDF
PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDF
PFDDR	PF7DDR	PF6DDR	PF5IDDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
P1ICR	P17ICR	P16ICR	P15ICR	P14ICR	P13ICR	P12ICR	P11ICR	P10ICR
P2ICR	P27ICR	P26ICR	P25ICR	P24ICR	P23ICR	P22ICR	P21ICR	P20ICR
P3ICR	P37ICR	P36ICR	P35ICR	P34ICR	P33ICR	P32ICR	P31ICR	P30ICR
P5ICR	P57ICR	P56ICR	P55ICR	P54ICR	P53ICR	P52ICR	P51ICR	P50ICR
P6ICR	_	_	P65ICR	P64ICR	P63ICR	P62ICR	P61ICR	P60ICR
PAICR	PA7ICR	PA6ICR	PA5ICR	PA4ICR	PA3ICR	PA2ICR	PA1ICR	PA0ICR
PBICR	PB7ICR	PB6ICR	PB5ICR	PB4ICR	PB3ICR	PB2ICR	PB1ICR	PB0ICR
PCICR	_	_	_	_	PC3ICR	PC2ICR	_	_
PDICR	PD7ICR	PD6ICR	PD5ICR	PD4ICR	PD3ICR	PD2ICR	PD1ICR	PD0ICR
PEICR	PE7ICR	PE6ICR	PE5ICR	PE4ICR	PE3ICR	PE2ICR	PE1ICR	PE0ICR

Rev.1.00 Jun. 07, 2006 Page 1010 of 1102 REJ09B0294-0100

PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PC
PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PC
PFPCR	PF7PCR	PF6PCR	PF5PCR	PF4PCR	PF3PCR	PF2PCR	PF1PCR	PF0PC
PHPCR	PH7PCR	PH6PCR	PH5PCR	PH4PCR	PH3PCR	PH2PCR	PH1PCR	PH0PC
PIPCR	PI7PCR	PI6PCR	PI5PCR	PI4PCR	PI3PCR	PI2PCR	PI1PCR	PIOPCE
P2ODR	P27ODR	P26ODR	P25ODR	P24ODR	P23ODR	P22ODR	P210DR	P20OD
PFODR	PF70DR	PF60DR	PF5ODR	PF4ODR	PF3ODR	PF2ODR	PF10DR	PF0OD
PFCR0	CS7E	CS6E	CS5E	CS4E	CS3E	CS2E	CS1E	CS0E
PFCR1	CS7SA	CS7SB	CS6SA	CS6SB	CS5SA	CS5SB	CS4SA	CS4SB
PFCR2	_	CS2S	BSS	BSE	RDWRS	RDWRE	ASOE	_
PFCR4	A23E	A22E	A21E	A20E	A19E	A18E	A17E	A16E
PFCR6	_	LHWROE	_	_	TCLKS	_	_	_
PFCR7	DMAS3A	DMAS3B	DMAS2A	DMAS2B	DMAS1A	DMAS1B	DMAS0A	DMAS
PFCR9	TPUMS5	TPUMS4	TPUMS3A	TPUMS3B	TPUMS2A	TPUMS2B	TPUMS1A	TPUMS
PFCRB	_	_	_	_	ITS11	ITS10	ITS9	ITS8
PFCRC	ITS7	ITS6	ITS5	ITS4	ITS3	ITS2	ITS1	ITS0
SSIER	SSI15	_	_	_	SSI11	SSI10	SSI9	SSI8
	0017	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	SSI0
	SSI7	0010	0010	0014	0010	0012	0011	3310

DSAR_0

DDAR_0

Rev.1.00 Jun. 07, 2006 Page REJ09

	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH1
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_0	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	ERRF	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP0
DACR_0	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS0
	_	_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA0
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA0
DSAR_1								
DDAR_1								
DOFR_1								
DTCR_1								
Rev.1.00 Ju	n. 07, 2006	Page 1012	2 of 1102					

REJ09B0294-0100



	_	_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARAC
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA
DSAR_2	_							
DDAR_2								
DOFR_2								
DTCR_2								
DBSR_2	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_2	DTE	DACKE	TENDE	_	DREQS	NRD	_	—
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP

DOFR_3	3
--------	---

DTCR_3

DBSR_3	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH2
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH1
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_3	DTE	DACKE	TENDE	_	DREQS	NRD	_	
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP0
DACR_3	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS0
	_	_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA0
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA0
DMRSR_0								
DMRSR_1								
DMRSR_2								
DMRSR_3								

Rev.1.00 Jun. 07, 2006 Page 1014 of 1102 REJ09B0294-0100



	_	_	_	_	_	_	_	_
IPRF	_	_	_	_	_	IPRF10	IPRF9	IPRF8
	_	IPRF6	IPRF5	IPRF4	_	IPRF2	IPRF1	IPRF0
IPRG	_	IPRG14	IPRG13	IPRG12	_	IPRG10	IPRG9	IPRG8
	_	IPRG6	IPRG5	IPRG4	_	IPRG2	IPRG1	IPRG0
IPRH	_	IPRH14	IPRH13	IPRH12	_	IPRH10	IPRH9	IPRH8
	_	IPRH6	IPRH5	IPRH4	_	IPRH2	IPRH1	IPRH0
IPRI	_	IPRI14	IPRI13	IPRI12	_	IPRI10	IPRI9	IPRI8
	_	IPRI6	IPRI5	IPRI4	_	IPRI2	IPRI1	IPRI0
IPRK	_	IPRK14	IPRK13	IPRK12	_	_	_	_
	_	IPRK6	IPRK5	IPRK4	_	IPRK2	IPRK1	IPRK0
IPRL	_	IPRL14	IPRL13	IPRL12	_	_	_	_
	_	IPRL6	IPRL5	IPRL4	_	_	_	_
IPRQ	_	_	_	_	_	_	_	—
	_	IPRQ6	IPRQ5	IPRQ4	_	IPRQ2	IPRQ1	IPRQ0
IPRR	—	IPRR14	IPRR13	IPRR12	_	IPRR10	IPRR9	IPRR8
	—	IPRR6	IPRR5	IPRR4	_	IPRR2	IPRR1	IPRR0
ISCRH	IRQ15SR	IRQ15SF	_	_	_	_	_	_
	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	IRQ8SI
ISCRL	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	IRQ4SI
	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	IRQ0SI
DTCVBR								
ABWCR	ABWH7	ABWH6	ABWH5	ABWH4	ABWH3	ABWH2	ABWH1	ABWH
	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3	ABWL2	ABWL1	ABWLC

-	Jun. 07, 2006	Page ⁻
RENESAS		REJ09

	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	CSXT0
IDLCR	IDLS3	IDLS2	IDLS1	IDLS0	IDLCB1	IDLCB0	IDLCA1	IDLCA0
	IDLSEL7	IDLSEL6	IDLSEL5	IDLSEL4	IDLSEL3	IDLSEL2	IDLSEL1	IDLSEL0
BCR1	BRLE	BREQOE	_	_	_	_	WDBE	WAITE
	DKC	_	_	_	_	_	_	
BCR2	_	_	_	IBCCS	_	_	_	PWDBE
ENDIANCR	LE7	LE6	LE5	LE4	LE3	LE2	_	
SRAMCR	BCSEL7	BCSEL6	BCSEL5	BCSEL4	BCSEL3	BCSEL2	BCSEL1	BCSEL0
	_	_	_	_	_	_	_	
BROMCR	BSRM0	BSTS02	BSTS01	BSTS00	_	_	BSWD01	BSWD00
	BSRM1	BSTS12	BSTS11	BSTS10	_	_	BSWD11	BSWD10
MPXCR	MPXE7	MPXE6	MPXE5	MPXE4	MPXE3	_	_	
	_	_	_	_	_	_	_	ADDEX
DRAMCR	DRAME	DTYPE	_	_	OEE	RAST	_	CAST
	BE	RCDM	DDS	_	_	_	MXC1	MXC0
DRACCR	_	_	TPC1	TPC0	_	_	RCD1	RCD0
	_	_	_	_	_	_	_	
SDCR	MRSE	_	_	_	_	_	_	_
	CKSPE	_	_	_	_	_	_	TRWL
REFCR	CMF	CMIE	RCW1	RCW0	_	RTCK2	RTCK1	RTCK0
	RFSHE	RLW2	RLW1	RLW0	SLFRF	TPCS2	TPCS1	TPCS0
RTCNT								
RTCOR								
RAMER	_	_	_	_	RAMS	RAM2	RAM1	RAM0

Rev.1.00 Jun. 07, 2006 Page 1016 of 1102 REJ09B0294-0100



	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA
MSTPCRB	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9	MSTPE
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPE
MSTPCRC	MSTPC15	MSTPC14	MSTPC13	MSTPC12	MSTPC11	MSTPC10	MSTPC9	MSTPC
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC
SUBCKCR	_	_	_	_	_	EXSTP	WAKE32K	CS32K
SEMR_2	_	_	_	_	ABCS	ACS2	ACS1	ACS0
SMR_4*	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)		
BRR_4								
SCR_4*	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_4								
SSR_4*	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
				(ERS)				
RDR_4								
SCMR_4	_	_	_	_	SDIR	SINV	_	SMIF
FCCS	_	_	_	FLER	_	_	_	SCO
FPCS	_	_	_	_	_	_	_	PPVS
FECS	_	_	_	_	_	_	_	EPVB
FKEY	K7	K6	K5	K4	K3	K2	K1	K0
FTDAR	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0
ICCRA_0	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
ICCRB_0	BBSY	SCP	SDAO	_	SCLO	_	IICRST	_
ICMR_0	_	WAIT	_	_	BCWP	BC2	BC1	BC0
ICIER_0	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
ICSR_0	TDRE	TEND	RDRF	NACKF	STOP	AL	AAS	ADZ
SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	_

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

ICDRR_1			<u> </u>		<u> </u>	<u> </u>		
TCR_2	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_3	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_2	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_3	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_2								
TCORA_3								
TCORB_2								
TCORB_3								
TCNT_2								
TCNT_3								
TCCR_2	_	_	_	_	TMRIS	—	ICKS1	ICKS0
TCCR_3	_	_	_	_	TMRIS	—	ICKS1	ICKS0
TCR_4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_4	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_4	TTGE	_	TCIEU	TCIEV	_	—	TGIEB	TGIEA
TSR_4	TCFD	_	TCFU	TCFV	_	—	TGFB	TGFA
TCNT_4								
TGRA_4								

TGRB_4

Rev.1.00 Jun. 07, 2006 Page 1018 of 1102 REJ09B0294-0100

```
TGRB_5
```

DTCERA	DTCEA15	DTCEA14	DTCEA13	DTCEA12	DTCEA11	DTCEA10	DTCEA9	DTCEA
	DTCEA7	DTCEA6	DTCEA5	DTCEA4	_	_	_	_
DTCERB	DTCEB15	_	DTCEB13	DTCEB12	DTCEB11	DTCEB10	DTCEB9	DTCEE
	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEE
DTCERC	DTCEC15	DTCEC14	DTCEC13	DTCEC12	DTCEC11	DTCEC10	DTCEC9	DTCEC
	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2	_	_
DTCERD	_	_	DTCED13	DTCED12	DTCED11	DTCED10	—	_
	_	_	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED
DTCERE	_	_	DTCEE13	DTCEE12	_	_	_	_
	_	_	_	_	_	_	_	_
DTCERG	_	_	_	_	DTCEG11	DTCEG10	—	_
	DTCEG7	DTCEG6	_	_	_	_	_	_
DTCERH	DTCEH15	DTCEH14	_	_	_	_	—	_
	_	_	_	_	_	_	_	_
DTCCR	_	_	_	RRS	RCHNE	_	_	ERR
INTCR	_	_	INTM1	INTM0	NMIEG	_	_	_
CPUPCR	CPUPCE	DTCP2	DTCP1	DTCP0	IPSETE	CPUP2	CPUP1	CPUPO
IER	IRQ15E	_	_	_	IRQ11E	IRQ10E	IRQ9E	IRQ8E
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E
ISR	IRQ15F	_	_	_	IRQ11F	IRQ10F	IRQ9F	IRQ8F
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F

PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
P6DR			P65DR	P64DR	P63DR	P62DR	P61DR	P60DR
PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR
PCDR	_	_	_	—	PC3DR	PC2DR	_	_
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR
SMR_2*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1	CKS0
BRR_2								
SCR_2*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_2								
SSR_2*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_2								
SCMR_2			_	_	SDIR	SINV	_	SMIF
DADR0								
DADR1								
DACR01	DAOE1	DAOE0	DAE	_	_	_	_	_

Rev.1.00 Jun. 07, 2006 Page 1020 of 1102 REJ09B0294-0100



NDRL* ²	_	_	_	_	NDR3	NDR2	NDR1	NDR0
SMR_0*1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/Ē)	(BCP1)	(BCP0)		
BRR_0								
SCR_0*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_0								
SSR_0*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_0								
SCMR_0	_	_	_	_	SDIR	SINV	_	SMIF
SMR_1*1	C/Ā (GM)	CHR (BLK)	PE (PE)	0/Ē (0/Ē)	STOP (BCP1)	MP (BCP0)	CKS1	CKS0
BRR_1								
SCR_1*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_1								
SSR_1*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_1								
SCMR_1	_	_	_	_	SDIR	SINV	_	SMIF
ADDRA								
ADDRB								
ADDRC								
ADDRD								

TCSR OVF WT/ĪT TME - - CKS2 CKS1 CKS0 TCNT	ADCR	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	_	_
RSTCSR WOVF RSTE - <t< td=""><td>TCSR</td><td>OVF</td><td>WT/IT</td><td>TME</td><td>_</td><td>_</td><td>CKS2</td><td>CKS1</td><td>CKS0</td></t<>	TCSR	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0
TCR_0 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TCR_1 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TCSR_0 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 TCSR_1 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 TCORA_0 CMFB CMFA OVF — OS3 OS2 OS1 OS0 TCORA_0 OS0 TCORA_1 OS0 TCORB_1	TCNT								
TCR_1 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TCSR_0 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 TCSR_1 CMFB CMFA OVF — OS3 OS2 OS1 OS0 TCSR_1 CMFB CMFA OVF — OS3 OS2 OS1 OS0 TCORA_0	RSTCSR	WOVF	RSTE	_	_	_	_	_	_
TCSR_0 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 TCSR_1 CMFB CMFA OVF - OS3 OS2 OS1 OS0 TCORA_0 TCORA_0 - OS3 OS2 OS1 OS0 TCORA_1 - - OS3 OS2 OS1 OS0 TCORA_1 - - OS3 OS2 OS1 OS0 TCORA_1 - - - OS1 OS0 OS1 OS0 TCORB_1 - - - - OS1 ICKS1 ICKS0 TCNT_0 - - - TMRIS - ICKS1 ICKS0 TCCR_0 - - - TMRIS - ICKS1 ICKS0 TCR_1 - - CST5 CST4 CST3 CST2 CST1 CST0 TSTR - - SYNC5 SYNC4 SYNC3 SYNC2	TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_1 CMFB CMFA OVF — OS3 OS2 OS1 OS0 TCORA_0 TCORA_1	TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCORA_0 TCORA_1 TCORB_0 TCORB_1 TCORB_1 TCNT_0 TCNT_1 TCCR_0 TCCR_1 TCCR_1 TCCR_1 TCCR_1 TCCR_1 TCCR_1 - - TCRT_1 TCCR_1 - - TSTR - - TSYR - SYNC5 SYNC3 SYNC2 TCR_0 - - SYNC5 SYNC3 SYNC2 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 TMDR_0 - TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA1	TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCORA_1 TCORB_0 TCORB_1 TCNT_0 TCNT_1 TCCR_0 - TCCR_1 - ICCR_1 - ICCR_1 - ICCR_1 - ICCR_1 - ICCR_1 - ICKS1 ICKS0 ISTR - ICKS1 ICKS0 TSTR - CST5 CST4 CST3 CST2 CST1 CST0 TSYR - - SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 SYNC0 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 TMDR_0 - - BFB BFA MD3 MD2 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TCSR_1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORB_0 TCORB_1 TCNT_0 TCNT_1 TCCR_0 - TCCR_1 - TCCR_1 - - - TCRT_1 TCCR_1 - - - TCRT_1 TCCR_1 - - - TSTR - - CST5 CST4 CST3 TSYR - - SYNC5 SYNC3 SYNC2 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TMDR_0 - - BFB BFA MD3 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1	TCORA_0								
TCORB_1 TCNT_0 TCNT_1 TCCR_0 - TCCR_1 TCCR_1 TCCR_1 - - TCCR_1 - - TCCR_1 - - TCCR_1 - - - TCR_1 - - TCCR_1 - - - - - - - - - - - - - - - - SYNC5 SYNC3 SYNC1 SYNC0 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 <td>TCORA_1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	TCORA_1								
TCNT_0 TCNT_1 TCCR_0 - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TSTR - - CST5 CST4 CST3 CST2 CST1 CST0 TSYR - - SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 SYNC0 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 TMDR_0 - - BFB BFA MD3 MD2 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TCORB_0								
TCNT_1 TCCR_0 - - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TSTR - - CST5 CST4 CST3 CST2 CST1 CST0 TSYR - - SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 SYNC0 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 TMDR_0 - - BFB BFA MD3 MD2 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TCORB_1								
TCCR_0 - - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TCCR_1 - - - TMRIS - ICKS1 ICKS0 TSTR - - CST5 CST4 CST3 CST2 CST1 CST0 TSYR - - SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 SYNC0 TCR_0 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 TMDR_0 - - BFB BFA MD3 MD2 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TCNT_0								
TCCR_1TMRIS-ICKS1ICKS0TSTRCST5CST4CST3CST2CST1CST0TSYRSYNC5SYNC4SYNC3SYNC2SYNC1SYNC0TCR_0CCLR2CCLR1CCLR0CKEG1CKEG0TPSC2TPSC1TPSC0TMDR_0BFBBFAMD3MD2MD1MD0TIORH_0IOB3IOB2IOB1IOB0IOA3IOA2IOA1IOA0	TCNT_1								
TSTRCST5CST4CST3CST2CST1CST0TSYRSYNC5SYNC4SYNC3SYNC2SYNC1SYNC0TCR_0CCLR2CCLR1CCLR0CKEG1CKEG0TPSC2TPSC1TPSC0TMDR_0BFBBFAMD3MD2MD1MD0TIORH_0IOB3IOB2IOB1IOB0IOA3IOA2IOA1IOA0	TCCR_0	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TSYRSYNC5SYNC4SYNC3SYNC2SYNC1SYNC0TCR_0CCLR2CCLR1CCLR0CKEG1CKEG0TPSC2TPSC1TPSC0TMDR_0BFBBFAMD3MD2MD1MD0TIORH_0IOB3IOB2IOB1IOB0IOA3IOA2IOA1IOA0	TCCR_1	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCR_0CCLR2CCLR1CCLR0CKEG1CKEG0TPSC2TPSC1TPSC0TMDR_0BFBBFAMD3MD2MD1MD0TIORH_0IOB3IOB2IOB1IOB0IOA3IOA2IOA1IOA0	TSTR	_	_	CST5	CST4	CST3	CST2	CST1	CST0
TMDR_0 BFB BFA MD3 MD2 MD1 MD0 TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
TIORH_0 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0	TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
	TMDR_0	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORL_0 IOD3 IOD2 IOD1 IOD0 IOC3 IOC2 IOC1 IOC0	TIORH_0	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
	TIORL_0	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_0 TTGE TCIEV TGIED TGIEC TGIEB TGIEA	TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_0 TCFV TGFD TGFC TGFB TGFA	TSR_0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_0	TCNT_0								

Rev.1.00 Jun. 07, 2006 Page 1022 of 1102 REJ09B0294-0100



TMDR_1	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_1	TCFD	_	TCFU	TCFV	TGFD	_	TGFB	TGFA
TCNT_1	_							
TGRA_1								
TGRB_1								
TCR_2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_2	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_2	TTGE	_	TCIEU	TCIEV	_	—	TGIEB	TGIEA
TSR_2	TCFD	_	TCFU	TCFV	_	—	TGFB	TGFA
TCNT_2								
TGRA_2								
TGRB_2								
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_3	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIER_3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TSR_3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA

- Notes: 1. Parts of the bit functions differ in normal mode and the smart card interface.
 - 2. When the same output trigger is specified for pulse output groups 2 and 3 by th setting, the NDRH address is H'FFF7C. When different output triggers are spe NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, When the same output trigger is specified for pulse output groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different output triggers are specified, the NDRL addresses for pulse output groups 0 and H'FFF7D, respectively.

Rev.1.00 Jun. 07, 2006 Page 1024 of 1102 REJ09B0294-0100

100HA_3	millianzeu					minanzea
TCORB_4	Initialized	_	_	_	_	Initialized
TCORB_5	Initialized	_	_	_	_	Initialized
TCNT_4	Initialized	_	_	_	_	Initialized
TCNT_5	Initialized	_	_	_	—	Initialized
TCCR_4	Initialized	_	_	_	—	Initialized
TCCR_5	Initialized	—	—	—	—	Initialized
CRCCR	Initialized	—	—	—	—	Initialized
CRCDIR	Initialized	_	_	—	_	Initialized
CRCDOR	Initialized	_	_	—	_	Initialized
TCR_6	Initialized	—	—	—	—	Initialized
TCR_7	Initialized	—	—	—	—	Initialized
TCSR_6	Initialized	_	_	_	—	Initialized
TCSR_7	Initialized	_	_	_	—	Initialized
TCORA_6	Initialized	—	—	—	—	Initialized
TCORA_7	Initialized	—	—	—	—	Initialized
TCORB_6	Initialized	—	—	—	—	Initialized
TCORB_7	Initialized	_	_	—	_	Initialized
TCNT_6	Initialized	_	_	—	_	Initialized
TCNT_7	Initialized	_	_	_	_	Initialized
TCCR_6	Initialized	_	_	_	_	Initialized
TCCR_7	Initialized	_	_	_	_	Initialized

юп	millanzeu					millanzeu
ISR2	Initialized	_	_	_	_	Initialized
EPDR0i	Initialized	_	_	_	_	Initialized
EPDR0o	Initialized	_	_	_	_	Initialized
EPDR0s	Initialized	_	_	_	_	Initialized
EPDR1	Initialized	_	_	_	_	Initialized
EPDR2	Initialized	_	_	_	_	Initialized
EPDR3	Initialized	_	_	_	_	Initialized
EPSZ0o	Initialized	_	_	_	_	Initialized
EPSZ1	Initialized	_	_	_	_	Initialized
DASTS	Initialized	_	_	_	_	Initialized
FCLR	Initialized					Initialized
EPSTL	Initialized					Initialized
TRG	Initialized	_	_	_	_	Initialized
DMA	Initialized	_		_	_	Initialized
CVR	Initialized		_		_	Initialized
CTLR	Initialized					Initialized
EPIR	Initialized					Initialized
TRNTREG0	Initialized					Initialized
TRNTREG1	Initialized					Initialized
PMDDR	Initialized					Initialized
PMDR	Initialized					Initialized
PORTM			_			_
PMICR	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1026 of 1102 REJ09B0294-0100



	millanzeu					minanzeu
IrCR	Initialized	_	_	_	_	Initialized
SMR_6	Initialized	_	_	_	_	Initialized
BRR_6	Initialized	_	_	_	_	Initialized
SCR_6	Initialized	_	_	_	_	Initialized
TDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized
SSR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized
RDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_6	Initialized	—	_	_	_	Initialized
SEMR_6	Initialized	—	_	_	_	Initialized
TCNT32K	Initialized	_	_	_	_	Initialized
TCR32K	Initialized	—	_	_	_	Initialized
P1DDR	Initialized	_	_	_	_	Initialized
P2DDR	Initialized	_	_	_	_	Initialized
P3DDR	Initialized	—	_	_	_	Initialized
P6DDR	Initialized	—	_	_	_	Initialized
PADDR	Initialized	—	_	_	_	Initialized
PBDDR	Initialized	—	_	_	_	Initialized
PCDDR	Initialized	—	_	_	_	Initialized
PDDDR	Initialized	_	_	_	_	Initialized
PEDDR	Initialized	_	_	_	_	Initialized
PFDDR	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 7

1001	minanzeu					millanzeu
PDICR	Initialized	_	_	_	_	Initialized
PEICR	Initialized	_	_	_	_	Initialized
PFICR	Initialized	_	_	_	_	Initialized
PORTH	_	_	_	_	_	_
PORTI	_	_	_	_	_	_
PHDR	Initialized	_	_	_	_	Initialized
PIDR	Initialized	_	_	_	_	Initialized
PHDDR	Initialized	_	_	_	_	Initialized
PIDDR	Initialized	_	_	_	_	Initialized
PHICR	Initialized	_	_	_	_	Initialized
PIICR	Initialized	_	_	_	_	Initialized
PDPCR	Initialized	_	_	_	_	Initialized
PEPCR	Initialized	_	_	_	_	Initialized
PFPCR	Initialized	_	_	_	_	Initialized
PHPCR	Initialized	_	_	_	_	Initialized
PIPCR	Initialized	_	_	_	_	Initialized
P2ODR	Initialized	_	_	_	_	Initialized
PFODR	Initialized	_	_	_	_	Initialized
PFCR0	Initialized		_	_	_	Initialized
PFCR1	Initialized		_	_	_	Initialized
PFCR2	Initialized	_	_	_	_	Initialized
PFCR4	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1028 of 1102 REJ09B0294-0100



DDAN_0	millanzeu					minanzeu
DOFR_0	Initialized	_	—	—	_	Initialized
DTCR_0	Initialized	—	—	—	—	Initialized
DBSR_0	Initialized	—	—	—	—	Initialized
DMDR_0	Initialized	—	—	—	—	Initialized
DACR_0	Initialized	—	_	—	—	Initialized
DSAR_1	Initialized	—	_	_	_	Initialized
DDAR_1	Initialized	—	—	—	—	Initialized
DOFR_1	Initialized	_	_	_	_	Initialized
DTCR_1	Initialized	—	_	_	_	Initialized
DBSR_1	Initialized	—	—	—	—	Initialized
DMDR_1	Initialized	—	—	_	—	Initialized
DACR_1	Initialized	—	—	—	—	Initialized
DSAR_2	Initialized	—	_	—	—	Initialized
DDAR_2	Initialized	_	—	_	—	Initialized
DOFR_2	Initialized	—	—	—	—	Initialized
DTCR_2	Initialized	—	—	—	—	Initialized
DBSR_2	Initialized	_	_	_	_	Initialized
DMDR_2	Initialized	_	_	_	_	Initialized
DACR_2	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page REJ09

	milanzeo					initianzeu i
DMRSR_1	Initialized	_	_	_	_	Initialized I
DMRSR_2	Initialized	_	_	_	_	Initialized
DMRSR_3	Initialized	_	_	_	_	Initialized
IPRA	Initialized	_	_	—	_	Initialized
IPRB	Initialized	_	_	_	_	Initialized
IPRC	Initialized	_	—	—	—	Initialized
IPRD	Initialized	_	—	—	—	Initialized
IPRE	Initialized	_	—	_	—	Initialized
IPRF	Initialized	—	—	—	—	Initialized
IPRG	Initialized	_	—	—	_	Initialized
IPRH	Initialized	_	—	_	—	Initialized
IPRI	Initialized	_	—	—	_	Initialized
IPRK	Initialized	_	—	—	—	Initialized
IPRL	Initialized	_	—	_	—	Initialized
IPRQ	Initialized	_	—	—	—	Initialized
IPRR	Initialized	_	—	—	—	Initialized
ISCRH	Initialized	_	—	_	—	Initialized
ISCRL	Initialized	_	—	_	—	Initialized
DTCVBR	Initialized	_	_	_	_	Initialized
ABWCR	Initialized	_	_	_	_	Initialized
ASTCR	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1030 of 1102 REJ09B0294-0100



LINDIANON	milanzeu					minanzeo
SRAMCR	Initialized	—	—	—	_	Initialized
BROMCR	Initialized	—	—	—	—	Initialized
MPXCR	Initialized	—	—	—	—	Initialized
DRAMCR	Initialized	—	—	—	—	Initialized
DRACCR	Initialized	—	—	—	—	Initialized
SDCR	Initialized	—	—	—	_	Initialized
REFCR	Initialized	—	—	—	_	Initialized
RTCNT	Initialized	_	_	_	_	Initialized
RTCOR	Initialized	_	_	_	_	Initialized
RAMER	Initialized	—	—	—	_	Initialized
MDCR	Initialized	_	_	—	_	Initialized
SYSCR	Initialized	—	—	—	_	Initialized
SCKCR	Initialized	_	_	_	_	Initialized
SBYCR	Initialized	-	_	_	_	Initialized
MSTPCRA	Initialized	—	—	—	_	Initialized
MSTPCRB	Initialized	—	—	—	_	Initialized
MSTPCRC	Initialized	_	—	—	_	Initialized
SUBCKCR	Initialized	—	_	_	_	Initialized
SEMR_2	Initialized	—	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page REJ09

1005	millanzeu					minanzeo
FPCS	Initialized	_	—	_	_	Initialized
FECS	Initialized	—	—	—	—	Initialized
FKEY	Initialized	—	—	—	—	Initialized
FTDAR	Initialized	—	—	—	—	Initialized
ICCRA_0	Initialized	—	_	—	—	Initialized
ICCRB_0	Initialized	—	—	_	—	Initialized
ICMR_0	Initialized	—	—	_	—	Initialized
ICIER_0	Initialized	_	_	_	_	Initialized
ICSR_0	Initialized	_	_	_	_	Initialized
SAR_0	Initialized	—	—	_	—	Initialized
ICDRT_0	Initialized	_	_	_	_	Initialized
ICDRR_0	Initialized	—	_	_	—	Initialized
ICCRA_1	Initialized	_	_	_	_	Initialized
ICCRB_1	Initialized	_	_	_	_	Initialized
ICMR_1	Initialized	_	_	_	_	Initialized
ICIER_1	Initialized	_	_	_	_	Initialized
ICSR_1	Initialized	_	_	_	_	Initialized
SAR_1	Initialized	_	_	_	_	Initialized
ICDRT_1	Initialized	_	_	_	_	Initialized
ICDRR_1	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1032 of 1102 REJ09B0294-0100



100110_0	milianzeu					milanzeu
TCNT_2	Initialized	_	—	_	—	Initialized
TCNT_3	Initialized	—	—	_	—	Initialized
TCCR_2	Initialized	—	—	_	—	Initialized
TCCR_3	Initialized	—	—	_	—	Initialized
TCR_4	Initialized	_	—	_	—	Initialized
TMDR_4	Initialized	_	—	_	—	Initialized
TIOR_4	Initialized	_	—	_	—	Initialized
TIER_4	Initialized	—	—	_	—	Initialized
TSR_4	Initialized	—	—	_	—	Initialized
TCNT_4	Initialized	—	—	—	—	Initialized
TGRA_4	Initialized	—	—	_	—	Initialized
TGRB_4	Initialized	—	—	—	—	Initialized
TCR_5	Initialized	—	—	_	—	Initialized
TMDR_5	Initialized	_	—	_	—	Initialized
TIOR_5	Initialized	_	—	_	—	Initialized
TIER_5	Initialized	_	—	_	—	Initialized
TSR_5	Initialized	_	—	_	—	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized
TGRA_5	Initialized	_	_	_	_	Initialized
TGRB_5	Initialized	_	_		_	Initialized

Rev.1.00 Jun. 07, 2006 Page REJ09

RENESAS

ыоон	millanzeu					milanzea
INTCR	Initialized	_	_	_	_	Initialized
CPUPCR	Initialized	_	_	_	_	Initialized
IER	Initialized	—	—	_	_	Initialized
ISR	Initialized	—	—	_	—	Initialized
PORT1	_	_	_	_	_	- 1
PORT2	_	_	_	_	_	_
PORT3	_	_	_	_	_	_
PORT5	_	_	_	_	_	_
PORT6	_	_	_	_	_	_
PORTA	_	_	_	_	_	_
PORTB	_	_	_	_	_	_
PORTC	_	_	_	_	_	_
PORTD	_	_	_	_	_	_
PORTE	_	_	_	_	_	_
PORTF	_	_	_	_	_	_
P1DR	Initialized	_	_	_	_	Initialized
P2DR	Initialized	_	_	_	_	Initialized
P3DR	Initialized	_	_	_	_	Initialized
P6DR	Initialized	_	_	_	_	Initialized
PADR	Initialized	_	_	_	_	Initialized
PBDR	Initialized	_	_	_	_	Initialized
PCDR	Initialized	_	_	_	_	Initialized
-						

Rev.1.00 Jun. 07, 2006 Page 1034 of 1102 REJ09B0294-0100



0011_2	milanzeu	milaizeo		milaizeu	millanzeu	milanzeu
RDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_2	Initialized	_	_	_	_	Initialized
DADR0	Initialized	—	_	_	_	Initialized
DADR1	Initialized	_	_	_	—	Initialized
DACR01	Initialized	_	_	_	_	Initialized
PCR	Initialized	_	_	_	_	Initialized
PMR	Initialized	_	_	_	_	Initialized
NDERH	Initialized	_	_	_	_	Initialized
NDERL	Initialized	_	_	_	_	Initialized
PODRH	Initialized	—	_	_	—	Initialized
PODRL	Initialized	_	_	_	_	Initialized
NDRH	Initialized	_	_	_	_	Initialized
NDRL	Initialized	_	_	_	_	Initialized
SMR_0	Initialized	_	_	_	_	Initialized
BRR_0	Initialized	_	_	_	_	Initialized
SCR_0	Initialized	_	_	_	_	Initialized
TDR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
SSR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
RDR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_0	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 7

ADDIA	milanzeu				_	milanzeu
ADDRB	Initialized	_	_	_	_	Initialized
ADDRC	Initialized	_	—	—	_	Initialized
ADDRD	Initialized	_	_	_	—	Initialized
ADDRE	Initialized	—	—	—	—	Initialized
ADDRF	Initialized	—	—	—	—	Initialized
ADDRG	Initialized	—	—	—	—	Initialized
ADDRH	Initialized	—	—	—	—	Initialized
ADCSR	Initialized	—	_	—	—	Initialized
ADCR	Initialized	—	—	_	—	Initialized
TCSR	Initialized	—	—	—	—	Initialized
TCNT	Initialized	—	—	_	—	Initialized
RSTCSR	Initialized	—	—	—	—	Initialized
TCR_0	Initialized	—	—	—	_	Initialized
TCR_1	Initialized	—	—	—	—	Initialized
TCSR_0	Initialized	—	—	—	—	Initialized
TCSR_1	Initialized	—	—	—	—	Initialized
TCORA_0	Initialized	_	_	_	_	Initialized
TCORA_1	Initialized	_	_	_	_	Initialized
TCORB_0	Initialized	_	_	_	_	Initialized
TCORB_1	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1036 of 1102 REJ09B0294-0100



	milianzeu					millanzeu
TIORH_0	Initialized	_	_	—	_	Initialized
TIORL_0	Initialized	—	—	_	—	Initialized
TIER_0	Initialized	—	—	_	_	Initialized
TSR_0	Initialized	_	_	_	_	Initialized
TCNT_0	Initialized	_	_	_	_	Initialized
TGRA_0	Initialized	—	_	_	_	Initialized
TGRB_0	Initialized	—	—	—	_	Initialized
TGRC_0	Initialized	—	_	_	—	Initialized
TGRD_0	Initialized	—	_	_	—	Initialized
TCR_1	Initialized	_	_	_	_	Initialized
TMDR_1	Initialized	—	—	_	—	Initialized
TIOR_1	Initialized	—	—	—	—	Initialized
TIER_1	Initialized	_	_	_	_	Initialized
TSR_1	Initialized	—	_	_	—	Initialized
TCNT_1	Initialized	—	—	_	—	Initialized
TGRA_1	Initialized	—	_	_	_	Initialized
TGRB_1	Initialized	_	_	_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page REJ09

TOHID_2	milianzeu					minanzeu
TCR_3	Initialized	_	_	_	_	Initialized
TMDR_3	Initialized	—	—	—	—	Initialized
TIORH_3	Initialized	—	—	—	—	Initialized
TIORL_3	Initialized	—	—	—	—	Initialized
TIER_3	Initialized	_	—	_	_	Initialized
TSR_3	Initialized	—	—	—	—	Initialized
TCNT_3	Initialized	_	—	_	_	Initialized
TGRA_3	Initialized	—	—	—	—	Initialized
TGRB_3	Initialized	—	—	—	—	Initialized
TGRC_3	Initialized	_	_	_	_	Initialized
TGRD_3	Initialized	_		_	_	Initialized

Rev.1.00 Jun. 07, 2006 Page 1038 of 1102 REJ09B0294-0100



-		00
Input voltage (port 5)	V_{in}	–0.3 to AV $_{\rm cc}$ +0.3
Reference power supply voltage	V_{ref}	–0.3 to AV $_{\rm cc}$ +0.3
Analog power supply voltage	AV_{cc}	–0.3 to +4.6
Analog input voltage	V _{AN}	–0.3 to AV $_{\rm cc}$ +0.3
Operating temperature	т	Regular specifications:
	T _{opr}	-20 to $+75^*$
	opr	•

Caution: Permanent damage to the LSI may result if absolute maximum ratings are ex

Note: * The operating temperature range during programming/erasing of the flash me 0°C to +75°C for regular specifications and 0°C to +85°C for wide-range spec



voltage	TMR input pin,	VI			$V_{\rm cc} \times 0.7$	v	_
voltage	port 2, port 3	$VT^{+} - VT^{-}$	$V_{\text{cc}} \times 0.06$	—		V	
	Port 5* ²	VT ⁻	$AV_{cc} imes 0.2$		_	V	_
		VT⁺	_	_	$AV_{cc} \times 0.7$	V	_
		$VT^{+} - VT^{-}$	$AV_{cc} \times 0.06$	з —	_	V	_
Input high voltage	MD, RES, STBY, EMLE, NMI	V _{IH}	$V_{cc} imes 0.9$	—	V _{cc} + 0.3	V	
(except	EXTAL		$V_{cc} \times 0.7$		V _{cc} + 0.3	-	
Schmitt trigger input	Other input pins						
pin)	Port 5	-	$AV_{cc} \times 0.7$		$AV_{cc} + 0.3$	-	
Input low voltage	MD, $\overline{\text{RES}}$, $\overline{\text{STBY}}$, EMLE	V _{IL}	-0.3	—	$V_{cc} imes 0.1$	V	
(except Schmitt	EXTAL, NMI	-	-0.3	_	$V_{cc} imes 0.2$	-	
trigger input pin)	Other input pins	-	-0.3	—	$V_{cc} imes 0.2$	_	
	All output pins	V _{OH}	$V_{cc} - 0.5$		_	V	I _{он} = -
voltage			V _{cc} – 1.0	_	_	-	I _{он} = -
Output low	All output pins	V _{ol}	_		0.4	V	I _{ос} = 1
voltage	Port 3		_	_	1.0		I _{oL} = 1
Input	RES	I _{in}	_		10.0	μA	V. =
leakage current	MD, <u>STBY,</u> EMLE, NMI	-	_	—	1.0	_	V _{cc} –
	Port 5	- 			1.0	_	V _{in} = AV _{cc}

Rev.1.00 Jun. 07, 2006 Page 1040 of 1102 REJ09B0294-0100

RENESAS

MOS current	<u> </u>	p					3.6
							V _{in} =
Input capacitance	All input pins	C_{in}			15	pF	V _{in} = f = f T _a =
Current	Normal operation	I_cc*5		75	125	mA	f = 5
consumption*3	Sleep mode	,		70	90	_	
Subclock operation		_	5.0	10		32.7 crys reso use	
	Standby mode*4		—	50	100	μA	T _a ≤
			_		300	_	50°
	All-module-clock- stop mode* ⁶			33	45	mA	
Analog power supply current	During A/D and D/A conversion	AI_{cc}		1.0 (3.0 V)	2.0	mA	
	Standby for A/D and D/A conversion			1.0	20	μA	
Reference power supply	During A/D and D/A conversion	AI_{cc}		1.5 (3.0 V)	3.0	mA	
current	Standby for A/D and D/A conversion			1.5	5.0	μA	
RAM standby vo	oltage	V_{RAM}	2.5			V	

Rev.1.00 Jun. 07, 2006 Page 7 REJ09 I_{cc} max = 35 (mA) + 1.8 (mA/MHz) × f (normal operation)

 $I_{cc}max = 30 (mA) + 1.2 (mA/MHz) \times f$ (sleep mode)

- 6. The values are for reference.
- 7. This can be applied when the $\overline{\text{RES}}$ pin is held low at power-on.

Table 25.3 Permissible Output Currents

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}^*, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$ (regular specific $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins except port 3	I _{ol}			2.0
Permissible output low current (per pin)	Port 3	I _{ol}	_	_	10
Permissible output low current (total)	Total of all output pins	ΣI_{OL}			80
Permissible output high current (per pin)	All output pins	— I _{он}		_	2.0
Permissible output high current (total)	Total of all output pins	$\Sigma - \mathbf{I}_{OH}$		_	40
Caution: To protect the	LSI's reliability, do no	ot exceed th	e output (current val	lues in table

Note: * When the A/D and D/A converters are not used, the AV_{cc}, V_{ref}, and AV_{ss} pins sl be open. Connect the AV_{cc} and V_{ref} pins to V_{cc}, and the AV_{ss} pin to V_{ss}.

Rev.1.00 Jun. 07, 2006 Page 1042 of 1102 REJ09B0294-0100



Figure 25.1 Output Load Circuit

25.3.1 Clock Timing

Table 25.4 Clock Timing

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, I\phi = 8 \text{ MHz to } 50 \text{ MHz},$ $B\phi = 8 \text{ MHz to } 50 \text{ MHz}, P\phi = 8 \text{ MHz to } 35 \text{ MHz},$ $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Item	Symbol	Min.	Max.	Unit.	Test Co
Clock cycle time	t _{cyc}	20	125	ns	Figure
Clock high pulse width	t _{сн}	5		ns	
Clock low pulse width	t _{cL}	5		ns	
Clock rising time	t _{cr}	_	5	ns	_
Clock falling time	t _{cf}	_	5	ns	_
Oscillation settling time after reset (crystal)	t _{osc1}	10	_	ms	Figure
Oscillation settling time after leaving software standby mode (crystal)	t _{osc2}	10	_	ms	Figure

Rev.1.00 Jun. 07, 2006 Page REJ08

Subclock cycle time	t _{s∪B}	30.5	30.5	μS	-




Figure 25.2 External Bus Clock Timing




Figure 25.3 Oscillation Settling Timing after Software Standby Mode






Figure 25.4 Oscillation Settling Timing





Figure 25.5 External Input Clock Timing



RES pulse width	t _{resw}	20		t _{cyc}	_
NMI setup time	t _{nmis}	150		ns	Figure 25
NMI hold time	t _{nmin}	10		ns	
NMI pulse width (after leaving software standby mode)	t _{nmiw}	200		ns	_
IRQ setup time	t _{irqs}	150	—	ns	
IRQ hold time	t _{irqh}	10	_	ns	
IRQ pulse width (after leaving software standby mode)	t _{iRQW}	200	_	ns	




Figure 25.6 Reset Input Timing






Figure 25.7 Interrupt Input Timing

25.3.3 Bus Timing

Table 25.6Bus Timing (1)

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, B\phi = 8 \text{ MHz to } 50 \text{ MHz},$ $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Item	Symbol	Min.	Max.	Unit	Cond
Address delay time	t _{AD}	_	18	ns	Figure
Address setup time 1	t _{AS1}	$0.5 imes t_{_{cyc}} - 8$	_	ns	25.34
Address setup time 2	t _{AS2}	$1.0 imes t_{_{cyc}} - 8$	_	ns	_
Address setup time 3	t _{AS3}	$1.5 imes t_{_{cyc}} - 8$	_	ns	_
Address setup time 4	t _{AS4}	$2.0 imes t_{_{cyc}} - 8$	_	ns	_
Address hold time 1	t _{AH1}	$0.5\times t_{_{cyc}}-8$	_	ns	
Address hold time 2	t _{AH2}	$1.0 imes t_{_{cyc}} - 8$	_	ns	
Address hold time 3	t _{AH3}	$1.5 imes t_{_{cyc}} - 8$	_	ns	_

Rev.1.00 Jun. 07, 2006 Page REJ08

Read data noid time 2	RDH2	0		ns
Read data access time 2	t _{AC2}	_	$1.5 imes t_{_{cyc}} - 30$	ns
Read data access time 4	t _{AC4}	_	$2.5\times t_{_{cyc}}-30$	ns
Read data access time 5	t _{AC5}	_	$1.0 imes t_{_{cyc}} - 30$	ns
Read data access time 6	t _{AC6}	_	$2.0 imes t_{_{cyc}} - 30$	ns
Read data access time (from address) 1	t _{AA1}		$1.0 imes t_{_{cyc}} - 30$	ns
Read data access time (from address) 2	t _{AA2}		$1.5 imes t_{_{cyc}} - 30$	ns
Read data access time (from address) 3	t _{AA3}		$2.0 imes t_{_{cyc}} - 30$	ns
Read data access time (from address) 4	t _{AA4}		$2.5 imes t_{_{cyc}} - 30$	ns
Read data access time (from address) 5	t _{AA5}		$3.0 imes t_{_{cyc}} - 30$	ns

Rev.1.00 Jun. 07, 2006 Page 1048 of 1102 REJ09B0294-0100



	W3W1	сус			
WR pulse width 2	t _{wsw2}	$1.5 imes t_{_{cyc}} - 13$		ns	
Write data delay time	t_{WDD}		20	ns	_
Write data setup time 1	$\mathbf{t}_{_{\mathrm{WDS1}}}$	$0.5 imes t_{_{cyc}} - 13$		ns	
Write data setup time 2	$t_{_{WDS2}}$	$1.0 imes t_{cyc} - 13$		ns	
Write data setup time 3	t _{wds3}	$1.5 \times t_{cyc} - 13$		ns	_
Write data hold time 1	t _{wDH1}	$0.5 imes t_{cyc} - 8$		ns	_
Write data hold time 3	t _{wDH3}	$1.5 imes t_{cyc} - 8$		ns	
Byte control delay time	t _{ubd}		15	ns	Figur 25.14
Byte control pulse width 1	t _{UBW1}		$1.0 imes t_{_{cyc}} - 15$	ns	Figur
Byte control pulse width 2	t _{UBW2}		$2.0 imes t_{_{cyc}} - 15$	ns	Figur
Multiplexed address delay time 1	t _{MAD1}		18	ns	Figur
Multiplexed address hold time	t _{MAH}	$1.0 imes t_{_{cyc}} - 15$		ns	25.18
Multiplexed address setup time 1	t _{MAS1}	$0.5 imes t_{_{cyc}} - 15$		ns	
Multiplexed address setup time 2	t _{MAS2}	$1.5 imes t_{cyc} - 15$		ns	
Address hold delay time	t _{AHD}		15	ns	
Address hold pulse width 1	t _{AHW1}	$1.0 imes t_{_{cyc}} - 15$		ns	
Address hold pulse width 2	t _{AHW2}	$2.0 \times t_{cyc} - 15$		ns	
WAIT setup time	t _{wrs}	15		ns	Figur
WAIT hold time	t _{wtH}	5.0		ns	25.18
BREQ setup time	t _{BREQS}	20		ns	Figur
BACK delay time	t _{BACD}		15	ns	
Bus floating time	t _{BZD}		30	ns	
BREQO delay time	t _{BRQOD}		15	ns	Figu
BS delay time	t _{BSD}	1.0	15	ns	Figu
RD/WR delay time	t _{RWD}		15	ns	25.9, 25.1

Rev.1.00 Jun. 07, 2006 Page

RENESAS

REJ09

	AC1		cyc	
Read data access time 3	t _{AC3}		$2.0 imes t_{_{cyc}}-20$	ns
Read data access time 7	t _{AC7}	_	$4.0 imes t_{_{cyc}} - 20$	ns
Read data access time 8	t _{AC8}		$3.0 imes t_{_{cyc}} - 20$	ns
Write data hold time 2	t _{wDH2}	$1.0 imes t_{_{cyc}} - 8$	_	ns
Read command setup time 1	t _{RCS1}	$1.5 \times t_{_{cyc}} - 10$	—	ns
Read command setup time 2	t _{RCS2}	$2.0 imes t_{_{cyc}} - 10$	_	ns
Read command hold time	t _{RCH}	$0.5 \times t_{_{cyc}} - 10$	_	ns
Write command setup time 1	t _{wcs1}	$0.5 \times t_{_{cyc}} - 10$	_	ns
Write command setup time 2	t _{wcs2}	$1.0 \times t_{_{cyc}} - 10$	_	ns
Write command hold time 1	t _{wCH1}	$0.5 \times t_{_{cyc}} - 10$	_	ns
Write command hold time 2	t _{wCH2}	$1.0 imes t_{\scriptscriptstyle cyc} - 10$	_	ns
CAS delay time 1	t _{CASD1}	—	15	ns
CAS delay time 2	t _{CASD2}		15	ns
CAS setup time 1	t _{CSR1}	$0.5\times t_{_{cyc}}-10$		ns
CAS setup time 2	t _{CSR2}	$1.5 imes t_{_{cyc}} - 10$	_	ns
CAS pulse width 1	t _{casw1}	$1.0 imes t_{_{cyc}} - 15$	_	ns
CAS pulse width 2	t _{CASW2}	$1.5 \times t_{_{cyc}} - 15$	—	ns
CAS precharge time 1	t _{CPW1}	$1.0 imes t_{_{cyc}} - 15$	_	ns
CAS precharge time 2	t _{CPW2}	$1.5 imes t_{_{cyc}} - 15$	_	ns
OE delay time 1	t _{OED1}	_	15	ns
OE delay time 2	t _{OED2}	_	15	ns
Precharge time 1	t _{PCH1}	$1.0\times t_{_{cyc}}-20$	_	ns
Precharge time 2	t _{PCH2}	$1.5\times t_{_{cyc}}-20$		ns

Rev.1.00 Jun. 07, 2006 Page 1050 of 1102 REJ09B0294-0100

RENESAS

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, B\phi = 8 \text{ MHz to } 50 \text{ MHz},$ $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Item	Symbol	Min.	Max.	Unit	Test Cond
Read data setup time 3	t _{RDS3}	12	—	ns	Figure
Read data hold time 3	t _{RDH3}	0	—	ns	to 25.
Read data setup time 4	t _{RDS4}	12	—	ns	_
Read data hold time 4	t _{RDH4}	0	_	ns	
Write data delay time 2	t _{wDD2}	_	15	ns	_
Write data hold time 4	$t_{_{WDH4}}$	1		ns	

Rev.1.00 Jun. 07, 2006 Page 7





Figure 25.8 Basic Bus Timing: Two-State Access






Figure 25.9 Basic Bus Timing: Three-State Access







Figure 25.10 Basic Bus Timing: Three-State Access, One Wait






Figure 25.11 Basic Bus Timing: Two-State Access (CS Assertion Period Exte

Rev.1.00 Jun. 07, 2006 Page REJ08





Figure 25.12 Basic Bus Timing: Three-State Access (CS Assertion Period Exten







Figure 25.13 Byte Control SRAM: Two-State Read/Write Access







Figure 25.14 Byte Control SRAM: Three-State Read/Write Access







Figure 25.15 Burst ROM Access Timing: One-State Burst Access










Figure 25.16 Burst ROM Access Timing: Two-State Burst Access








Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09





Rev.1.00 Jun. 07, 2006 Page 1062 of 1102 REJ09B0294-0100




Figure 25.19 DRAM Access Timing: Two-State Access




Figure 25.20 DRAM Access Timing: Two-State Access, One Wait

Rev.1.00 Jun. 07, 2006 Page 1064 of 1102 REJ09B0294-0100




Figure 25.21 DRAM Access Timing: Two-State Burst Access





Figure 25.22 DRAM Access Timing: Three-State Access (RAST = 1)






Figure 25.23 DRAM Access Timing: Three-State Access, One Wait





Figure 25.24 DRAM Access Timing: Three-State Burst Access






Figure 25.25 CAS Before RAS Refresh Timing

Figure 25.26 CAS Before RAS Refresh Timing (Wait Cycle Inserted)




Figure 25.27 Self-Refresh Timing (After Leaving Software Standby: RAST





Figure 25.28 Self-Refresh Timing (After Leaving Software Standby: RAST =

Figure 25.29 Synchronous DRAM Basic Read Access Timing (CAS Latency








Figure 25.30 Synchronous DRAM Basic Write Access Timing (CAS Latence







Rev.1.00 Jun. 07, 2006 Page 1072 of 1102 REJ09B0294-0100








Figure 25.33 External Bus Release Timing

25.3.4 DMAC Timing

Table 25.7 DMAC Timing

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, B\phi = 8 \text{ MHz to } 50 \text{ MHz},$ $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Item	Symbol	Min.	Max.	Unit	Test Con
DREQ setup time	t _{DRQS}	20		ns	Figure 25
DREQ hold time	t _{drqh}	5	—	ns	_
TEND delay time	t _{TED}		15	ns	Figure 25
DACK delay time 1	t _{DACD1}		15	ns	Figures 2
DACK delay time 2	t _{DACD2}		15	ns	25.38





Figure 25.35 DMAC (DREQ) Input Timing






Figure 25.37 DMAC Single-Address Transfer Timing: Two-State Acces

Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09





Figure 25.38 DMAC Single-Address Transfer Timing: Three-State Access



	Input data se	tup time	t _{PRS}	25	_	ns	
	Input data ho	ld time	t _{PRH}	25		ns	
TPU	Timer output	delay time	t _{TOCD}	_	40	ns	Figure
	Timer input s	etup time	t _{rics}	25		ns	
	Timer clock ir	nput setup time	t _{тскs}	25		ns	Figure
	Timer clock pulse width	Single-edge setting	t _{тскwн}	1.5	—	$t_{_{\mathrm{cyc}}}$	_
		Both-edge setting	$\mathbf{t}_{\mathrm{TCKWL}}$	2.5		t_{cyc}	
PPG	Pulse output	t _{POD}		40	ns	Figure	
8-bit Timer output delay time		delay time	t _{mod}		40	ns	Figure
timer	Timer reset ir	t _{mrs}	25		ns	Figure	
	Timer clock ir	t _{mcs}	25		ns	Figure	
	Timer clock pulse width	Single-edge setting	t _{тмсwн}	1.5		$t_{_{\mathrm{cyc}}}$	_
		Both-edge setting	t_{TMCWL}	2.5		t_{cyc}	
WDT	Overflow outp	out delay time	t _{wovd}		40	ns	Figure
SCI	Input clock	Asynchronous	t _{scyc}	4		t _{cyc}	Figure
	cycle	Clocked synchronous	_	6			
	Input clock pu	ulse width	t _{scкw}	0.4	0.6	$t_{_{Scyc}}$	
	Input clock ris	se time	t _{sckr}		1.5	t _{cyc}	
	Input clock fa	t _{sckf}		1.5	t _{cyc}	_	

SCL input high pulse width	SCLH	3 t _{cyc} + 300		ns
SCL input low pulse width	t _{scll}	5 t _{cyc} + 300		ns
SCL, SDA input falling time	t _{sf}		300	ns
SCL, SDA input spike pulse removal time	t _{sp}	_	1 t_{cyc}	ns
SDA input bus free time	t _{BUF}	$5 t_{cyc}$	_	ns
Start condition input hold time	t _{stah}	3 t _{cyc}		ns
Retransmit start condition input setup time	t _{stas}	$3 t_{cyc}$	_	ns
Stop condition input setup time	t _{stos}	$1 t_{_{cyc}} + 20$	_	ns
Data input setup time	t _{sdas}	0	_	ns
Data input hold time	t _{sdah}	0		ns
SCL, SDA capacitive load	Cb		400	pF
SCL, SDA falling time	t _{sf}		300	ns

Rev.1.00 Jun. 07, 2006 Page 1078 of 1102 REJ09B0294-0100






Figure 25.40 TPU Input/Output Timing




Figure 25.41 TPU Clock Input Timing




Figure 25.42 PPG Output Timing



Figure 25.44 8-Bit Timer Reset Input Timing




Figure 25.45 8-Bit Timer Clock Input Timing




Figure 25.46 WDT Output Timing



Figure 25.47 SCK Clock Input Timing






Figure 25.49 A/D Converter External Trigger Input Timing




Figure 25.50 I²C Bus Interface2 Input/Output Timing (Option)

	Input low voltage	V	_	0.8	V		25
	Differential input sensitivity	V _{DI}	0.2	—	V	│(D+) - (D-)│	
	Differential common mode range	$V_{\rm CM}$	0.8	2.5	V		
Output	Output high voltage	V _{OH}	2.8		V	$I_{_{OH}} = -200 \ \mu A$	
	Output low voltage	V _{ol}		0.3	V	I _{oL} = 2 mA	
	Crossover voltage	$V_{_{\rm CRS}}$	1.3	2.0	V		
	Rising time	t _R	4	20	ns		
	Falling time	t _F	4	20	ns		
	Ratio of rising time to falling time	t _{rem}	90	111.11	%	(T _R /T _F)	
	Output resistance	Z_{DRV}	28	44	Ω	Including $R_s = 22\Omega$	

Rev.1.00 Jun. 07, 2006 Page 1082 of 1102 REJ09B0294-0100







Figure 25.52 Load Condition



	μs
20	pF
5	kΩ
±7.5	LSE
±7.5	LSE
±7.5	LSE
_	LSE
±8.0	LSE
	5 ±7.5 ±7.5 ±7.5

25.6 D/A Conversion Characteristics

Table 25.11 D/A Conversion Characteristics

Conditions: $V_{cc} = PLLV_{cc} = DrV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V}$ $V_{ss} = PLLV_{ss} = DrV_{ss} = AV_{ss} = 0 \text{ V}, P\phi = 8 \text{ MHz to } 35 \text{ MHz},$ $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C} \text{ (regular specifications)},$ $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C} \text{ (wide-range specifications)}$

Item	Min.	Тур.	Max.	Unit	Test Conditi
Resolution	8	8	8	Bit	
Conversion time			10	μS	20-pF capaci
Absolute accuracy		±2.0	±3.0	LSB	2-MΩ resistiv
	_		±2.0	LSB	4-M Ω resistiv

Rev.1.00 Jun. 07, 2006 Page 1084 of 1102 REJ09B0294-0100

Item	Symbol	Min.	Тур.	Max.	Unit	Tes Cor
Programming time*1, *2, *4	t _P		3	30	ms/128 bytes	
Erasure time* ^{1, *2, *4}	t _e	_	160	800	ms/4-kbyte block	
		—	1000	5000	ms/32-kbyte block	
			2000	10000	ms/64-kbyte block	
Programming time (total)* ¹ * ² * ⁴	Σ_{tP}		8	23	s/384 kbytes	T _a = for a
Erasure time (total)* ^{1, *2, *4}	$\boldsymbol{\Sigma}_{\mathrm{tE}}$		15	45	s/384 kbytes	$T_a =$
Programming, Erasure time (total)* ^{1, *2, *4}	$\boldsymbol{\Sigma}_{\mathrm{tPE}}$		23	68	s/384 kbytes	T _a =
Overwrite count	$N_{_{WEC}}$	100* ³			times	

 $\Gamma_a = 0 \in 10^{-105} \in (\text{where range spectric ations})$

10 Notes: 1. Programming time and erase time depend on data in the flash memory.

Data save time*5

2. Programming time and erase time do not include time for data transfer.

3. All the characteristics after programming are guaranteed within this value (gu value is from 1 to Min. value).

4. Characteristics when programming is performed within the Min. value

Rev.1.00 Jun. 07, 2006 Page RENESAS

years

REJ09

item	Symbol	win.	тур.	wax.	Unit	Cond
Programming time* ^{1, *2, *4}	t _P		3	30	ms/128 bytes	
Erasure time* ^{1, *2, *4}	t _e		160	800	ms/4-kbyte block	
		_	1000	5000	ms/32-kbyte block	
			2000	10000	ms/64-kbyte block	
Programming time (total)* ^{1,} * ^{2,} * ⁴	Σ_{tP}		10	30	s/512 kbytes	$T_a = 2$ for al
Erasure time (total)* ^{1, *2, *4}	$\boldsymbol{\Sigma}_{\mathrm{tE}}$	_	20	60	s/512 kbytes	$T_a = 2$
Programming, Erasure time (total)* ^{1. *2. *4}	$\Sigma_{\rm tPE}$	_	30	90	s/512 kbytes	$T_a = 2$
Overwrite count	$N_{_{WEC}}$	100* ³	_		times	
Data save time* ⁵		10			years	

Notes: 1. Programming time and erase time depend on data in the flash memory.

2. Programming time and erase time do not include time for data transfer.

3. All the characteristics after programming are guaranteed within this value (gua value is from 1 to Min. value).

4. Characteristics when programming is performed within the Min. value

Rev.1.00 Jun. 07, 2006 Page 1086 of 1102 REJ09B0294-0100



Port 3	All	Hi-Z	Hi-Z	Кеер	Keep	Kee
P55 to P50	All	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Kee
P56/ AN6/ DA0/ IRQ6-B	All	Hi-Z	Hi-Z	[DAOE0 = 1] Keep [DAOE0 = 0] Hi-Z	[DAOE0 = 1] Keep [DAOE0 = 0] Hi-Z	Kee
P57/ AN7/ DA1/ IRQ7-B	All	Hi-Z	Hi-Z	[DAOE1 = 1] Keep [DAOE1 = 0] Hi-Z	[DAOE1 = 1] Keep [DAOE1 = 0] Hi-Z	Kee
P65 to P60	All	Hi-Z	Hi-Z	Кеер	Keep	Kee
PA0/ BREQO/ BS-A	All	Hi-Z	Hi-Z	[BREQO output] Hi-Z [BS output] Keep [Other than above] Keep	[BREQO output] Hi-Z [BS output] Hi-Z [Other than above] Keep	[BF out] BR [BS Hi-2 [Otl abc
PA1/ BACK/ (RD/WR)	All	Hi-Z	Hi-Z	[BACK output] Hi-Z [RD/WR output] Keep [Other than above] Keep	[BACK output] Hi-Z [RD/WR output] Hi-Z [Other than above] Keep	[BA

	mode (EXPE = 1)					
PA4/ LHWR/	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
LUB	External extended mode (EXPE = 1)	Н	Hi-Z	[LHWR, LUB output]	[LHWR, LUB output]	[LHV outp
				Н	Hi-Z	Hi-Z
				[Other than above]	[Other than above]	[Othe abov
				Keep	Keep	Keep
PA5/RD	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Hi-Z
PA6/ AS/ AH/ BS-B	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	[AS, BS output] H	[AS, AH, BS output]	[AS , outp
	External extended	Н	-	[AH output]	Hi-Z	Hi-Z
D3-D	mode (EXPE = 1)			L [Other than	[Other than above]	[Othe abov
				above]	Keep	Keep
				Keep		
ΡΑ7/Βφ	Single-chip mode	Hi-Z	Hi-Z	[Clock output]	[Clock output]	[Cloc
	(EXPE = 0)			_Н	н	Cloc
	External extended mode (EXPE = 1)	Clock output	Hi-Z	[Other than above]	[Other than above]	[Othe abov
				Keep	Keep	Keep
PB0/	Single-chip mode	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS
CS0/ CS4/	(EXPE = 0)			_H	Hi-Z	Hi-Z
<u>CS5</u> -B	External extended mode (EXPE = 1)	Н		[Other than above]	[Other than above]	[Othe abov
				Keep	Keep	Keep

Rev.1.00 Jun. 07, 2006 Page 1088 of 1102 REJ09B0294-0100

PB3/	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS
<u>CS3</u> / CS7-A				Н	Hi-Z	Hi-
03/-7				[Other than above]	[Other than above]	[Ot abo
				Keep	Кеер	Kee
PC2/ LUCAS/ DQMLU	All	Hi-Z	Hi-Z	[LUCAS , DQMLU output]	[UCAS, DQMLU output]	[LU DQ out
				Н	Hi-Z	Hi-2
				[Other than above]	[Other than above]	[Ot abc
				Keep	Кеер	Kee
PC3/ LLCAS/	All	Hi-Z	Hi-Z	[LLCAS, DQMLL output]	[<u>LLCAS</u> ,] DQMLL output]	[LL] DQ
DQMLL				н	Hi-Z	Hi-2
				[Other than above]	[Other than above]	[Ot abo
				Keep	Кеер	Kee
Port D	External extended mode (EXPE = 1)	L	Hi-Z	Кеер	Hi-Z	Hi-
	ROM enabled extended mode	Hi-Z	Hi-Z	Кеер	[Address output]	[Ao ou
					Hi-Z	Hi
					[Other than above]	[O ab
					Кеер	Ke
	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Кеер	Кеер	Ke

PF7 to PF4	External ext		L/ Hi-Z*	Hi-Z	Keep	[Address output]	[Add outp
						Hi-Z	Hi-Z
						[Other than above]	[Oth abov
						Keep	Kee
	Single-chip ((EXPE = 0)	node	Hi-Z	Hi-Z	Keep	Кеер	Kee
Port H	Single-chip mode (EXPE = 0)		Hi-Z	Hi-Z	Keep	Кеер	Kee
	External extended mode (EXPE = 1)		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Port I	Single-chip ((EXPE = 0)	node	Hi-Z	Hi-Z	Keep	Кеер	Kee
	External extended mode	8-bit bus mode	Hi-Z	Hi-Z	Keep	Кеер	Kee
(1	bus mo 32- bus	16-bit bus mode	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
		32-bit bus mode	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Port M	All		Hi-Z	Hi-Z	Keep	Keep	Kee

[Legend]

H: High-level output

L: Low-level output

Keep: Input pins become high-impedance, output pins retain their state.

Hi-Z: High impedance

Rev.1.00 Jun. 07, 2006 Page 1090 of 1102 REJ09B0294-0100

RENESAS

RENESAS





Figure C.1 Package Dimensions (FP-144LV)



MD_CLK	(Always used as a mode pin)
MD3, MD2, MD1, MD0	(Always used as mode pins)
NMI	Connect this pin to VCC via a pull-up resistor
EXTAL	(Always used as a clock pin)
XTAL	Leave this pin open
OSC1	Connect this pin to VSS via a pull-down resistor
OSC2	Leave this pin open
WDTOVF	Leave this pin open
USD+	Leave this pin open
USD-	Leave this pin open
VBUS	Connect this pin to VSS via a pull-down resistor
Port 1	Connect these pins to VCC via a pull-up resistor or to VSS via a pull-or
Port 2	resistor, respectively
Port 3	_
Port 6	_
PA2 to PA0	-
PB7 to PB1	-
Port C	-
PF7 to PF5	-
Port M	-
Port 5	Connect these pins to AVcc via a pull-up resistor or to AVss via a pull resistor, respectively

Port D	These pins are left open in the
Port E	initial state for the address output.
PF4 to PF0	_
Port H	(Used as a data bus)
Port I	(Used as a data bus) • Connect these pins to VCC via a pull-up resistor or to VSS via a pull- down resistor, respectively, in the initial state for the general input.
Vref	Connect this pin to AVcc
Notes: 1. Do	o not change the initial value (input-buffer disabled) of PnICR, where n corre

2. When the pin function is changed from its initial state, use a pull-up or pull-dov resistor as needed.

Rev.1.00 Jun. 07, 2006 Page 1094 of 1102 RENESAS REJ09B0294-0100

an unused pin.



8-bit timers	(1MK)	
--------------	-------	--

A

A/D conversion accuracy	861
A/D converter	849
Absolute accuracy	861
Acknowledge	833
Address error	
Address map	73
Address modes	343
Address/data multiplexed I/O	
interface	182, 218
All-module-clock-stop mode	
Area 0	184
Area 1	185
Area 2	185
Area 3	186
Area 4	186
Area 5	187
Area 6	188
Area 7	188
Area division	177
Asynchronous mode	698
AT-cut parallel-resonance type	
Available output signal and settings	5
in each port	476
Average transfer rate generator	654

Boot mode
Buffer operation
Bulk-in transfer
Bulk-out transfer
Burst access mode
Burst ROM interface
Bus access modes
Bus arbitration
Bus configuration
Bus controller (BSC)
Bus cycle division
Bus release
Bus width
Byte control SRAM interface
-

С

-
Cascaded connection
Cascaded operation
Chain transfer
Chip select signals
Clock pulse generator
Clock synchronization cycle (Tsy)
Clocked synchronous mode
Communications protocol
Compare match A
Compare match B
Compare match count mode
Compare match signal

Rev.1.00 Jun. 07, 2006 Page 7 RENESAS REJ09

Data direction register437Data register438Data stage797Data transfer controller (DTC)395Direct convention722
Data stage797Data transfer controller (DTC)395
Data transfer controller (DTC) 395
Direct convention 722
Direct convention
DMA controller (DMAC)
Double-buffered structure
Download pass/fail result parameter 893
DRAM interface
DRAM Interface
DTC vector address
DTC vector address offset 407
Dual address mode

E

Endian and data alignment	189
Endian format	180
Error protection	925
Error signal	723
Exception handling	
Extended repeat area	
Extended repeat area function	356
Extension of chip select (\overline{CS}) assertion	on
period	202
External access bus	168
External bus	173
External bus clock (Bø)	169,957
External bus interface	

Rev.1.00 Jun. 07, 2006 Page 1096 of 1102 REJ09B0294-0100 Flash pass and fail parameter Flash program/erase frequency parameter Free-running count operation..... Frequency divider Full address mode Full-scale error ...

G

General illegal instructions

H

Hardware protection
Hardware standby mode

I

1
I/O ports
I ² C bus format
I ² C bus interface2 (IIC2)
ID code
Idle cycle
Illegal instruction
Input buffer control register
Input capture function
Internal interrupts



	. 111
Interrupt-in transfer	. 804
Interval timer	. 648
Interval timer mode	. 648
Inverse convention	. 724
IRQn interrupts	. 109

L

Little endian	0
---------------	---

Μ

Mark state
Master receive mode
Master transmit mode
MCU operating modes
Mode 2
Mode 470
Mode 570
Mode 671
Mode 771
Mode pin
Module stop function
Multi-clock function
Multiprocessor bit709
Multiprocessor communication
function

Offset addition
Offset error
On-board programming
On-board programming mode
On-chip baud rate generator
On-chip ROM disabled extended mode
On-chip ROM enabled extended mode
Open-drain control register
Oscillator
Output buffer control
Output trigger
Overflow

Р

r
Package
Package dimensions
Parity bit
Periodic count operation
Peripheral module clock (Pø)
Phase counting mode
Pin assignments
Pin configuration in each operation
mode
Pin functions
PLL circuit
Port function controller
Port register
Power-down modes

Rev.1.00 Jun. 07, 2006 Page RENESAS

REJ09

Q	
Quantization error	861

R

1
RAM
Read strobe (RD) timing 201
Register addresses
Register Bits
Register configuration in each port 436
Registers
ABWCR
ADCR
ADCSR
ADDR
ASTCR136, 1000, 1016, 1030
BCR1148, 1001, 1016, 1031
BCR2150, 1001, 1016, 1031
BROMCR153, 1001, 1016, 1031
BRR
CCR
CPUPCR97, 1003, 1019, 1034
CRA
CRB
CRCCR745, 996, 1008, 1025
CRCDIR
CRCDOR746, 996, 1008, 1025

DDR	437, 998, 10
DMA	
DMDR	
DMRSR	
DOFR	
DPFR	
DR	
DRACCR	160, 1001, 10
DRAMCR	156, 1001, 10
DSAR	
DTCCR	403, 1003, 10
DTCER	
DTCR	
DTCVBR	
ENDIANCR	151, 1001, 10
EPDR	
EPDR0i	
EPDR00	
EPDR0s	
EPIR	778, 997, 1
EPSTL	775, 997, 10
EPSZ0o	
EPSZ1	768, 997, 10
EXR	
FCCS	885, 1002, 1
FCLR	771, 997, 1
FEBS	
FECS	888, 1002, 1
FKEY	889, 1002, 1

Rev.1.00 Jun. 07, 2006 Page 1098 of 1102

REJ09B0294-0100

RENESAS

ICDRT 832, 1002, 1018, 1032	PFCRB 493, 999,
ICIER 825, 1002, 1017, 1032	PFCRC 494, 999,
ICMR 824, 1002, 1017, 1032	PMR
ICR 439, 998, 1010, 1028	PODRH 587, 1004,
ICSR 828, 1002, 1017, 1032	PODRL 587, 1004,
IDLCR 146, 1001, 1016, 1031	PORT 438, 1003,
IER 100, 1003, 1019, 1034	RAMER 902, 1001,
IER (USB) 762, 996, 1008, 1026	RDNCR142, 1001,
IFR (USB) 754, 996, 1008, 1026	RDR 661, 1005,
INTCR 96, 1003, 1019, 1034	REFCR163, 1001,
IPR 98, 1000, 1015, 1030	RSR
IrCR 697, 997, 1010, 1027	RSTCSR 645, 1005,
ISCRH 102, 1000, 1015, 1030	RTCNT 167, 1001,
ISCRL 102, 1000, 1015, 1030	RTCOR 167, 1001,
ISR 106, 1003, 1019, 1034	SAR 400, 831, 1002,
ISR (USB) 759, 997, 1009, 1026	SBR
MAC	SBYCR
MDCR 66, 1001, 1017, 1031	SCKCR 959, 1001,
MPXCR 155, 1001, 1016, 1031	SCMR 680, 1005,
MRA	SCR666, 1005,
MRB	SDCR 162, 1001,
MSTPCRA 976, 1001, 1017, 1031	SEMR688, 1001,
MSTPCRB 976, 1001, 1017, 1031	SMR 662, 1005,
MSTPCRC 979, 1001, 1017, 1031	SRAMCR152, 1001,
NDERH 585, 1004, 1021, 1035	SSIER107, 999,
NDERL 585, 1004, 1021, 1035	SSR 671, 1005,
NDRH 588, 1004, 1021, 1035	SUBCKCR 1001,
NDRL 588, 1004, 1021, 1035	SYSCR
ODR 441, 999, 1011, 1028	TCCR 616, 1006,

Rev.1.00 Jun. 07, 2006 Page RENESAS REJ09

TCSR (TMR)619, 1005, 1022, 1036	5
TCSR (WDT)643, 1005, 1022, 1036	5
TDR662, 1005, 1021, 1035	;
TGR534, 1006, 1023, 1037	1
TIER	/
TIOR510, 1006, 1022, 1037	
TMDR509, 1006, 1022, 1037	7
TRG768, 997, 1009, 1026)
TRNTREG782, 997, 1009, 1026	5
TSR	2
TSR (TPU)1006, 1022, 1037	/
TSTR535, 1006, 1022, 1037	/
TSYR536, 1006, 1022, 1037	1
VBR	;
WTCRA137, 1000, 1016, 1031	
WTCRB137, 1000, 1016, 1031	
Repeat transfer mode	;
Reset)
Resolution	L

S

Sample-and-hold circuit	. 859
Scan mode	. 857
SDRAM interface	. 182
Serial communication interface (SCI)	. 653
Setup stage	. 796
Short address mode	. 405
Single address mode	. 344

Stall operations Standard serial communication interface specifications for boot mo Start bit...... Status stage Stop bit...... Strobe assert/negate timing Synchronous clearing..... Synchronous DRAM interface..... Synchronous operation... Synchronous presetting System clock (I\p)....

Т

1
Toggle output
Trace exception handling
Transfer information
Transfer information read skip
function
Transfer information writeback ski
function
Transfer modes
Transmit/receive data
Trap instruction exception handling

U

USB function module

Rev.1.00 Jun. 07, 2006 Page 1100 of 1102 REJ09B0294-0100

RENESAS

RENESAS

Rev.1.00 Jun. 07, 2006 Page 1102 of 1102 REJ09B0294-0100



Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1663 Group

Rev.1.00, Jun. 07, 2006
Sales Strategic Planning Div.
Renesas Technology Corp.
Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, J



BENESAS SALES OFFICES

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Miilboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82- (2) 796-3115, Fax: <82- (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: -603> 7955-9390, Fax: -603> 7955-9510

H8SX/1663Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0294-0100

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 32-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MB91F575BHSPMC-GSE1 MB91F594BSPMC-GSE1 PIC32MX120F032B-501/ML MB91F464AAPMC-GSE2 MB91F577BHSPMC-GSE1 SPC5604EEF2MLH MB91F528USCPMC-GSE2 MB91F248PFV-GE1 MB91F594BPMC-GSE1 MB91243PFV-GS-136E1 MB91F577BHSPMC1-GSE1 PIC32MM0032GPL020-E/ML PIC32MM0032GPL020-E/SS MEC1632X-AUE PIC32MM0016GPL020-E/ML PIC32MM0016GPL020-E/SS PIC32MM0016GPL028-E/SS PIC32MM0016GPL028-E/SO PIC32MM0016GPL028-E/ML PIC32MM0032GPL028-E/SS PIC32MM0032GPL028-E/SO PIC32MM0032GPL028-E/ML PIC32MM0032GPL028-E/ML PIC32MM0064GPL028-E/M6 PIC32MM0016GPL028-E/M6 PIC32MM0032GPL028-E/ML PIC32MM0032GPL036-E/MV PIC32MM0064GPL028-E/SP PIC32MM0016GPL028-E/M2 TLE9872QTW40XUMA1 FT902L-T R5F564MLCDFB#31 R5F523E5ADFL#30 R5F524TAADFF#31 MCF51AC256ACPUE PIC32MM0064GPL028-I/ML PIC32MM0064GPL028-I/SP PIC32MM0064GPL028-I/SO PIC32MX120F032D-I/TL PIC32MX130F064D-I/ML PIC32MZ2064DAB169-I/HF PIC32MZ2064DAB288-I/4J ATUC256L4U-AUT R5F56318CDBG#U0 PIC32MX150F128C-I/TL PIC32MX130F064C-ITL PIC32MX230F064D-IML PIC32MM0032GPL028-I/ML PIC32MX174F256B-I/SO PIC32MX154F128D-I/PT