

R32C/117 Group

User's Manual: Hardware

RENESAS MCU M16C Family / R32C/100 Series

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest informaton published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.10 Sep 2010

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is 1. subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- $\overline{3}$. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of $\overline{4}$. semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- $5.$ When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics 6. does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and 7. "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, 8. especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have $\mathbf Q$ specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental $10⁻¹⁰$ compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- $11.$ This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this 12. document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
	- In a finished product where the reset signal is applied to the external reset pin, the states of pins are not quaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not quaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

About This Manual

Purpose and Target User $\mathbf 1$.

This manual is designed to be read primarily by application developers who have an understanding of this microcomputer (MCU) including its hardware functions and electrical characteristics. The user should have a basic understanding of electric circuits, logic circuits and, MCUs.

This manual consists of 29 chapters covering six main categories: Overview, CPU, System Control, Peripherals, Electrical Characteristics, and Usage Notes.

Carefully read all notes in this document prior to use. Notes are found throughout each chapter, at the end of each chapter, and in the dedicated Usage Notes chapter.

The Revision History at the end of this manual summarizes primary modifications and additions to the previous versions. For details, please refer to the relative chapters or sections of this manual.

The R32C/117 Group includes the documents listed below. Verify this manual is the latest version by visiting the Renesas Electronics website.

Numbers and Symbols $2.$

The following explains the denotations used in this manual for registers, bits, pins and various numbers.

(1) Registers, bits, and pins Registers, bits, and pins are indicated by symbols. Each symbol has a register/bit/pin identifier after the symbol. Example: PM03 bit in the PM0 register P3 5 pin, VCC pin (2) Numbers A binary number has the suffix "b" except for a 1-bit value. A hexadecimal number has the suffix "h". A decimal number has no suffix. Example: Binary notation: 11b Hexadecimal notation: EFA0h Decimal notation: 1234

Registers $3.$

The following illustration describes registers used throughout this manual.

 $*1$

- Blank box: Set this bit to 0 or 1 according to the function.
- 0: Set this bit to 0.
- 1: Set this bit to 1.
- X: Nothing is assigned to this bit.

 $*2$

- RW: Read and write
- RO: Read only
- WO: Write only (the read value is undefined)
- $-$: Not applicable

*3

. Reserved bit: This bit field is reserved. Set this bit to a specified value. For RW bits, the written value is read unless otherwise noted.

 $*_{4}$

- . No register bit(s): No register bit(s) is/are assigned to this field. If necessary, set to 0 for possible future implementation.
- . Do not use this combination: Proper operation is not guaranteed when this value is set.
- . Functions vary with operating modes: Functions vary with peripheral operating modes. Refer to register illustrations of the respective mode.

Abbreviations and Acronyms 4.

The following acronyms and terms are used throughout this manual.

All trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

$1₁$ Overview

RENESAS MCU

1.1 **Features**

The M16C Family offers a robust platform of 32-/16-bit CISC microcomputers (MCUs) featuring high ROM code efficiency, extensive EMI/EMS noise immunity, ultra-low power consumption, high-speed processing in actual applications, and numerous and varied integrated peripherals. Extensive device scalability from low- to high-end, featuring a single architecture as well as compatible pin assignments and peripheral functions, provides support for a vast range of application fields.

The R32C/100 Series is a high-end microcontroller series in the M16C Family. With a 4-Gbyte memory space, it achieves maximum code efficiency and high-speed processing with 32-bit CISC architecture, multiplier, multiply-accumulate unit, and floating point unit. The selection from the broadest choice of onchip peripheral devices — UART, CRC, DMAC, A/D and D/A converters, timers, I²C, and watchdog timer enables to minimize external components.

The R32C/117 Group is the standard MCU within the R32C/100 Series. This product, provided as 100-pin and 144-pin plastic molded LQFP packages, configures nine channels of serial interface, one channel of multi-master I²C-bus interface, and one channel of CAN module.

$1.1.1$ **Applications**

Car audio, audio, printer, office/industrial equipment, etc.

$1.1.2$ **Performance Overview**

Table 1.1 to Table 1.4 list the performance overview of the R32C/117 Group.

Table 1.1 Performance Overview for the 144 pin-Package (1/2)

Note:

Performance Overview for the 144-pin Package (2/2) Table 1.2

Note:

Note:

Performance Overview for the 100-pin Package (2/2) Table 1.4

Note:

1.2 **Product Information**

Table 1.5 and Table 1.6 list the product information and Figure 1.1 shows the details of the part number.

(D): Under development (P): On planning phase

Notes:

- 1. The old package codes are as follows:PLQP0100KB-A: 100P6Q-A; PLQP0144KA-A: 144P6Q-A
- 2. Data flash memory provides an additional 8 Kbytes of ROM.

(D): Under development (P): On planning phase

Notes:

- 1. The old package codes are as follows:PLQP0100KB-A: 100P6Q-A; PLQP0144KA-A: 144P6Q-A
- 2. Data flash memory provides an additional 8 Kbytes of ROM.

Figure 1.1 **Part Numbering**

1.3 **Block Diagram**

Figure 1.2 shows the block diagram for the R32C/117 Group.

Figure 1.2 R32C/117 Group Block Diagram

1.4 **Pin Assignments**

Figure 1.3 and Figure 1.4 show the pin assignments (top view) and Table 1.7 to Table 1.13 list the pin characteristics.

Figure 1.3 Pin Assignment for the 144-pin Package (top view)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
\vert 1		P9_6			TXD4/SDA4/SRXD4		ANEX1	
$\overline{2}$		P9_5			CLK4		ANEX0	
3		P9_4		TB4IN	CTS4/RTS4/SS4		DA1	
$\overline{4}$		P9_3		TB3IN	CTS3/RTS3/SS3		DA0	
5		P9_2		TB2IN	TXD3/SDA3/SRXD3	OUTC2_0/ISTXD2/ IEOUT		
6		P9_1		TB1IN	RXD3/SCL3/STXD3	ISRXD2/IEIN		
7		P9_0		TB0IN	CLK3			
8		P14_6	INT8					
9		P14_5	INT7					
10		$P14_4$	INT ₆					
11		P14_3						
12	VDC0							
13		P _{14_1}						
14	VDC1							
15	NSD							
16	CNVSS							
17	XCIN	P8_7						
18	XCOUT P8_6							
19	RESET							
20	XOUT							
21	VSS							
22	XIN							
23	VCC							
24		P8_5	NMI					
25		P8_4	INT2					
26		P8_3	INT1		CAN0IN/CAN0WU			
27		P8_2	INTO		CAN0OUT			
28		P8_1		TA4IN/U	CTS5/RTS5/SS5	IIO1_5/UD0B/UD1B		
29		P8_0		TA4OUT/U	RXD5/SCL5/STXD5	UD0A/UD1A		
30		$P7_7$		TA3IN	CLK5/CAN0IN/ CANOWU	IIO1_4/UD0B/UD1B		
31		P7_6		TA3OUT	TXD5/SDA5/SRXD5/ CTS8/RTS8/CAN0OUT	IIO1_3/UD0A/UD1A		
32		P7_5		$TA2IN/\overline{W}$	RXD8	$IIO1_2$		
33		$P7_4$		TA2OUT/W	CLK8	$IIO1_1$		
34		$P7_3$		$TA1IN/\overline{V}$	CTS2/RTS2/SS2/TXD8	$IIO1_0$		
35		$P7_2$		TA1OUT/V	CLK ₂			
36		$P7_1$		TB5IN/ TAOIN	RXD2/SCL2/STXD2/ MSCL	IIO1_7/OUTC2_2/ ISRXD2/IEIN		

Pin Characteristics for the 144-pin Package (1/4) Table 1.7

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
75		$P4_2$			RXD3/SCL3/STXD3	ISRXD2/IEIN		A18
76	VSS							
77		$P4_1$			CLK3			A17
78		$P4_0$			CTS3/RTS3/SS3			A16
79		$P3_7$		$TA4IN/\overline{U}$				A15(/D15)
80		P3_6		TA4OUT/U				$A14$ (/D14)
81		P3_5		ta2in/ $\overline{\text{W}}$				A13(D13)
82		$P3_4$		TA2OUT/W				A12(/D12)
83		P3_3		$TA1IN/\overline{V}$				A11(/D11)
84		P3_2		TA1OUT/V				A10(/D10)
85		$P3_1$		TA3OUT		UD0B/UD1B		$A9$ (/D9)
86		P _{12_4}						D ₂₀
87		P12_3			CTS6/RTS6/SS6			D19
88		P _{12_2}			RXD6/SCL6/STXD6			D18
89		P _{12_1}			CLK6			D17
90		P12_0			TXD6/SDA6/SRXD6			D16
91	VCC							
92		P3_0		TA0OUT		UD0A/UD1A		A8(/D8)
93	VSS							
94		$P2_7$					AN2_7	A7(ID7)
95		P _{2_6}					AN2_6	$A6$ (/D6)
96		$P2_5$					AN2_5	$A5$ (/D5)
97		$P2_4$					$AN2_4$	$A4$ (/D4)
98		$P2_3$					$AN2_3$	A3(ID3)
99		$P2_2$					$AN2_2$	A2(ID2)
100		$P2_1$					$AN2_1$	$A1/(D1)$ / $\overline{BC2}$ (/D1)
101		$P2_0$					AN2_0	AO(IDO)/ \overline{BCO} (/D0)
102		$P1_7$	INT ₅			IIO0_7/IIO1_7		D ₁₅
103		$P1_6$	INT4			IIO0_6/IIO1_6		D14
104		$P1_5$	INT3			IIO0_5/IIO1_5		D ₁₃
105		$P1_4$				IIO0_4/IIO1_4		D12
106		$P1_3$				IIO0_3/IIO1_3		D11
107		$P1_2$				IIO0_2/IIO1_2		D ₁₀
108		$P1_1$				IIO0_1/IIO1_1		D ₉
109		$P1_0$				IIO0_0/IIO1_0		D ₈
110		$P0-7$					ANO_7	D7
111		$P0_6$					ANO_6	D ₆
112		$P0_5$					AN0_5	D ₅
113		$P0_4$					ANO_4	D ₄
114		$P11_4$						BC3/WR3

Pin Characteristics for the 144-pin Package (3/4) Table 1.9

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
115		P _{11_3}			CTS8/RTS8	$IIO1_3$		$\overline{\text{CS3}/\text{WR2}}$
116		$P11_2$			RXD8	$IIO1_2$		$\overline{\text{CS2}}$
117		$P11_1$			CLK8	$IIO1_1$		$\overline{\text{CS1}}$
118		P _{11_0}			TXD8	$IIO1_0$		$\overline{\text{CSO}}$
119		$P0_3$					ANO_3	D ₃
120		$P0_2$					ANO_2	D ₂
121		$P0_1$					AN0_1	D ₁
122		$P0_0$					AN0_0	D ₀
123		P _{15_7}			CTS6/RTS6/SS6	$IIO0_7$	AN15_7	
124		P15_6			CLK6	$IIOO_6$	AN15_6	
125		P15_5			RXD6/SCL6/STXD6	$IIO0_5$	AN15_5	
126		P _{15_4}			TXD6/SDA6/SRXD6	$IIO0_4$	AN15_4	
127		P _{15_3}			CTS7/RTS7	$IIO0_3$	AN15_3	
128		P15_2			RXD7	$IIO0_2$	AN15_2	
129		P _{15_1}			CLK7	$IIO0_1$	AN15_1	
130	VSS							
131		P15_0			TXD7	$IIO0_0$	AN15_0	
132	VCC							
133		P _{10_7}	$\overline{K13}$				AN_7	
134		P10_6	$\overline{K12}$				AN_6	
135		P _{10_5}	$\overline{K11}$				AN_5	
136		P _{10_4}	\overline{KIO}				AN_4	
137		P10_3					AN_3	
138		P10_2					AN_2	
139		P _{10_1}					AN_1	
140	AVSS							
141		P10_0					AN_0	
142	VREF							
143	AVCC							
144		P9_7			RXD4/SCL4/STXD4		ADTRG	

Pin Characteristics for the 144-pin Package (4/4) **Table 1.10**

Figure 1.4 Pin Assignment for the 100-pin Package (top view)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
\vert 1		P9_4		TB4IN	CTS4/RTS4/SS4		DA1	
$\overline{2}$		P9_3		TB3IN			DA0	
3	VDC0							
\overline{a}		$P9_1$						
5	VDC1							
$\,$ 6	NSD							
$\overline{7}$	CNVSS							
$\boldsymbol{8}$	XCIN	P8_7						
9	XCOUT	P8_6						
10	RESET							
11	XOUT							
12	VSS							
13	XIN							
14	VCC							
15		P8_5	NMI					
16		P8_4	INT2					
17		P8_3	INT ₁		CAN0IN/CAN0WU			
18		P8_2	INTO		CAN0OUT			
19		$P8_1$		TA4IN/U	CTS5/RTS5/SS5	IIO1_5/UD0B/UD1B		
20		P8_0		TA4OUT/U	RXD5/SCL5/STXD5	UD0A/UD1A		
21		$P7_7$		TA3IN	CLK5/CAN0IN/ CANOWU	IIO1_4/UD0B/UD1B		
22		P7_6		TA3OUT	TXD5/SDA5/SRXD5/ CTS8/RTS8/CAN0OUT	IIO1_3/UD0A/UD1A		
23		$P7_5$		TA2IN/ \overline{W}	RXD8	$IO1_2$		
24		$P7_4$		TA2OUT/W	CLK8	$IIO1_1$		
25		$P7_3$		$TA1IN/\overline{V}$	CTS2/RTS2/SS2/TXD8 IIO1_0			
26		$P7_2$		TA1OUT/V	CLK ₂			
$\overline{27}$		$P7_1$		TB5IN/ TA0IN	RXD2/SCL2/STXD2/ MSCL	IIO1_7/OUTC2_2/ ISRXD2/IEIN		
28		$P7_0$		TA0OUT	TXD2/SDA2/SRXD2/ MSDA	IIO1_6/OUTC2_0/ ISTXD2/IEOUT		
29		P6_7			TXD1/SDA1/SRXD1			
30		P6_6			RXD1/SCL1/STXD1			
31		P6_5			CLK1			
32		P6_4			CTS1/RTS1/SS1	OUTC2_1/ISCLK2		
33		P6_3			TXD0/SDA0/SRXD0			
34		P6_2		TB2IN	RXD0/SCL0/STXD0			
35		P6_1		TB1IN	CLK0			
36		P6_0		TB0IN	CTS0/RTS0/SS0			
37		P _{5_7}			CTS7/RTS7			RDY/CS3
38		P5_6			RXD7			ALE/CS2

Pin Characteristics for the 100-pin Package (1/3) **Table 1.11**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
39		P5_5			CLK7			HOLD
40		$P5_4$			TXD7			HLDA/CS1
41		P5_3						CLKOUT/
								BCLK
42		P _{5_2}						\overline{RD}
43		$P5_1$						WR1/BC1
44		P5_0						WR0/WR
45		P4_7			TXD6/SDA6/SRXD6			$\overline{CS0}/A23$
46		P4_6			RXD6/SCL6/STXD6			$\overline{CS1}/A22$
47		P4_5			CLK6			$\overline{CS2}/A21$
48		$P4_4$			CTS6/RTS6/SS6			CS3/A20
49		$P4_3$			TXD3/SDA3/SRXD3	OUTC2_0/ISTXD2/ IEOUT		A19
50		$P4_2$			RXD3/SCL3/STXD3	ISRXD2/IEIN		A18
51		$P4_1$			CLK3			A17
52		$P4_0$			CTS3/RTS3/SS3			A16
53		P3_7		TA4IN/U				A15(/D15)
54		P3_6		TA4OUT/U				$A14$ (/D14)
55		P3_5		$TA2IN/\overline{W}$				A13(D13)
56		$P3_4$		TA2OUT/W				A12(/D12)
57		P3_3		TA1IN/V				A11(/D11)
58		P3_2		TA1OUT/V				A10(/D10)
59		$P3_1$		TA3OUT		UD0B/UD1B		A9(/D9)
60	VCC							
61		P3_0		TA0OUT		UD0A/UD1A		$A8$ (/D8)
62	VSS							
63		$P2_7$					AN2_7	A7(ID7)
64		$P2_6$					$AN2_6$	$A6$ (/D6)
65		$P2_5$					AN2_5	A5(/D5)
66		$P2_4$					$AN2_4$	$A4$ (/D4)
67		$P2_3$					$AN2_3$	A3(ID3)
68		$P2_2$					$AN2_2$	A2(ID2)
69		$P2_1$					$AN2_1$	A1(ID1)
70		$P2_0$					AN2_0	AO(IDO)/ \overline{BCO} (/D0)
71		$P1_7$	INT5			IIO0_7/IIO1_7		D ₁₅
72		$P1_6$	INT4			IIO0_6/IIO1_6		D14
73		$P1_5$	INT3			IIO0_5/IIO1_5		D ₁₃
74		$P1_4$				IIO0_4/IIO1_4		D12
75		$P1_3$				IIO0_3/IIO1_3		D11

Pin Characteristics for the 100-pin Package (2/3) **Table 1.12**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Module Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
76		$P1_2$				IIO0_2/IIO1_2		D ₁₀
77		$P1_1$				IIO0_1/IIO1_1		D ₉
78		$P1_0$				IIO0_0/IIO1_0		D ₈
79		$P0-7$					AN0_7	D7
80		P0_6					AN0_6	D ₆
81		$P0_5$					AN0_5	D ₅
82		P0_4					AN0_4	D ₄
83		$P0_3$					ANO_3	D ₃
84		$P0_2$					AN0_2	D ₂
85		$P0_1$					AN0_1	D ₁
86		$P0_0$					AN0_0	D ₀
87		P _{10_7}	$\overline{K13}$				AN_7	
88		P10_6	K ₁₂				AN_6	
89		P _{10_5}	\overline{K} 11				AN_5	
90		P _{10_4}	KIO				AN_4	
91		P _{10_3}					AN_3	
92		P _{10_2}					AN_2	
93		P _{10_1}					AN_1	
94	AVSS							
95		P10_0					AN_0	
96	VREF							
97	AVCC							
98		P9_7			RXD4/SCL4/STXD4		ADTRG	
99		P9_6			TXD4/SDA4/SRXD4		ANEX1	
100		P9_5			CLK4		ANEX0	

Pin Characteristics for the 100-pin Package (3/3) **Table 1.13**

1.5 **Pin Definitions and Functions**

Table 1.14 to Table 1.18 list the pin definitions and functions.

Notes:

1. Pins INT6 to INT8 are available in the 144-pin package only.

2. Pins D16 to D31 are available in the 144-pin package only.

Note:

1. Pins BC2/D1, WR2, WR3, BC2, and BC3 are available in the 144-pin package only.

Pin Definitions and Functions (3/4) Table 1.16

Notes:

1. Port P9_1 in the 100-pin package is an input-only port.

2. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only.

Function	Symbol	I/O	Description
A/D converter	\overline{AN} 0 to AN 7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15 7 (1)	\mathbf{I}	Analog input for the A/D converter
	ADTRG	\mathbf{I}	External trigger input for the A/D converter
	ANEX0	I/O	Expanded analog input for the A/D converter and output in external op-amp connection mode
	ANEX1	\mathbf{I}	Expanded analog input for the A/D converter
D/A converter	DA0, DA1	\circ	Output for the D/A converter
Reference voltage input	VREF	\mathbf{I}	Reference voltage input for the A/D converter and D/A converter
Intelligent I/O	IIO0_0 to IIO0_7	I/O	Input/output for the Intelligent I/O group 0. Either input capture or output compare is selectable
	IIO1_0 to IIO1_7	I/O	Input/output for the Intelligent I/O group 1. Either input capture or output compare is selectable
	UD0A, UD0B, UD1A, UD1B	\mathbf{I}	Input for the two-phase encoder
	OUTC2_0 to OUTC2_7(2)	\circ	Output for OC (output compare) of the Intelligent I/O group 2
	ISCLK2	1/O	Clock input/output for the serial interface
	ISRXD2	L	Receive data input for the serial interface
	ISTXD2	\circ	Transmit data output for the serial interface
	IEIN	I	Receive data input for the serial interface
	IEOUT	O	Transmit data output for the serial interface
Multi-master I ² C-	MSDA	I/O	Serial data input/output
bus	MSCL	I/O	Transmit/receive clock input/output
CAN Module	CANOIN	I	Receive data input for the CAN communications
	CAN0OUT	O	Transmit data output for the CAN communications
	CANOWU	I	Input for the CAN wake-up interrupt

Pin Definitions and Functions (4/4) Table 1.17

Notes:

1. Pins AN15_0 to AN15_7 are available in the 144-pin package only.

2. Pins OUTC2_3 to OUTC2_7 are available in the 144-pin package only.

	Package		Selectable Functions		
Pin Names	$144 -$ pin	$100 -$ pin	Pull-up resistor (1)	N-channel open drain (2)	5 V Tolerant Input (3)
P0 0 to P0 7	\checkmark	\checkmark	\checkmark		
P1_0 to P1_7	\checkmark	\checkmark	\checkmark		
P2_0 to P2_7	\checkmark	\checkmark	\checkmark		
P3_0 to P3_7	\checkmark	\checkmark	\checkmark		
P4_0 to P4_7	\checkmark	\checkmark		\checkmark	\checkmark
P5_0 to P5_3	\checkmark	\checkmark	\checkmark		
P5_4 to P5_7	\checkmark	\checkmark		\checkmark	\checkmark
P6 0 to P6 7	\checkmark	\checkmark		\checkmark	✓
P7_0 to P7_7	\checkmark	\checkmark		\checkmark	\checkmark
P8_0 to P8_3	\checkmark	\checkmark		\checkmark	\checkmark
P8_4, P8_6, P8_7	\checkmark	\checkmark	\checkmark		
P9_0 to P9_3 (144-pin)	\checkmark		\checkmark	\checkmark	
P9_1, P9_3 (100-pin)		\checkmark	\checkmark		
P9_4 to P9_7	\checkmark	\checkmark	\checkmark	\checkmark	
P10_0 to P10_7	\checkmark	\checkmark	\checkmark		
P11_0 to P11_3	\checkmark		\checkmark	\checkmark	
$P11_4$	\checkmark		\checkmark		
P12_0 to P12_3	\checkmark		\checkmark	\checkmark	
P12_4 to P12_7	\checkmark		\checkmark		
P13_0 to P13_7	\checkmark		\checkmark		
P14_1, P14_3	\checkmark		\checkmark		
P14_4 to P14_6	\checkmark		\checkmark		
P15_0 to P15_7	\checkmark		\checkmark	\checkmark	

Table 1.18 Pin Specifications

Notes:

- 1. Pull-up resistors are selected in 4-pin units, but are only enabled for those pins set as input ports.
- 2. N-channel open drain output can be enabled on the applicable pins on a discrete pin basis.
- 3. 5 V tolerant input is enabled when an applicable pin is set as an input port. When it is set as an I/O port, to enable 5 V tolerant input, this pin should be set as N-channel open drain output.

$2.$ **Central Processing Unit (CPU)**

The CPU contains registers as shown below. There are two register banks each consisting of registers R2R0, R3R1, R6R4, R7R5, A0 to A3, SB, and FB.

Figure 2.1 **CPU Registers**

2.1 **General Purpose Registers**

$2.1.1$ Data Registers (R2R0, R3R1, R6R4, and R7R5)

These 32-bit registers are primarily used for transfers and arithmetic/logic operations. Each of the registers can be divided into upper and lower 16-bit registers, e.g. R2R0 can be divided into R2 and R0, R3R0 can be divided into R3 and R1, etc.

Moreover, data registers R2R0 and R3R1 can be divided into four 8-bit data registers; upper (R2H and R3H), mid-upper (R2L and R3L), mid-lower (R0H and R1H), and lower (R0L and R1L).

$2.1.2$ Address Registers (A0, A1, A2, and A3)

These 32-bit registers have functions similar to data registers. They are also used for address register indirect addressing and address register relative addressing.

$2.1.3$ **Static Base Register (SB)**

This 32-bit register is used for SB relative addressing.

$2.1.4$ **Frame Base Register (FB)**

This 32-bit register is used for FB relative addressing.

$2.1.5$ **Program Counter (PC)**

This 32-bit counter indicates the address of the instruction to be executed next.

$2.1.6$ Interrupt Vector Table Base Register (INTB)

This 32-bit register indicates the start address of a relocatable vector table.

$2.1.7$ User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Two types of 32-bit stack pointers (SPs) are provided: user stack pointer (USP) and interrupt stack pointer (ISP).

Use the stack pointer select flag (U flag) to select either the user stack pointer (USP) or the interrupt stack pointer (ISP). The U flag is bit 7 in the flag register (FLG). Refer to 2.1.8 "Flag Register (FLG)" for details.

To minimize the overhead of interrupt sequence due to less memory access, set the user stack pointer (USP) or the interrupt stack pointer (ISP) to a multiple of 4.

$2.1.8$ **Flag Register (FLG)**

This 32-bit register indicates the CPU status.

$2.1.8.1$ Carry Flag (C flag)

This flag becomes 1 when any of the carry, borrow, shifted-out bit, etc. is generated in the arithmetic logic unit (ALU).

$2.1.8.2$ Debug Flag (D flag)

This flag is only for debugging. Only set this bit to 0.

$2.1.8.3$ Zero Flag (Z flag)

This flag becomes 1 when the result of an operation is 0: otherwise it is 0.

$2.1.8.4$ Sign Flag (S flag)

This flag becomes 1 when the result of an operation is a negative value; otherwise it is 0.

$2.1.8.5$ **Register Bank Select Flag (B flag)**

This flag selects a register bank. It indicates 0 when the register bank 0 is selected, and 1 when the register bank 1 is selected.

2.1.8.6 **Overflow Flag (O flag)**

This flag becomes 1 if an overflow occurs in an operation; otherwise it is 0.

$2.1.8.7$ Interrupt Enable Flag (I flag)

This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.

2.1.8.8 **Stack Pointer Select Flag (U flag)**

To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set this flag to 1.

It becomes 0 when a hardware interrupts is accepted or when an INT instruction designated by a software interrupt number from 0 to 127 is executed.

2.1.8.9 **Floating-point Underflow Flag (FU flag)**

This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand has invalid numbers (subnormal numbers).

2.1.8.10 **Floating-point Overflow Flag (FO flag)**

This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand has invalid numbers (subnormal numbers).

2.1.8.11 **Processor Interrupt Priority Level (IPL)**

The processor interrupt priority level (IPL), consisting of three bits, selects a processor interrupt priority level from level 0 to 7. An interrupt is acceptable when the interrupt request level is higher than the selected IPL.

When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.

$2.1.8.12$ **Fixed-point Radix Point Designation Bit (DP bit)**

This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result to take. It is used in the MULX instruction.

2.1.8.13 **Floating-point Rounding Mode (RND)**

The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.

2.1.8.14 **Reserved**

Only set this bit to 0. The read value is undefined.

2.2 **Fast Interrupt Registers**

The following three registers are provided to minimize the overhead of interrupt sequence. Refer to 11.4 "Fast Interrupt" for details.

$2.2.1$ **Save Flag Register (SVF)**

This 32-bit register is used to save the flag register when a fast interrupt is generated.

$2.2.2$ **Save PC Register (SVP)**

This 32-bit register is used to save the program counter when a fast interrupt is generated.

$2.2.3$ **Vector Register (VCT)**

This 32-bit register is used to indicate a jump address when a fast interrupt is generated.

2.3 **DMAC-associated Registers**

There are seven types of DMAC-associated registers. Refer to 13. "DMAC" for details.

$2.3.1$ DMA Mode Registers (DMD0, DMD1, DMD2, and DMD3)

These 32-bit registers are used to set DMA transfer mode, bit rate, etc.

 $2.3.2$ DMA Terminal Count Registers (DCT0, DCT1, DCT2, and DCT3)

These 24-bit registers are used to set DMA transfer counting.

 $2.3.3$ DMA Terminal Count Reload Registers (DCR0, DCR1, DCR2, and DCR3)

These 24-bit registers are used to set the reloaded values for DMA terminal count registers.

$2.3.4$ DMA Source Address Registers (DSA0, DSA1, DSA2, and DSA3)

These 32-bit registers are used to set DMA source addresses.

 $2.3.5$ DMA Source Address Reload Registers (DSR0, DSR1, DSR2, and DSR3)

These 32-bit registers are used to set the reloaded value for DMA source address register.

 $2.3.6$ DMA Destination Address Registers (DDA0, DDA1, DDA2, and DDA3)

These 32-bit registers are used to set DMA destination address.

 237 DMA Destination Address Reload Registers (DDR0, DDR1, DDR2, and DDR3)

These 32-bit registers are used to set reloaded values for DMA destination address registers.

$3.$ **Memory**

Figure 3.1 shows the memory map of the R32C/117 Group. The R32C/117 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFFh.

The internal ROM is mapped to the end of the memory map with the ending address fixed at FFFFFFFFh. Therefore, the 1-Mbyte internal ROM is mapped from FFF00000h to FFFFFFFFh.

The fixed interrupt vector table which contains each start address of interrupt handlers is mapped from FFFFFFDCh to FFFFFFFFh.

The internal RAM is mapped to the beginning of the memory map with the starting address fixed at 00000400h. Therefore, the 63-Kbyte internal RAM is mapped from 00000400h to 0000FFFFh. Besides being used for data storage, the internal RAM functions as a stack(s) for subroutines and/or interrupt handlers.

Special Function Registers (SFRs), which are control registers for peripheral functions, are mapped from 00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved. No access is allowed.

In memory expansion mode or microprocessor mode, some spaces are reserved for internal use and should not be accessed.

Notes:

1. Additional two 4-Kbyte spaces (blocks A and B) for storing data are provided in the flash memory version.

- 2. This space can be used in memory expansion mode or microprocessor mode. Addresses from 02000000h to EDEEEEEEh are inaccessible.
- 3. This space is reserved in memory expansion mode. It can be external space in microprocessor mode.
- 4. This space can be used in single-chip mode or memory expansion mode. It can be external space in microprocessor mode.

5. The watchdog timer interrupt shares the vector table with the oscillator stop detection interrupt and low voltage detection interrupt.

Figure 3.1 **Memory Map**

Special Function Registers (SFRs) 4.

SFRs are memory-mapped peripheral registers that control the operation of peripherals. Table 4.1 SFR List (1) to Table 4.39 SFR List (39) list the SFR details.

Address	Register	Symbol	Reset Value
000000h			
000001h			
000002h			
000003h			
	000004h Clock Control Register	\overline{CCR}	0001 1000b
000005h			
	000006h Flash Memory Control Register	FMCR	0000 0001b
	000007h Protect Release Register	PRR	00h
000008h			
000009h			
00000Ah			
00000Bh			
00000Ch			
00000Dh			
00000Eh			
00000Fh			
	000010h External Bus Control Register 3/Flash Memory Rewrite Bus	EBC3/FEBC3	0000h
	000011h Control Register 3		
	000012h Chip Selects 2 and 3 Boundary Setting Register	CB23	00h
000013h			
	000014h External Bus Control Register 2	EBC ₂	0000h
000015h			
	000016h Chip Selects 1 and 2 Boundary Setting Register	CB12	00h
000017h			
	000018h External Bus Control Register 1	EBC1	0000h
000019h			
	00001Ah Chip selects 0 and 1 Boundary Setting Register	CB ₀₁	00h
00001Bh			
	00001Ch External Bus Control Register 0/Flash Memory Rewrite Bus	EBC0/FEBC0	0000h
	00001Dh Control Register 0		
	00001Eh Peripheral Bus Control Register	PBC	0504h
00001Fh			
000020h to			
00005Fh			

Table 4.1 SFR List (1)

X: Undefined

SFR List (3) Table 4.3

X: Undefined

SFR List (5) Table 4.5

X: Undefined

Address	Register	Symbol	Reset Value
	000108h Group 1 Time Measurement/Waveform Generation Register 4	G1TM4/G1PO4	XXXXh
000109h			
	00010Ah Group 1 Time Measurement/Waveform Generation Register 5	G1TM5/G1PO5	XXXXh
00010Bh			
	00010Ch Group 1 Time Measurement/Waveform Generation Register 6	G1TM6/G1PO6	XXXXh
00010Dh			
	00010Eh Group 1 Time Measurement/Waveform Generation Register 7	G1TM7/G1PO7	XXXXh
00010Fh			
	000110h Group 1 Waveform Generation Control Register 0	G1POCR0	0000 X000b
	000111h Group 1 Waveform Generation Control Register 1	G1POCR1	0X00 X000b
	000112h Group 1 Waveform Generation Control Register 2	G1POCR2	0X00 X000b
	000113h Group 1 Waveform Generation Control Register 3	G1POCR3	0X00 X000b
	000114h Group 1 Waveform Generation Control Register 4	G1POCR4	0X00 X000b
	000115h Group 1 Waveform Generation Control Register 5	G1POCR5	0X00 X000b
	000116h Group 1 Waveform Generation Control Register 6	G1POCR6	0X00 X000b
	000117h Group 1 Waveform Generation Control Register 7	G1POCR7	0X00 X000b
	000118h Group 1 Time Measurement Control Register 0	G1TMCR0	00h
	000119h Group 1 Time Measurement Control Register 1	G1TMCR1	00h
	00011Ah Group 1 Time Measurement Control Register 2	G1TMCR2	00h
	00011Bh Group 1 Time Measurement Control Register 3	G1TMCR3	00h
	00011Ch Group 1 Time Measurement Control Register 4	G1TMCR4	00h
	00011Dh Group 1 Time Measurement Control Register 5	G1TMCR5	00h
	00011Eh Group 1 Time Measurement Control Register 6	G1TMCR6	00h
	00011Fh Group 1 Time Measurement Control Register 7	G1TMCR7	00h
	000120h Group 1 Base Timer Register	G ₁ BT	XXXXh
000121h			
	000122h Group 1 Base Timer Control Register 0	G1BCR0	00h
	000123h Group 1 Base Timer Control Register 1	G1BCR1	0000 0000b
	000124h Group 1 Time Measurement Prescaler Register 6	G1TPR6	00h
	000125h Group 1 Time Measurement Prescaler Register 7	G1TPR7	00h
	000126h Group 1 Function Enable Register	G1FE	00h
	000127h Group 1 Function Select Register	G1FS	00h
000128h			
000129h			
00012Ah			
00012Bh			
00012Ch			
00012Dh			
00012Eh			
00012Fh			
000130h to			
00013Fh			

SFR List (6) Table 4.6

SFR List (7) Table 4.7

X: Undefined

Table 4.15 SFR List (15)

X: Undefined

SFR List (16) **Table 4.16**

X: Undefined

Address	Register	Symbol	Reset Value
0003E0h			
0003E1h			
0003E2h			
0003E3h			
0003E4h			
0003E5h			
0003E6h			
0003E7h			
0003E8h			
0003E9h			
0003EAh			
0003EBh			
0003ECh			
0003EDh			
0003EEh			
0003EFh			
	0003F0h Pull-up Control Register 0	PUR ₀	0000 0000b
	0003F1h Pull-up Control Register 1	PUR ₁	XXXX X0XXb
	0003F2h Pull-up Control Register 2	PUR ₂	000X XXXXb
	0003F3h Pull-up Control Register 3	PUR ₃	0000 0000b
	0003F4h Pull-up Control Register 4	PUR ₄	XXXX 0000b
0003F5h			
0003F6h			
0003F7h			
0003F8h			
0003F9h			
0003FAh			
0003FBh			
0003FCh			
0003FDh			
0003FEh			
	0003FFh Port Control Register	PCR	0XXX XXX0b

Table 4.17 SFR List (17)

Table 4.18 SFR List (18)

 $X:$ Undefined

Blanks are reserved. No access is allowed.

Note:

1. The status of protect bit of each block in flash memory is reflected.

Blanks are reserved. No access is allowed.

Note:

1. The value in the PM0 register remains unchanged even after a software reset or watchdog timer reset.

SFR List (21) **Table 4.21**

X: Undefined

SFR List (22) **Table 4.22**

X: Undefined

Table 4.23 SFR List (23)

X: Undefined

Table 4.24 SFR List (24)

X: Undefined

Address	Register	Symbol	Reset Value
	047C30h CAN0 Mailbox 3: Message Identifier	C0MB3	XXXX XXXXh
047C31h			
047C32h			
047C33h			
047C34h			
	047C35h CAN0 Mailbox 3: Data Length		XXh
	047C36h CAN0 Mailbox 3: Data Field		XXXX XXXX
047C37h			XXXX XXXXh
047C38h			
047C39h			
047C3Ah			
047C3Bh			
047C3Ch			
047C3Dh			
	047C3Eh CAN0 Mailbox 3: Time Stamp		XXXXh
047C3Fh			
	047C40h CAN0 Mailbox 4: Message Identifier	C0MB4	XXXX XXXXh
047C41h			
047C42h			
047C43h			
047C44h			
	047C45h CAN0 Mailbox 4: Data Length		XXh
	047C46h CAN0 Mailbox 4: Data Field		XXXX XXXX
047C47h			XXXX XXXXh
047C48h			
047C49h			
047C4Ah			
047C4Bh			
047C4Ch			
047C4Dh			
	047C4Eh CAN0 Mailbox 4: Time Stamp		XXXXh
047C4Fh			
	047C50h CAN0 Mailbox 5: Message Identifier	C0MB5	XXXX XXXXh
047C51h			
047C52h			
047C53h			
047C54h			
	047C55h CAN0 Mailbox 5: Data Length		XXh
	047C56h CAN0 Mailbox 5: Data Field		XXXX XXXX
047C57h			XXXX XXXXh
047C58h			
047C59h			
047C5Ah			
047C5Bh			
047C5Ch			
047C5Dh			
	047C5Eh CAN0 Mailbox 5: Time Stamp		XXXXh
047C5Fh			

Table 4.27 SFR List (27)

Table 4.28 SFR List (28)

X: Undefined

Address	Register	Symbol	Reset Value
	047C90h CAN0 Mailbox 9: Message Identifier	C0MB9	XXXX XXXXh
047C91h			
047C92h			
047C93h			
047C94h			
	047C95h CAN0 Mailbox 9: Data Length		XXh
	047C96h CAN0 Mailbox 9: Data Field		XXXX XXXX
047C97h			XXXX XXXXh
047C98h			
047C99h			
047C9Ah			
047C9Bh			
047C9Ch			
047C9Dh			
	047C9Eh CAN0 Mailbox 9: Time Stamp		XXXXh
047C9Fh			
	047CA0h CAN0 Mailbox 10: Message Identifier	C0MB10	XXXX XXXXh
047CA1h			
047CA2h			
047CA3h			
047CA4h			
	047CA5h CAN0 Mailbox 10: Data Length		XXh
	047CA6h CAN0 Mailbox 10: Data Field		XXXX XXXX XXXX XXXXh
047CA7h			
047CA8h			
047CA9h			
047CAAh 047CABh			
047CACh			
047CADh			
	047CAEh CAN0 Mailbox 10: Time Stamp		XXXXh
047CAFh			
	047CB0h CAN0 Mailbox 11: Message Identifier	C0MB11	XXXX XXXXh
047CB1h			
047CB2h			
047CB3h			
047CB4h			
	047CB5h CAN0 Mailbox 11: Data Length		XXh
	047CB6h CAN0 Mailbox 11: Data Field		XXXX XXXX
047CB7h			XXXX XXXXh
047CB8h			
047CB9h			
047CBAh			
047CBBh			
047CBCh			
047CBDh			
	047CBEh CAN0 Mailbox 11: Time Stamp		XXXXh
047CBFh			

Table 4.29 SFR List (29)

Table 4.30 SFR List (30)

X: Undefined

SFR List (31) **Table 4.31**

X: Undefined

Table 4.32 SFR List (32)

X: Undefined

Address	Register	Symbol	Reset Value
	047D50h CAN0 Mailbox 21: Message Identifier	C0MB21	XXXX XXXXh
047D51h			
047D52h			
047D53h			
047D54h			
	047D55h CAN0 Mailbox 21: Data Length		XXh
	047D56h CAN0 Mailbox 21: Data Field		XXXX XXXX
047D57h			XXXX XXXXh
047D58h			
047D59h			
047D5Ah			
047D5Bh			
047D5Ch			
047D5Dh			
	047D5Eh CAN0 Mailbox 21: Time Stamp		XXXXh
047D5Fh			
	047D60h CAN0 Mailbox 22: Message Identifier	C0MB22	XXXX XXXXh
047D61h			
047D62h			
047D63h			
047D64h			
	047D65h CAN0 Mailbox 22: Data Length		XXh
	047D66h CAN0 Mailbox 22: Data Field		XXXX XXXX
047D67h			XXXX XXXXh
047D68h			
047D69h			
047D6Ah			
047D6Bh			
047D6Ch			
047D6Dh			
	047D6Eh CAN0 Mailbox 22: Time Stamp		XXXXh
047D6Fh			
	047D70h CAN0 Mailbox 23: Message Identifier	C0MB23	XXXX XXXXh
047D71h			
047D72h			
047D73h			
047D74h			
	047D75h CAN0 Mailbox 23: Data Length		XXh
	047D76h CAN0 Mailbox 23: Data Field		XXXX XXXX
047D77h			XXXX XXXXh
047D78h			
047D79h			
047D7Ah			
047D7Bh			
047D7Ch			
047D7Dh			
	047D7Eh CAN0 Mailbox 23: Time Stamp		XXXXh
047D7Fh			

Table 4.33 SFR List (33)

Table 4.34 SFR List (34)

X: Undefined

Address	Register	Symbol	Reset Value
	047DB0h CAN0 Mailbox 27: Message Identifier	C0MB27	XXXX XXXXh
047DB1h			
047DB2h			
047DB3h			
047DB4h			
	047DB5h CAN0 Mailbox 27: Data Length		XXh
	047DB6h CAN0 Mailbox 27: Data Field		XXXX XXXX
047DB7h			XXXX XXXXh
047DB8h			
047DB9h			
047DBAh			
047DBBh			
047DBCh			
047DBDh			
	047DBEh CAN0 Mailbox 27: Time Stamp		XXXXh
047DBFh			
	047DC0h CAN0 Mailbox 28: Message Identifier	C0MB28	XXXX XXXXh
047DC1h			
047DC2h			
047DC3h			
047DC4h			
	047DC5h CAN0 Mailbox 28: Data Length		XXh
	047DC6h CAN0 Mailbox 28: Data Field		XXXX XXXX
047DC7h			XXXX XXXXh
047DC8h			
047DC9h			
047DCAh			
047DCBh			
047DCCh			
047DCDh			
	047DCEh CAN0 Mailbox 28: Time Stamp		XXXXh
047DCFh			
	047DD0h CAN0 Mailbox 29: Message Identifier	C0MB29	XXXX XXXXh
047DD1h			
047DD2h			
047DD3h			
047DD4h			
	047DD5h CAN0 Mailbox 29: Data Length		XXh
	047DD6h CAN0 Mailbox 29: Data Field		XXXX XXXX
047DD7h			XXXX XXXXh
047DD8h			
047DD9h			
047DDAh			
047DDBh			
047DDCh			
047DDDh			
	047DDEh CAN0 Mailbox 29: Time Stamp		XXXXh
047DDFh			

Table 4.35 SFR List (35)

Address	Register	Symbol	Reset Value
	047DE0h CAN0 Mailbox 30: Message Identifier	C0MB30	XXXX XXXXh
047DE1h			
047DE2h			
047DE3h			
047DE4h			
	047DE5h CAN0 Mailbox 30: Data Length		XXh
	047DE6h CAN0 Mailbox 30: Data Field		XXXX XXXX
047DE7h			XXXX XXXXh
047DE8h			
047DE9h			
047DEAh			
047DEBh			
047DECh			
047DEDh			
	047DEEh CAN0 Mailbox 30: Time Stamp		XXXXh
047DEFh			
	047DF0h CAN0 Mailbox 31: Message Identifier	C0MB31	XXXX XXXXh
047DF1h			
047DF2h			
047DF3h			
047DF4h			
	047DF5h CAN0 Mailbox 31: Data Length		XXh
	047DF6h CAN0 Mailbox 31: Data Field		XXXX XXXX
047DF7h			XXXX XXXXh
047DF8h			
047DF9h			
047DFAh			
047DFBh			
047DFCh			
047DFDh			
	047DFEh CAN0 Mailbox 31: Time Stamp		XXXXh
047DFFh			
	047E00h CAN0 Acceptance Mask Register 0	C0MKR0	XXXX XXXXh
047E01h			
047E02h			
047E03h			
	047E04h CAN0 Acceptance Mask Register 1	COMKR1	XXXX XXXXh
047E05h			
047E06h			
047E07h			
	047E08h CAN0 Acceptance Mask Register 2	C0MKR2	XXXX XXXXh
047E09h			
047E0Ah			
047E0Bh			
	047E0Ch CAN0 Acceptance Mask Register 3	C0MKR3	XXXX XXXXh
047E0Dh			
047E0Eh			
047E0Fh			

Table 4.36 SFR List (36)

Address	Register	Symbol	Reset Value
	047E10h CAN0 Acceptance Mask Register 4	C0MKR4	XXXX XXXXh
047E11h			
047E12h			
047E13h			
	047E14h CAN0 Acceptance Mask Register 5	C0MKR5	XXXX XXXXh
047E15h			
047E16h			
047E17h			
	047E18h CAN0 Acceptance Mask Register 6	C0MKR6	XXXX XXXXh
047E19h			
047E1Ah			
047E1Bh			
	047E1Ch CAN0 Acceptance Mask Register 7	C0MKR7	XXXX XXXXh
047E1Dh			
047E1Eh			
047E1Fh			
	047E20h CANO FIFO Receive ID Compare Register 0	C0FIDCR0	XXXX XXXXh
047E21h			
047E22h			
047E23h			
	047E24h CAN0 FIFO Receive ID Compare Register 1	C0FIDCR1	XXXX XXXXh
047E25h			
047E26h			
047E27h			
	047E28h CAN0 Mask Invalid Register	COMKIVLR	XXXX XXXXh
047E29h			
047E2Ah			
047E2Bh			
	047E2Ch CAN0 Mailbox Interrupt Enable Register	COMIER	XXXX XXXXh
047E2Dh			
047E2Eh			
047E2Fh			
047E30h			
047E31h			
047E32h			
047E33h			
047E34h			
047E35h			
047E36h			
047E37h			
047E38h			
047E39h			
047E3Ah			
047E3Bh			
047E3Ch			
047E3Dh			
047E3Eh			
047E3Fh			
047E40h to			
047F1Fh			

Table 4.37 SFR List (37)

Table 4.38 SFR List (38)

X: Undefined

5. Resets

5. **Resets**

Three types of reset operations can be used to reset the MCU: hardware reset, software reset, and watchdog timer reset.

5.1 **Hardware Reset**

A hardware reset is generated when a low signal is applied to the RESET pin under the recommended operating conditions of supply voltage (refer to Table 5.1). When the RESET pin is driven low, all pins, and oscillators are initialized, and the main clock starts oscillating. The CPU and SFRs are initialized by a low-to-high transition on the RESET pin. Then, the CPU starts executing the program of the address indicated by the reset vector. The internal RAM is not affected by a hardware reset. However, if a hardware reset occurs during a write to the internal RAM, the content is undefined.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows the reset sequence. Table 5.1 lists pin states while the RESET pin is held low. Figure 5.3 shows CPU register states after reset. For the SFR states after reset, refer to 4. "Special Function Registers (SFRs)".

- A. Reset on a stable supply voltage
	- (1) Drive the RESET pin low.
	- (2) Provide 20 or more clock cycle inputs into the XIN pin.
	- (3) Drive the RESET pin high.

B. Power-on reset

- (1) Drive the RESET pin low.
- (2) Raise the supply voltage to the recommended operating voltage.
- (3) Insert td(P-R) ms as wait time to stabilize the internal voltage.
- (4) Provide 20 or more clock cycle inputs into the XIN pin.
- (5) Drive the RESET pin high.

Figure 5.1 **Reset Circuitry**

Figure 5.2 **Reset Sequence**

5. Resets

Notes:

- $1₁$ Whether a pull-up resistor is enabled or not is undefined until the internal voltage has stabilized.
- State after power is on and the internal voltage has stabilized. It is undefined until the internal voltage $2¹$ has stabilized
- 3. Ports P11 to P15 are available in the 144-pin package only.

Figure 5.3 **CPU Registers after Reset**

5.2 **Software Reset**

A software reset is generated when the PM03 bit in the PM0 register is set to 1 (MCU is reset). When a software reset is released, the CPU. SFRs, and pins are initialized. Then, the CPU starts executing the program from the address indicated by the reset vector.

The PM03 bit should be set to 1 while the PLL clock is selected as the CPU clock source and the main clock oscillation is completely stable.

Processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not affected by a software reset

5.3 **Watchdog Timer Reset**

A watchdog timer reset is generated when the watchdog timer underflows while the CM06 bit in the CM0 register is 1 (the MCU is reset if the watchdog timer underflows). When the watchdog timer reset is released, the CPU, SFRs, and pins are initialized. Then, the CPU starts executing the program from the address indicated by the reset vector.

Processor mode remains unchanged since bits PM01 and PM00 in the PM0 register are not affected by a watchdog timer reset.

5.4 **Reset Vector**

The reset vector in the R32C/100 Series is configured as shown in Figure 5.4.

The 32-bit start address of a program must be a multiple of 4. Because of this, the address always ends with two zero bits. The reset vector contains the upper 30 bits of the start address in bits 2 to 31. Bits 0 and 1 of the reset vector are used to select the external bus width in microprocessor mode. In single-chip mode, these bits should be set to 00b.

Figure 5.4 **Reset Vector Configuration**

6. **Power Management**

6.1 **Voltage Regulators for Internal Logic**

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. Figure 6.1 shows a block diagram of the voltage regulators for internal logic, and Figure 6.2 shows the VRCR register.

Figure 6.1 **Block Diagram of Voltage Regulators for Internal Logic**

$6.1.1$ **Decoupling Capacitor**

An external decoupling capacitor is required to stabilize internal voltage. The capacitor should be beneficially effective at higher frequencies and maintain more stable capacitance irrespective of temperature change. In general, ceramic capacitors are recommended. The capacitance varies by such conditions as operating temperature, DC bias, and aging. To select an appropriate capacitor, these conditions should be considered. Then refer to the recommended capacitor specifications listed in Table 6.1.

The traces for the capacitor and the VDC1/VDC0 pins should be as short and wide as physically possible.

6.2 **Low Voltage Detector**

The low voltage detector monitors the supply voltage of VCC pin.

This circuit is used to monitor the power supply upstream of the voltage regulators for internal logic and provide advanced warning that the power is about to fail. By providing a few milliseconds of advanced warning, the CPU can save any critical parameters to the flash memory and gracefully shut down. Figure 6.3 shows a block diagram of the low voltage detector and Figure 6.4 and Figure 6.5 show registers associated with the circuit.

Figure 6.3 Low Voltage Detector Block Diagram

3. This bit is valid when the VDEN bit is set to 1 (low voltage detection enabled).

4. This bit becomes 0 if a 0 is written to (Writing a 1 to this bit has no effect).

Figure 6.4 **LVDC Register**

Notes:

- 1. Set the PRC31 bit in the PRCR3 register to 1 (write enabled) before rewriting this register. The rewriting should be performed when the VDEN bit in the LVDC register is set to 0 (low voltage detection disabled).
- 2. Refer to the table below for detected voltages Vdet(F) and Vdet(R).

$6.2.1$ **Operational State of Low Voltage Detector**

The low voltage detector starts running after td(E-A) if the VDEN bit in the LVDC register is set to 1 (low voltage detection enabled).

When the input voltage to the VCC pin has dropped below Vdet(F), the VMF bit becomes 0 (VCC \lt Vdet) and the LVDF bit becomes 1 (low voltage detected (Vdet passed)). Then an interrupt request occurs if the LVDIEN bit is set to 1 (low voltage detection interrupt enabled). The LVDF bit should be set to 0 (low voltage undetected) by a program.

When the voltage has re-risen above Vdet(R), the VMF bit becomes to 1 (VCC \geq Vdet) and the LVDF bit becomes 1 (low voltage detected (Vdet passed)). Then an interrupt request occurs if the LVDIEN bit is set to 1 (low voltage detection interrupt enabled).

Figure 6.6 shows the operational state of low voltage detector.

Figure 6.6 **Operational State of Low Voltage Detector**

$6.2.2$ **Low Voltage Detection Interrupt**

The low voltage detection interrupt occurs when the input voltage at the VCC pin rises to the Vdet(R) level and above, or falls below the Vdet(F) level if the LVDIEN bit in the LVDC register is set to 1 (low voltage detection interrupt enabled).

This interrupt shares the interrupt vector table with the watchdog timer interrupt and oscillator stop detection interrupt. In case of simultaneous use with other(s), it should be confirmed that the low voltage detection interrupt has occurred by reading the LVDF bit in the LVDC register in the interrupt handler.

The LVDF bit becomes 1 when the input voltage at the VCC pin has passed the Vdet (R) level or Vdet(F) level. When the LVDF bit changes from 0 to 1, a low voltage detection interrupt request occurs. This bit should be set to 0 (low voltage undetected) by a program.

$6.2.3$ An Application of Low Voltage Detector

Figure 6.7 shows an application of the low voltage detection interrupt.

The supply voltage for internal logic is generated by reducing the input voltage from the VCC pin with the voltage regulators. When the input voltage begins to fall, the internal voltage stays steady. Eventually, as the input voltage continues to fall, it begins to fall, which may affect the MCU operation. Consequently the system can be gracefully shut down from when the input voltage begins to fall until when the internal voltage begins to fall. The low voltage detection interrupt can be applied to detect the input voltage falling.

Figure 6.7 **Low Voltage Detection Interrupt**

7. **Processor Mode**

7.1 **Types of Processor Modes**

The R32C/100 Series supports three types of processor modes: single-chip mode, memory expansion mode, and microprocessor mode. Table 7.1 lists the characteristics of each processor mode.

Processor Mode Characteristics Table 71

Note:

1. Refer to 9. "Bus" for details.

The R32C/117 Group supports two standard processor modes: single-chip mode and memory expansion mode. Microprocessor mode is optional. Contact a Renesas Electronics sales office to use this mode.

7.2 **Processor Mode Setting**

The processor mode to be used is selected by the CNVSS pin state and setting of bits PM01 and PM00 in the PM0 register. After a hardware reset, the operation starts in single-chip mode or microprocessor mode as shown in Table 7.2.

Table 7.2 Processor Mode after Hardware Reset

Note:

1. The CNVSS pin should be connected to VCC or VSS via a resistor.

To change to memory expansion mode after starting an operation in single-chip mode, set bits PM01 and PM00 in the PM0 register to 01b (memory expansion mode). Note that the microprocessor mode, selected to start an operation, can be also changed to another mode by setting the bits mentioned above. In this case, however, the internal ROM is inaccessible in every changed mode.

The notes on changing processor mode are as follows:

- 1. When rewriting bits PM01 and PM00 to 01b (memory expansion mode) or 11b (microprocessor mode), do not rewrite bits PM07 to PM02 at the same time.
- 2. When rewriting bits PM07 to PM02, hold the setting of bits PM01 and PM00.
- 3. Do not change the current mode to microprocessor mode while a program in the internal ROM is being executed.
- 4. Do not change the current mode to single-chip mode while a program in the external space is being executed.
- 5. Do not change the current mode to memory expansion mode while a program in the same address as that assigned to the internal ROM is being executed.

Figure 7.1 shows the PM0 register and Figure 7.2 shows the memory map for each processor mode.

To stop clock output in memory expansion mode or microprocessor mode, the PM07 bit should be set to 1 and bits CM01 and CM00 in the CM0 register should be set to 00b (I/O port P5_3). The I/O port P5_3

outputs a low signal.
5. When the PM07 bit is set to 0 (output BCLK), bits CM01 and CM00 should be set to 00b.

Notes:

1. This space cannot be externally expanded in single-chip mode.

2. This space cannot be used in any processor mode.

Figure 7.2 **Memory Map of Each Processor Mode**

8. **Clock Generator**

8.1 **Clock Generator Types**

Four circuits are included to generate a system clock signal:

- Main clock oscillator
- · Sub clock oscillator
- PLL frequency synthesizer
- · On-chip oscillator

Table 8.1 lists specifications of clock generators. Figure 8.1 shows a block diagram of the clock generator and Figure 8.2 to Figure 8.10 show registers associated with clock control.

Table 8.1 **Clock Generator Specifications**

3. The divide ratio of the CPU clock should be equal to or lower than that of peripheral bus clock.

4. This bit should be set only once after reset and the setting should not be changed. To rewrite this bit, the PBC register should be rewritten first.

5. To set this bit to 1, a 32-bit write access to addresses 0004h to 0007h should be performed.

6. To use these low speed clocks, select one of them by setting bits CM31 and CM30 in the CM3 register and then set the BCS bit to 1.

Figure 8.2 **CCR Register**

Notes:

1. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.

- 2. When the PM07 bit in the PM0 register is 0 (BCLK output), bits CM01 and CM00 should be set to 00b. In memory expansion mode, when the PM07 bit is 1 (the pin function is selected using bits CM01 and CM00) and bits CM01 and CM00 are set to 00b, a low is output from the P5_3 pin (This pin does not function as Port P5 3).
- 3. When the PM21 bit in the PM2 register is 1 (clock change disabled), neither the CM02 bit nor the CM05 bit changes, even if written to.
- 4. fC32 and f2n whose clock source is the main clock do not stop.
- 5. When entering stop mode, the CM03 bit becomes 1.
- 6. To set the CM04 bit to 1 (XCIN-XCOUT oscillator), bits PD8_7 and PD8_6 in the PD8 register should be set to 0 (input) and the PU25 bit in the PUR2 register should be set to 0 (pull-up resistor disabled).
- 7. This bit stops the main clock when entering low power mode. It cannot detect whether or not the main clock oscillator stops. When the CM05 bit is set to 1, the clock applied to the XOUT pin becomes high. Since the on-chip feedback resistor remains connected, the XIN pin is connected to the XOUT pin via the feedback resistor.
- 8. Set this bit before activating the watchdog timer.
- 9. Once this bit is set to 1, it cannot be set to 0 by a program.

Figure 8.3 **CMO Register**

- be set to 1. 3. When the PM21 bit in the PM2 register is 1 (clock change disabled), the CM10 bit is not changed by a write access.
- 4. These bits become 01b when the main clock is stopped. They should be set to 00b or 10b after the main clock is fully stabilized.
- 5. The oscillator frequency should be 8 MHz or less to select super low mode.

Figure 8.4 **CM1 Register**

5. The main clock state should be determined by several read accesses of this bit after an oscillator stop detection interrupt is generated.

Figure 8.8 **CPSRF Register**

4. When the PM24 bit is set to 0 (NMI disabled), the forced cutoff of the three-phase motor control timers is not available.

5. Disable all the peripheral functions that use f2n before rewriting this bit.

peripheral functions that use fAD, f1, f8, f32, or f2n (when the clock source is the peripheral clock source) to rewrite this register.

2. The divide ratio should be selected so that the peripheral clock source has a frequency specified in the electrical characteristics or below.

Figure 8.10 PM3 Register

The following sections illustrate clocks generated in clock generators.

$8.1.1$ **Main Clock**

The main clock is generated by the main clock oscillator. This clock can be a clock source for the PLL reference clock or the peripheral clock. It also functions as an operating clock for the CAN module.

The main clock oscillator is configured with two pins, XIN and XOUT, connected by an oscillator or resonator. The circuit has an on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XIN pin in this circuit. Figure 8.11 shows an example of a main clock circuit connection.

Circuit constants may vary depending on each oscillator. They should be applied by each manufacturer's recommendations.

After a reset, the main clock oscillator is still active independently and disconnected from the PLL frequency synthesizer. A clock which the PLL frequency synthesizer self-oscillates, divided by 12, is provided to the CPU.

The setting of CM05 bit in the CM0 register to 1 (main clock oscillator disabled) enables power-saving. In this case, the clock applied to the XOUT pin becomes high. The XIN pin connected to the XOUT by an embedded feedback resistor is also driven high. When an external clock is applied to the XIN pin, the CM05 bit should not be set to 1.

All clocks, including the main clock, stop in stop mode. Refer to 8.7 "Power Control" for details.

Figure 8.11 **Main Clock Circuit Connection**

$8.1.2$ Sub Clock (fC)

The sub clock is generated by the sub clock oscillator. This clock can be a clock source for the CPU clock and a count source for timers A and B. It is output from the CLKOUT pin.

The sub clock oscillator is configured with pins XCIN and XCOUT connected by a crystal oscillator. The circuit has a on-chip feedback resistor which is separated from the oscillator in stop mode to save power consumption. An external clock can be applied to the XCIN pin. Figure 8.12 shows an example of a sub clock circuit connection. Circuit constants may vary depending on each oscillator. They should be applied by each manufacturer's recommendations.

After a reset, the sub clock oscillator is stopped. The feedback resistor is separated from the oscillator. To resume running, first set bits PD8_6 and PD8_7 in the PD8 register to 0 (input mode), and the PU25 bit in the PUR2 register to 0 (pull-up resistor unused). Then, set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT oscillator).

To input an external clock to the XCIN pin, bits PD8 7 and PU25 should be set to 0, then the CM04 bit should be set to 1. The clock applied to the XCIN pin becomes a clock source for the sub clock.

When the CM3 register is set to 00h (fC selected) and the BCS bit in the CCR register is set to 1 (fC, fOCO4, or f256 is selected as base clock source) after the sub clock oscillation has stabilized, the sub clock becomes the base clock of the CPU clock and the peripheral bus clock.

All clocks, including the sub clock, stop in stop mode. Refer to 8.7 "Power Control" for details.

Figure 8.12 Sub Clock Circuit Connection

8.1.3 **PLL Clock**

The PLL clock is generated by the PLL frequency synthesizer based on the main clock. This clock can be a clock source for any clock including the CPU clock and the peripheral clock.

Figure 8.13 shows a block diagram of the PLL frequency synthesizer. Figure 8.14 and Figure 8.15 show registers PLC0 and PLC1, respectively.

Figure 8.13 PLL Frequency Synthesizer Block Diagram

Figure 8.14 PLC0 Register

Figure 8.15 PLC1 Register

In the PLL frequency synthesizer, the pulse-swallow operation is implemented. The divide ratio m is simply expressed by $n \times p$. However, with the swallow counter, the divide ratio p is 6 in a out of n, or 5 in other cases, the actual m is therefore given by the formula below:

$$
m = n \times p
$$

= $n \times \left(\frac{a}{n} \cdot 6 + \frac{n-a}{n} \cdot 5\right)$
= $5n + a$

The setting range of a is $0 \le a < 5$, $0 \le a \le n$.

As r is the divide ratio of reference counter, the PLL clock has a m/r times the main clock (XIN) frequency.

PLL clock frequency $f(PLL) = \frac{m}{r} \cdot$ main clock frequency $=\frac{5n+a}{r}\cdot$ main clock frequency

After a reset, the reference counter is divided by 16, the PLL frequency synthesizer is multiplied by 10. Since the main clock as reference clock is disconnected, the PLL frequency synthesizer may selfoscillate at its own frequency $f_{SO(2)}$.

Each register should be set to meet the following conditions:

-The reference clock, which is the main clock divided by r , should be within 2 to 4 MHz.

-The divide ratio *m* is $25 \le m \le 100$.

For the setting of registers PLC1 and PLC0, Table 8.2 below should be applied. The waiting time of t_{LOCK(PLL)} is required after changing the setting until the PLL clock oscillation has stabilized while the main clock oscillation is stable.

Main Clock	r	Reference Clock	n	a	m	PLC1 Register Setting	PLC ₀ Register Setting	m/r	PLL Clock
4 MHz	$\overline{2}$	2 MHz	9	3	48	01h	68h	24	96 MHz
6 MHz	$\overline{2}$	3 MHz	6	$\overline{2}$	32	01h	45h	16	96 MHz
8 MHz	3	2.6667 MHz	$\overline{7}$	1	36	02h	26h	12	96 MHz
10 MHz	5	2 MHz	9	3	48	04h	68h	9.6	96 MHz
12 MHz	$\overline{\mathcal{L}}$	3 MHz	6	$\overline{2}$	32	03h	45h	8	96 MHz
16 MHz	5	3.2 MHz	6	$\mathbf 0$	30	04h	05h	6	96 MHz
4 MHz	1	4 MHz	5	$\mathbf 0$	25	00h	04h	25	100 MHz
6 MHz	3	2 MHz	10	$\mathbf 0$	50	02h	09h	16.6667	100 MHz
8 MHz	$\overline{2}$	4 MHz	5	$\mathbf 0$	25	01h	04h	12.5	100 MHz
10 MHz	3	3.3333 MHz	6	$\mathbf 0$	30	02h	05h	10	100 MHz
12 MHz	3	4 MHz	5	$\mathbf 0$	25	02h	04h	8.3333	100 MHz
16 MHz	$\overline{\mathcal{L}}$	4 MHz	5	$\mathbf 0$	25	03h	04h	6.25	100 MHz
4 MHz	1	4 MHz	6	$\boldsymbol{0}$	30	00h	05h	30	120 MHz
6 MHz	$\overline{2}$	3 MHz	8	$\boldsymbol{0}$	40	01h	07h	20	120 MHz
8 MHz	$\overline{2}$	4 MHz	6	$\mathbf 0$	30	01h	05h	15	120 MHz
10 MHz	3	3.3333 MHz	$\overline{7}$	$\overline{1}$	36	02h	26h	12	120 MHz
12 MHz	3	4 MHz	6	$\mathbf 0$	30	02h	05h	10	120 MHz
16 MHz	4	4 MHz	6	$\boldsymbol{0}$	30	03h	05h	7.5	120 MHz
4 MHz	$\mathbf{1}$	4 MHz	6	$\overline{2}$	32	00h	45h	32	128 MHz
6 MHz	3	2 MHz	12	$\overline{4}$	64	02h	8Bh	21.3333	128 MHz
8 MHz	$\overline{2}$	4 MHz	6	$\overline{2}$	32	01h	45h	16	128 MHz
10 MHz	5	2 MHz	12	4	64	04h	8Bh	12.8	128 MHz
12 MHz	3	4 MHz	6	$\overline{2}$	32	02h	45h	10.6667	128 MHz
16 MHz	$\overline{4}$	4 MHz	6	$\overline{2}$	32	03h	45h	8	128 MHz

PLC1 and PLC0 Register Settings (1) Table 8.2

Note:

1. The setting of registers PLC1 and PLC0 should be done according to the list above.

8.1.4 **On-chip Oscillator Clock**

The on-chip oscillator clock is generated by the on-chip oscillator (OCO). This clock can be a clock source for the CPU clock and for a count source of timers A and B. This clock has a frequency of approximately 125 kHz. The clock divided by 4 can be used as base clock for the CPU clock and peripheral bus clock.

The on-chip oscillator clock is stopped after a reset. It starts running if the CM31 bit in the CM3 register is set to 1. The clock should be switched after the on-chip oscillator clock has stabilized.

8.2 **Oscillator Stop Detection**

This function is to detect the main clock is stopped when its oscillator stops running by external source. When the CM20 bit in the CM2 register is set to 1 (oscillator stop detection enabled), an oscillator stop detection interrupt request is generated as soon as the main clock stops. Simultaneously, the PLL frequency synthesizer starts to self-oscillate at its own frequency. If the PLL frequency synthesizer is the clock source for CPU clock and peripheral clock, these clocks continue running.

When an oscillator stop is detected, the following bits in the CM2 register become 1:

- . The CM22 bit: main clock oscillator stop detected
- The CM23 bit: main clock oscillator stopped

(Refer to Figure 8.17 "State Transition (when the sub clock is used)")

$8.2.1$ **How to Use Oscillator Stop Detection**

The oscillator stop detection interrupt shares vectors with the watchdog timer interrupt, and the low voltage detection interrupt. When using these interrupts simultaneously, read the CM22 bit with an interrupt handler to determine if an oscillator stop detection interrupt request has been generated.

When the main clock oscillator resumes running after an oscillator stop is detected, the PLL clock frequency may temporarily exceed the preset value before the PLL frequency synthesizer oscillation stabilizes. As soon as an oscillator stop is detected, the main clock oscillator should be stopped from resuming (set the CM05 bit in the CM0 register to 1) or the divide ratios of the base clock and peripheral clock source should be increased by a program. The respective divide ratio can be set by bits BCD1 and BCD0 in the CCR register and bits PM36 and PM35 in the PM3 register.

In low speed mode, when the main clock oscillator stops running, the oscillator stop detection interrupt request is generated, if the CM20 bit is set to 1 (oscillator stop detection enabled). The CPU clock remains running with a low speed clock source. Note that if the base clock is f256, which is the main clock divided by 256, the oscillator stop detection is disabled.

The oscillator stop detection is provided to handle main clock stop caused by external sources. To stop the main clock oscillator by a program, i.e., to enter stop mode or to set the CM05 bit to 1 (main clock oscillator disabled), the CM20 bit in the CM2 register should be set to 0 (oscillator stop detection disabled). To enter wait mode, this bit should be also set to 0.

The oscillator stop detection functions depending on the voltage of a capacitor which is being changed. More concrete terms, this function detects that the oscillator is stopped when the main clock goes lower than approximately 500 kHz. Note that if the CM22 bit is set to 0 by a program in an interrupt handler while the frequency is around 500 kHz, a stack overflow may occur caused by multiple interrupt requests.

8.3 **Base Clock**

Base clock is a reference clock for the CPU clock and peripheral bus clock. The base clock after a reset is the PLL clock divided by 6.

The base clock source is selected between the PLL clock and the low speed clocks which contains the sub clock (fC), on-chip oscillator clock divided by 4 (fOCO4), and main clock divided by 256 (f256).

If the PLL clock is selected, it is divided by a factor from 2, 3, 4, and 6 to become the base clock. If a low speed clock is selected, the clock itself can be the base clock.

The base clock source is set using the BCS bit in the CCR register and the divide ratio for the PLL clock is set using bits BCD1 and BCD0. Bits CM31 and CM30 in the CM3 register select a low speed clock.

8.4 **CPU Clock and Peripheral Bus Clock**

The CPU operating clock is referred to as the CPU clock. The CPU clock after a reset is the base clock divided by 2.

The CPU clock source is the base clock and the divide ratio is selected using bits CCD1 and CCD0 in the CCR register. The base clock divided by a factor from 2 to 4 becomes the peripheral bus clock. Its divide ratio is selected using bits PCD1 and PCD0 in the CCR register. The peripheral bus clock also functions as count source for the watchdog timer and operating clock for the CAN module.

In memory expansion mode or microprocessor mode, the peripheral bus clock as BCLK to be a reference clock for external timing generation is available as an output clock at the BCLK pin. Refer to 8.6 "Clock Output Function" for details.

When the CPU becomes out of control, to prevent the CPU clock whose clock source is the PLL clock from stopping, the CM05 bit in the CM0 register should be set to 0 (main clock oscillator enabled) and the BCS bit in the CCR register should be set to 0 (PLL clock selected as base clock source). Then the following procedures should be performed.

(1) Set the PRC1 bit in the PRCR register to 1 (write enabled to the PM2 register).

(2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).

8.5 **Peripheral Clock**

The peripheral clock is an operating clock or a count source for peripheral functions excluding the watchdog timer and the CAN module. The source of this clock is generated by a clock, which has the same frequency as the PLL clock, divided by a factor from 2, 4, 6, and 8 according to the settings of bits PM36 and PM35 in the PM3 register. The peripheral clock is classified into three types of clock as shown below:

(1) f1, f8, f32, f2n

f1, f8, and f32 are the peripheral clock sources divided by 1, 8, and 32, respectively. The clock source for f2n is selected between the peripheral clock source and the main clock using the PM26 bit in the PM2 register. The f2n divide ratio can be set using bits CNT3 to CNT0 in the TCSPR register. ($n = 1$ to 15, not divided when $n = 0$)

f1, f8, f32, and f2n whose clock source is the peripheral clock source stop in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

f1, f8, and f2n are used as a count source for timers A and B or an operating clock for the serial interface. f1 is used as an operating clock for the intelligent I/O as well.

f8 and f32 are available as output clocks at the CLKOUT pin. Refer to 8.6 "Clock Output Function" for details.

(2) fAD

fAD, which has the same frequency as peripheral clock source, is an operating clock for the A/D converter.

This clock stops in low power mode or when the CM02 bit is set to 1 (peripheral clock source stopped in wait mode) to enter wait mode.

(3) $fC32$

fC32, which is a sub clock divided by 32, or on-chip oscillator clock divided by 128, is used as count source for timers A and B. This clock is available when the sub clock or on-chip oscillator clock is active

8.6 **Clock Output Function**

Low speed clocks, f8, and f32 are available to be output from the CLKOUT pin.

In memory expansion mode or microprocessor mode, the BCLK, that is, the peripheral bus clock which is the base clock divided by a factor from 2 to 4 is also available to be output from the BCLK pin.

Table 8.3 and Table 8.4 list the CLKOUT pin functions in single-chip mode and memory expansion mode or microprocessor mode, respectively.

PM0 Register (1)		CM0 Register (2)	CLKOUT Pin Function	
PM07	CM ₀₁	CM ₀₀		
0 or 1			I/O port P5_3	
			Output a low speed clock	
			Output f8	
			Output f32	

Table 8.3 **CLKOUT Pin Functions in Single-chip Mode**

Notes:

1. Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.

2. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.

Notes:

- 1. Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 2. Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register.
- 3. When the PM07 bit is set to 0 (BCLK output), set bits CM01 and CM00 to 00b (I/O port P5_3).

8.7 **Power Control**

Power control contains three modes: wait mode, stop mode, and normal operating mode.

The name "normal operating mode" is used restrictively in this chapter, and it indicates all other modes except wait mode and stop mode. Figure 8.16 shows a block diagram of the state transition in normal operating mode, stop mode, and wait mode.

State Transition in Stop Mode and Wait Mode Figure 8.16

8.7.1 **Normal Operating Mode**

Normal operating mode is classified into the five modes shown below.

In normal operating mode, the CPU clock and peripheral clock are provided to operate the CPU and peripheral functions. Power consumption is controlled by the CPU clock frequency. The higher the CPU clock frequency is, the more processing power increases. The lower the CPU clock frequency is, the less power consumption is required. Power consumption can be reduced by stopping oscillators that are not being used.

(1) PLL Mode (high speed mode)

In this mode, the PLL clock is selected as the base clock source, and the main clock is provided as the reference clock source for the PLL frequency synthesizer. High speed mode enables the CPU to operate at the maximum operating frequency. The PLL clock divided by 2 becomes the base clock. The base clock frequency should be identical to that of the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(2) PLL Mode (medium speed mode)

This mode indicates all modes in PLL mode except high speed mode. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(3) Low Speed Mode

In this mode, a low speed clock is used as the base clock source. The low speed clock becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

(4) Low Power Mode

This is a state where the main clock oscillator and the PLL frequency synthesizer are stopped after switching to low speed mode. The sub clock or the on-chip oscillator clock divided by 4 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fC32, which is the only peripheral clock available, can be used as the count source for timers A and B. By setting the MRS bit in the VRCR register to 1 (main regulator stopped), this mode consumes even less power than the modes above.

(5) PLL Self-oscillation Mode

In this mode, the PLL clock is selected as the base clock source, and the main clock is not provided as the reference clock source for the PLL frequency synthesizer. The PLL frequency synthesizer selfoscillates at its own frequency. The PLL clock divided by 2, 3, 4, or 6 becomes the base clock and the base clock divided by 1 to 4 becomes the CPU clock. fAD, f1, f8, f32, and f2n can be used as the peripheral clocks. When the sub clock or the on-chip oscillator clock is provided, fC32 can be used as the count source for timers A and B.

The state transition within normal operating mode can be very complicated; therefore only the block diagrams of typical state transitions are shown. Figure 8.17 to Figure 8.19 show block diagrams of the respective state transition: state when the sub clock is used, state when the main clock divided by 256 is used, and state when the on-chip oscillator clock is used. As for the state transitions other than the above, setting of each register and the usage notes below can be used as references.

- . PLL can be switched from PLL oscillating to self-oscillating by setting the SEO bit in the PLC1 register to 1. Set the SEO bit to 1 (self-oscillating) before setting the CM05 bit in the CM0 register to 0 (main clock oscillator disabled) to stop the main clock.
- The divide ratio of the clock should be increased and the frequency should be decreased by using bits BCD1 to BCD0 in the CCR register or bits PM36 to PM35 in the PM3 register before setting the SEO bit to 0 (PLL oscillating) in order to switch back PLL self-oscillation mode to PLL mode. Set back the settings of bits BCD1 to BCD0 and bits PM36 to PM35 once PLL oscillation is stabilized after setting the SEO bit to 0.
- . Before switching the CPU clock to another, that clock should be stabilized. In particular, the sub clock oscillator may require more time to stabilize (1), therefore, certain waiting time to switch should be taken by a program immediately after turning the MCU ON or exiting stop mode.

Note:

1. Contact the oscillator manufacturer for oscillator stabilization time.

Figure 8.17 State Transition (when the sub clock is used)

Figure 8.18 State Transition (when the main clock divided by 256 is used)

RENESAS

8.7.2 **Wait Mode**

In wait mode, due to the base clock stop, the CPU clock and peripheral bus clock stop running as well. The CPU and watchdog timer, operated by the CPU clock, also stop. Since the main clock, sub clock, PLL clock, and on-chip oscillator clock continue running, peripheral functions using these clocks also continue operating.

8.7.2.1 **Peripheral Clock Source Stop Function**

When the CM02 bit in the CM0 register is set to 1 (peripheral clock source stopped in wait mode), peripheral clocks f1, f8, f32, f2n (when the clock source is the peripheral clock source), and fAD stop running, which enables power saving. fC32 and f2n (when the clock source is the main clock) do not stop running.

8.7.2.2 **Entering Wait Mode**

To enter wait mode, the following procedures should be done before the WAIT instruction is executed.

· Initial setting

Set the interrupt priority level to 7 for resuming (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2). Then set each interrupt request level.

- Steps before entering wait mode
	- (1) Set the I flag to 0.
	- (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if its interrupt request level is not 0.
	- (3) Perform a dummy read of any of the interrupt control registers.
	- (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
	- (5) Enable interrupts temporarily by executing the following instructions:
		- **FSET I**
		- **NOP**
		- **NOP**

 $FCIRI$

- (6) Set the interrupt request level for the interrupt to exit wait mode. Do not rewrite the interrupt control register after this step.
- (7) Set the IPL in the flag register.
- (8) Set the interrupt priority level for resuming to the same level as the IPL.
- Interrupt request level for the interrupt to exit wait mode > IPL = Interrupt priority level for resumina
- (9) Set the CM20 bit in the CM2 register to 0 (oscillator stop detection disabled) when the oscillator stop detection is used.
- (10) Enter either PLL self-oscillation mode, low speed mode, or low power mode,
- (11) Set the I flag to 1.

(12) Execute the WAIT instruction.

• After exiting wait mode

Set the interrupt priority level for resuming to 7 immediately after exiting wait mode.

8.7.2.3 **Pin State in Wait Mode**

Table 8.5 lists pin state in wait mode.

8.7.2.4 **Exiting Wait Mode**

Wait mode is exited by the hardware reset, an NMI, or peripheral interrupts assigned to software interrupt numbers from 0 to 63.

To exit wait mode by either the hardware reset or an NMI, without using peripheral interrupts, bits ILVL2 to ILVL0 for the peripheral interrupts should be set to 000b (interrupt disabled) before executing the WAIT instruction.

The CM02 bit setting in the CM0 register affects the peripheral interrupts. When the CM02 bit is set to 0 (peripheral clock source not stopped in wait mode), peripheral interrupts for software interrupt numbers from 0 to 63 can be used to exit wait mode. When this bit is set to 1 (peripheral clock source stopped in wait mode), peripheral functions operated using clocks (f1, f8, f32, f2n whose clock source is the peripheral clock source, and fAD) generated by the peripheral clock source stop operating. Therefore, the peripheral interrupts cannot be used to exit wait mode. However, peripheral functions operated using clocks which are independent from the peripheral clock source (fC32, external clock, and f2n whose clock source is the main clock) do not stop operating. Thus, interrupts generated by peripheral functions and assigned to software interrupt numbers from 0 to 63 can be used to exit wait mode.

The CPU clock used when exiting wait mode by the peripheral interrupts or an NMI is the same clock used when the WAIT instruction is executed.

Table 8.6 lists interrupts to be used to exit wait mode and usage conditions.

Interrupts to Exit Wait Mode and Usage Conditions Table 8.6

Notes:

1. INT6 to INT8 are available in the intelligent I/O interrupt only.

2. UART7 and UART8 are excluded.

8.7.3 **Stop Mode**

In stop mode, all of the clocks, except for those that are protected, stop running. That is, the CPU and peripheral functions, operated by the CPU clock and peripheral clock, also stop. This is the most power-saving mode.

8731 **Entering Stop Mode**

To enter stop mode, the following procedures should be done before the STOP instruction is executed.

· Initial setting

Set the interrupt priority level for resuming (bits RLVL2 to RLVL0 in registers RIPL1 and RIPL2) to 7. Then set each interrupt request level.

- Steps before entering stop mode
	- (1) Set the I flag to 0.
	- (2) Set the interrupt request level for each interrupt source (interrupt number from 1 to 127) to 0, if the interrupt request level is not 0.
	- (3) Perform a dummy read of any of the interrupt control registers.
	- (4) Set the processor interrupt priority level (IPL) in the flag register to 0.
	- (5) Enable interrupts temporarily by executing the following instructions:
		- **FSET I NOP NOP**

FCLR I

- (6) Set the interrupt request level for the interrupt to exit stop mode. Do not rewrite the interrupt control register after this step.
- (7) Set the IPL in the flag register.
- (8) Set the interrupt priority level for resuming to the same level as the IPL.
- Interrupt request level for the interrupt to exit stop mode $>$ IPL = Interrupt priority level for resuming
- (9) Set the CM20 bit in the CM2 register to 0 (oscillator stop detection disabled) when the oscillator stop detection is used.
- (10) Change the base clock to either the main clock divided by 256 (f256) or the on-chip oscillator clock divided by 4 (fOCO4).
- (11) Set the I flag to 1.
- (12) Execute the STOP instruction.
- After exiting stop mode

Set the interrupt priority level for resuming to 7 immediately after exiting stop mode.

8.7.3.2 **Pin State in Stop Mode**

Table 8.7 lists pin state in stop mode.

8.7.3.3 **Exiting Stop Mode**

Stop mode is exited by the hardware reset, an NMI, low voltage detection interrupt, or peripheral interrupts assigned to software interrupt numbers from 0 to 63.

To exit stop mode by either the hardware reset or an NMI, without using peripheral interrupts, bits ILVL2 to ILVL0 for the peripheral interrupts should be set to 000b (interrupt disabled) before executing the STOP instruction.

The CPU clock used when exiting stop mode by the peripheral interrupts or an NMI is the same clock used when the STOP instruction is executed.

Table 8.8 lists interrupts to be used to exit stop mode and usage conditions.

Note:

1. UART7 and UART8 are excluded.

8.8 **System Clock Protection**

The system clock protection is a function to disable clock change when the PLL clock is selected as base clock source. This prevents the CPU clock, which is out of control, from stopping.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits cannot be written to:

- . Bits CM02 and CM05 in the CM0 register
- The CM10 bit in the CM1 register
- The CM20 bit in the CM2 register
- The PM27 bit in the PM2 register

To use the system clock protection, the CM05 bit in the CM0 register should be set to 0 (main clock oscillator enabled) and the BCS bit in the CCR register should be set to 0 (PLL clock selected as base clock source) before the following procedure is done:

- (1) The PRC1 bit in the PRCR register should be set to 1 (write to the PM2 register enabled).
- (2) The PM21 bit in the PM2 register should be set to 1 (clock change disabled).
- (3) The PRC1 bit in the PRCR register should be set to 0 (write to the PM2 register disabled).

8.9 **Notes on Clock Generator**

Sub Clock $8.9.1$

8.9.1.1 **Oscillation Parameter Matching**

The constant matching of sub clock oscillator should be evaluated in both cases when the drive power is high and low.

Contact your oscillator manufacturer for details on the oscillation circuit constant matching.

$8.9.2$ **Power Control**

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since the on-chip oscillator starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from PLL clock to a low speed clock, that is, to set the BCS bit in the CCR register to 1, use either the MOV.L or OR.L instruction.

- Program example in assembly language OR.L #80h. 0004h
- Program example in C language asm("OR.L #80h, 0004h");

8.9.2.1 **Stop Mode**

• To exit stop mode by reset, apply a low signal to RESET pin until a main clock oscillation stabilizes.

8.9.2.2 **Suggestions to Power Saving**

The followings are suggestions to reduce power consumption when programming or designing systems.

• I/O pins:

If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.

• A/D converter:

When the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait 1 us or more for the operation.

· D/A converter:

When the D/A conversion is not performed, set the DAiE bit in the DACON register ($i = 0, 1$) to 0 (output disabled) and the DAi register to 00h.

· Peripheral clock stop:

When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop peripheral clock source. However, the fC32 does not stop by the CM02 bit settina.

9. **Bus**

This MCU provides internal bus and external bus. The internal bus contains fast bus (CPU bus) and slow bus (peripheral bus). Figure 9.1 shows a block diagram of the bus.

Figure 9.1 **Bus Block Diagram**

In memory expansion mode or microprocessor mode, some pins function as bus control pin to control the address bus and the data bus. The bus control pins are as follows: A0 to A23, D0 to D31, CS0 to CS3, WRO/WR, BCO, WR1/BC1, WR2/BC2, WR3/BC3, RD, BCLK, HLDA, HOLD, ALE, and RDY.

9.1 **Bus Setting**

The bus setting is controlled by the two lowest bits of reset vector, the PBC register, registers EBC0 to EBC3, and CSOP0 to CSOP2.

Table 9.1 lists bus settings and their sources.

9.2 **Peripheral Bus Timing Setting**

The peripheral bus of 16-/32-bit width operates at a frequency up to 32 MHz (the theoretical value and the maximum frequency of each product group are as defined by f(BCLK) in 28. "Electrical Characteristics"). The timing adjustment and bus-width conversion with the faster, 64-bit-wide CPU bus are controlled in the bus interface unit (BIU).

Figure 9.2 shows the PBC register which determines the peripheral bus timing.

Notes:

1. Set the PRR register to AAh (write enabled) before rewriting this register.

2. This register should be set only once after a reset. It should not be rewritten after the CCR register is set.

3. If this bit is set to 1 when the all MPX bits in registers EBC0 to EBC3 are set to 1, ports P0, P1, and P4_0 to P4_3 can be used as programmable I/O ports.

4. This bit should be the maximum bus width set in bits BW1 and BW0 in registers EBC0 to EBC3. The functions of ports P1, P12, and P13 vary with this bit setting.

5. This bit setting is applicable only in the 144-pin package.

Figure 9.2 **PBC Register**

9.3 **External Bus Setting**

External bus of 8-/16-/32-bit width operates at a frequency up to 32 MHz (the theoretical value and the maximum frequency of each product group are as defined by f(BCLK) in 28. "Electrical Characteristics"). The timing adjustment and bus-width conversion with the faster, 64-bit-wide CPU bus are controlled in the bus interface unit (BIU).

$9.3.1$ **External Address Space Setting**

In the R32C/100 Series, the CPU contains 26 address buses (A0 to A25) in the MCU. Since A26 to A31 are sign-extended of A25, it has 64 MB of accessible space in total in the addresses 00000000h to 01FFFFFFh and FE000000h to FFFFFFFFh.

As address bus for external output, up to 24 buses (A0 to A23) are available. Decoded A18 to A25 function as 4 chip select signals $(\overline{CS3}$ to $\overline{CS0})$. If 16 MB space is assigned to every chip select signal, up to 63.5 MB is available for external address space. When the processing mode is changed from single-chip mode to memory expansion mode, the address bus status is undefined until an external space is accessed.

Chip select signals $\overline{CS3}$ to $\overline{CS0}$ share pins with A20 to A23, respectively. Other combinations of signal and output port are also available as follows: signals $\overline{CS0}$ to $\overline{CS3}$ with ports P11 0 to P11 3 and signals $\overline{CS1}$ to $\overline{CS3}$ with ports P5_4, P5_6, and P5_7.

In microprocessor mode, the CSO signal is output from port P4 7 after a reset. The maximum space per chip select signal is 8 MB since A23 is not available. Signals CS1 to CS3 are output only when being set.

The \overline{CS} (i = 0 to 3) is held low while accessing an external space i. It shifts to high when accessing another external space. Figure 9.3 shows output examples of address bus and chip select signals.

A chip select signal to be used and an output pin are selected in registers CSOP0 to CSOP2. The space for each chip select signal is selected in registers CB01, CB12, and CB23.

Figure 9.4 to Figure 9.6 show registers CSOP0 to CSOP2. Figure 9.7, Figure 9.8, and Figure 9.9 show respectively registers CB01, CB12, and CB23. Figure 9.10 and Figure 9.11 show the chip select space. A chip select signal should not be set for more than two output pins in registers CSOP0 to CSOP2. Registers CB01, CB12, and CB23 should be set to meet the conditions below:

• In memory expansion mode

0080000h < $(CB23 \times 2^{18})$ < $(CB12 \times 2^{18})$ < $(CB01 \times 2^{18})$ ≤ 3DC0000h

· In microprocessor mode

0080000h < $(CB23 \times 2^{18})$ < $(CB12 \times 2^{18})$ < $(CB01 \times 2^{18})$ ≤ 3FC0000h

Address Bus and Chip Select Signal Output Patterns (in Separate Bus Format) Figure 9.3

1. Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register. 2. The P4_7B bit should not be set to 0 when starting an operation in microprocessor mode.

Figure 9.5 **CSOP1 Register**

9. Bus

2. WR2 is output when the PM02 bit in the PM0 register is set to 1 (RD/WRO/WRT/WR2/WR3) and bits EXBW1 and EXBW0 in the PBC register are set to 10b (32-bit width as the maximum width of external bus); otherwise, CS3 is output.

Figure 9.6 **CSOP2 Register**

Figure 9.7 **CB01 Register**

Figure 9.9 **CB23 Register**

Figure 9.10 Chip Select Spaces in Memory Expansion Mode

Figure 9.11 Chip Select Spaces in Microprocessor Mode

$9.3.2$ **External Data Bus Width Setting**

The external data bus width is selectable among 8 bits, 16 bits, and 32 bits. The bus width of each space is determined using bits BW1 and BW0 in registers EBC0 to EBC3. The maximum bus width for all spaces is set using bits EXBW1 and EXBW0 in the PBC register. The bus width specified in bits EXBW1 and EXBW0 should be equal to or greater than the value set using bits BW1 and BW0. When an accessed space has a bus of less bit-width than that specified in bits EXBW1 and EXBW0, undefined value is output from the unused data output pins. Figure 9.12 shows registers EBC0 to EBC3.

Notes:

1. Set the PRR register to AAh (write enabled) before rewriting this register.

2. Refer to 9.3.5. "External Bus Timing" for the relation between register settings and practical timing.

3. The maximum value set here should be applied to bits EXBW1 and EXBW0 in the PBC register.

4. This bit setting is applicable only in the 144-pin package.

$9.3.3$ **Separate Bus/Multiplexed Bus Selection**

The bus format is selectable between separate bus format and multiplexed bus format. The bus format for each space is set using the MPX bit in registers EBC0 to EBC3. To specify multiplexed bus format for all spaces, the EXPMX bit in the PBC register should be set to 1 (multiplexed bus in all spaces). The ports P0 and P1, and P4_0 to P4_3 can be used as programmable I/O ports.

(1) Separate Bus

In this bus format, data and address have their own I/O pins.

To specify separate bus mode, the MPX bit in registers EBC0 to EBC3 should be set to 0. The data bus width is selectable among 8 bits, 16 bits, and 32 bits using bits BW1 and BW0 in registers EBC0 to EBC3.

According to the specified data bus width, pin functions vary as follows:

In 8-bit data bus format (bits EXBW1 and EXBW0 in the PBC register are set to 00b),

Port P0: data bus,

Ports P1, P12, and P13: programmable I/O ports.

In 16-bit data bus format (bits EXBW1 and EXBW0 are set to 01b).

Ports P0 and P1: data buses.

Ports P12 and P13: programmable I/O ports.

Note that port P1 (D8 to D15) becomes undefined if the MCU accesses an space where bits BW1 and BW0 are set to 00b (8-bit data bus).

In 32-bit data bus format (bits EXBW1 and EXBW0 are set to 10b),

Ports P0, P1, P12, and P13; data buses.

Note that ports P1, P12, and P13 (D8 to D31) become undefined if the MCU accesses an space where bits BW1 and BW0 are set to 00b (8-bit width data bus). In case of an access to an space set to 01b (16-bit data bus), ports P12 and P13 (D16 to D31) become undefined.

(2) Multiplexed Bus

In this bus format, data and address are input/output to/from a time-shared identical pin.

To specify multiplexed bus mode, the MPX bit in registers EBC0 to EBC3 should be set to 1.

According to the specified data bus width, pins are multiplexed as follows:

In 8-bit data bus format (bits BW1 and BW0 in registers EBC0 to EBC3 are set to 00b),

- D0 to D7 are multiplexed with A0 to A7.
- In 16-bit or 32-bit data bus format (bits BW1 and BW0 are set to 01b or 10b).

D0 to D15 are multiplexed with BC0, A1/BC2, and A2 to A15.

In microprocessor mode, an operation is started in separate bus format after a reset. Therefore the multiplexed bus format is available only for spaces CS1 to CS3 and is not available for CS0 space.

Table 9.2 shows pin functions for each processor mode and Table 9.3 shows pin functions for each bus format

Table 9.2 Processor Mode and Pin Functions (1)

Notes:

1. Ports P11 to P15 are available in the 144-pin package only.

2. Undefined value is output.

Bus Format		Separate Bus		Multiplexed Bus				
MPX bit		0						
Bus width	16 bits 8 bits		32 bits	8 bits	16 bits	32 bits		
Bits BW1 to BW ₀	00b	01 _b	10 _b	00b	01 _b	10 _b		
P0_0 to P0_7		D0 to D7		I/O ports				
P1_0 to P1_7	I/O ports D8 to D15			I/O ports				
$P2_0$	A ₀		BC ₀	AO/DO	BC0/D0			
$P2_1$	A1		$\overline{BC2}$	A1/D1	$\overline{BC2}/D1$			
P2_2 to P2_7		A2 to A7		A2/D2 to A7/D7				
P3_0 to P3_7		A8 to A15		A8/D8 to A15/D15				
P4_0 to P4_3		A16 to A19		A16 to A19 or I/O ports				
P4 4	A20 or CS3							
P4_5	A21 or $\overline{CS2}$							
P4_6	A22 or CS1							
P4_7	A23 or $\overline{CS0}$ (CS0 fixed in microprocessor mode)							
P5_0	$\overline{\text{WR}}$ or $\overline{\text{WR0}}$							
$P5_1$	Undefined (2)		BC1 or WR1	Undefined (2)		BC1 or WR1		
P5 2	\overline{RD}							
P _{5_3}	BCLK							
$P5_4$	HLDA or CS1							
P _{5_5}	HOLD							
P _{5_6}		ALE or CS2			Set to ALE			
P5 7	RDY or CS3							
P11_0 to $P11_2$	CS0 to CS2 or I/O ports							
$P11_3$	CS3 or I/O port		CS3 or WR2	CS3 or I/O port		CS3 or WR2		
$P11_4$	I/O port		BC ₃ or WR ₃	I/O port		BC ₃ or WR ₃		
P12_0 to P _{12_7}	I/O ports		D16 to D23	I/O ports		D16 to D23		
P13_0 to P _{13_7}	I/O ports		D24 to D31	I/O ports		D24 to D31		

Table 9.3 Bus Format and Pin Functions (in Microprocessor Mode/Memory Expansion Mode) (1)

Notes:

1. Ports P11 to P15 are available in the 144-pin package only.

2. Undefined value is output.

$9.3.4$ **Read and Write Signals**

In 16- or 32-bit data bus, the PM02 bit in the PM0 register selects a combination of RD, WR, BC0, BC1, BC2, and BC3 or RD, WR0, WR1, WR2, and WR3 as read or write signals.

When bits EXBW1 and EXBW0 in the PBC register are set to 00b (8-bit data bus), the PM02 bit should be set to 0 (RD/WR/BC0/BC1/BC2/BC3). When bits EXBW1 and EXBW0 are set to 01b (16-bit data bus) or 10b (32-bit data bus) to access an 8-bit space, the combination of RD, WR, BCO, BC1, BC2, and BC3 is selected irrespective of the PM02 bit setting.

Table 9.4 and Table 9.5 list each signal operation.

The read and write signals after a reset are the following combination: \overline{RD} , \overline{WR} , $\overline{BC0}$, $\overline{BC1}$, $\overline{BC2}$, and BC3. To shift to another combination, RD, WRO, WR1, WR2, and WR3, the PM02 bit should be set first to write data to an external memory.

Data Bus Width	\overline{RD}	W _R O	WR ₁	$\overline{\text{WR2}}$	$\overline{\text{WR3}}$	External Data Bus Status		
		H	H	н	н	Read 4-byte data		
	н		н	H	н	Write 1-byte data to address 4n+0		
	н	H		н	н	Write 1-byte data to address 4n+1		
	н	H	н	L	Н	Write 1-byte data to address 4n+2		
	н	H	н	н	L	Write 1-byte data to address 4n+3		
$32 \text{ bits } (2)$	н			H	Н	Write 2-byte data to addresses 4n+0 to 4n+1		
	н	H		L	H	Write 2-byte data to addresses 4n+1 to 4n+2		
	H	H	H		L	Write 2-byte data to addresses 4n+2 to 4n+3		
	H			L	H	Write 3-byte data to addresses 4n+0 to 4n+2		
	H	H		L	L	Write 3-byte data to addresses 4n+1 to 4n+3		
	H			L	L	Write 4-byte data to addresses 4n+0 to 4n+3		
16 bits		H	H	H/L (A1)		Read 2-byte data		
	H		H	H/L (A1)		Write 1-byte data to even address		
	H	H	L	H/L (A1)		Write 1-byte data to odd address		
	H		L	H/L (A1)		Write 2-byte data to both even and odd addresses		
8 bits		$H(\overline{WR})$		H/L (A1)		Read 1-byte data		
	H	L (WR)		H/L (A1)		Write 1-byte data		

Signals RD, WR0, WR1, WR2, and WR3 (1) Table 9.4

Notes:

 $1¹$ Signals WR2 and WR3 are available in the 144-pin package only.

Signals for 32-bit data bus width can be set in the 144-pin package only. $2.$

Signals RD, WR, BCO, BCT, BC2, and BC3 (1) Table 9.5

Notes:

1. Signals BC2 and BC3 are available in the 144-pin package only.

2. Signals for 32-bit data bus width can be set in the 144-pin package only.

9. Bus

$9.3.5$ **External Bus Timing**

The external bus timing is set using registers EBC0 to EBC3. The reference clock is the base clock set using bits BCD1 and BCD0 in the CCR register.

Table 9.6 lists the bit setting of MPY1, MPY0, ESUR1, and ESUR0 and the Tsu(A-R) (address setup before RD), Table 9.7 lists the bit setting of MPY1, MPY0, EWR1, and EWR0 and the Tw(R) (RD pulse width), Table 9.8 lists the bit setting of MPY1, MPY0, ESUW1, and ESUW0 and the Tsu(A-W) (address setup before \overline{WR}), and Table 9.9 lists the bit setting of MPY1, MPY0, EWW1, and EWW0 and the Tw(W) $(\overline{\text{WR}})$ pulse width).

Table 9.7 The Tw(R) and Bit Settings: MPY1, MPY0, EWR1, and EWR0 (unit: cycles)

Note:

1. Do not set this value.

ESUW1 and		MPY1 and MPY0 Bit Settings				
ESUW0		00 _b	01 _b	10 _b	11b	
Bit Settings		$mpy = 1$	$mpy = 2$	$mpy = 3$	$mpy = 4$	
00 _b	$suw=0$					
01 _b	$suw = 1$	\mathcal{P}	3		5	
10 _b	$suw = 2$	3	5	7	9	
11 _b	$suw = 3$			10	13	
Formula		Tsu(A-W) = $\textit{suw} \times \textit{mpy} + 1$				

Table 9.8 The Tsu(A-W) and the Bit Settings: MPY1, MPY0, ESUW1, and ESUW0 (unit: cycles)

Table 9.9 The Tw(W) and the Bit Settings: MPY1, MPY0, EWW1, and EWW0 (unit: cycles)

Note:

1. Do not set this value.

Figure 9.13 and Figure 9.14 show an example of external bus timing in separate bus format (the MPX bit is set to 0) and in multiplexed bus format (the MPX bit is set to 1), respectively.

Note that the actual bus cycles are adjusted to be the integral multiple of peripheral bus clock as follows:

- Peripheral bus clock divided by 2: If the calculation result is odd, an idle cycle is inserted so that the bus cycles becomes even.
- . Peripheral bus clock divided by 3: If the calculation result is not the multiples of three, (an) idle cycle(s) is/are inserted so that the bus cycles becomes the multiples of three.
- Peripheral bus clock divided by 4: If the calculation result is not the multiples of four, (an) idle cycle(s) is/are inserted so that the bus cycles becomes the multiples of four.

Figure 9.13 External Bus Timing in Separate Bus Format (i = 0 to 3)

WR, WRO to WR3

Figure 9.14 External Bus Timing in Multiplexed Bus Format (i = 0 to 3)

RENESAS

9.3.6 **ALE Signal**

The ALE signal latches an address of the multiplexed bus. The address should be latched on the falling edge of the ALE signal. This signal is output to internal space or external space.

Figure 9.15 **ALE Signal and Address Bus/Data Bus**

The ALE signal becomes high when a bus cycle is started and changes to low 1/2 base clock before an \overline{RD} or \overline{WR} becomes low.

$9.3.7$ **RDY Signal**

The RDY signal facilitates access to external devices requiring longer access time. It is used when accessing an external device with lower access rate than the timing set in registers EBC0 to EBC3 or when accessing multiple devices with different access timing in a $\overline{\text{CS}}$ space.

When the RDY bit in registers EBC0 to EBC3 is set to 1 (RDY used), the RDY pin is sampled on the every mpy-th falling edge of the base clock. If the RDY pin is held low when sampled, wait states are inserted into the bus cycle. The sampling continues until the RDY pin is held high so that the bus cycle starts running again.

Since the base clock is not output to external pins, practically, the RDY signal becomes low when the signals RD, WR, and WR0 to WR3 are held in a low level and it becomes high synchronizing the rise of the BCLK signal.

Figure 9.16 shows an example of RDY signal generator and Table 9.10 lists setting conditions of registers EBC0 to EBC3 to use this circuit. Figure 9.17 shows examples of bus cycle that is extended by the RDY signal.

X: given value

Figure 9.17 An Example of Bus Cycle Extended by \overline{RDY} Signal (f(BCLK) = 1/2 f(Base)) (i = 0 to 3)

9.3.8 **HOLD Signal**

The HOLD signal is used when the external bus master requests the external bus from the CPU. When the external bus master drives the HOLD pin low, the CPU outputs a low signal from the HLDA pin after the ongoing bus access is completed. Then the external bus privilege is transferred to the external bus master. While the HOLD pin is held low, the CPU does not start the next bus cycle.

To return the bus privilege to the CPU, the external bus master should verify the HLDA pin is held low, and then drive the HOLD pin high.

Table 9.11 lists the MCU status in a hold state

The bus is used in the following priority order: External bus master, DMAC, and CPU.

9.3.9 **BCLK Output**

The BCLK, which has the same frequency as peripheral bus clock, is a divided clock generated by PLL. In memory expansion mode or microprocessor mode, the BCLK is output from port P5 3 when the PM07 bit in the PM0 register is set to 0 (BCLK output) and bits CM01 and CM00 in the CM0 register are set to 00b (I/O port P5_3). In single-chip mode, it cannot be output. Refer to 8. "Clock Generator" for details.

9.4 **External Bus Status when Accessing Internal Space**

Table 9.12 lists the external bus status when accessing an internal space.

Table 9.12 External Bus Status when Accessing Internal Space

Pin		Pin State when Accessing SFR	Pin State when Accessing Internal Memory	
Address bus		Address is output	The address of SFR or external space last accessed is held	
Data bus		Read Cycle High-impedance	High-impedance	
		Write Cycle Data is output	Undefined	
$\overline{CS0}$ to $\overline{CS3}$		High is output	High is output	
BC0 to BC3		BC0 to BC3 are output	The address of SFR or external space last accessed is held	
RD, WR, WRO to WR3		RD, WR, WR0 to WR3 are output	High is output	
ALE		ALE is output	ALE is output	

Notes on Bus 9.5

$9.5.1$ **Notes on System Designing**

When the flash memory rewrite is performed in CPU rewrite mode using memory expansion mode, the use of $\overline{CS0}$ space and $\overline{CS3}$ space has the following restrictions:

- . If the FEBC0 and/or FEBC3 registers are set in CPU rewrite mode, the bus format for the corresponding space functions as separate bus. Any external devices connected in multiplexed bus format become inaccessible.
- . If the FEBC0 and/or FEBC3 registers are set in CPU rewrite mode, the bus timing for the corresponding space changes. This may cause external devices to become inaccessible depending on the register settings.

Devices required to be accessed in CPU rewrite mode should be allocated in CS1 space and/or CS2 space.

Notes on Register Settings $9.5.2$

$9.5.2.1$ **Chip Select Boundary Select Registers**

When not using memory expansion mode, do not change values after a reset for registers CB01. CB12, and CB23.

When the CPU operation is performed in memory expansion mode more than once, set a value within the specified range to all of these registers irrespective of the use of them.

$9.5.2.2$ **External Bus Control Registers**

Registers EBC0 and EBC3 share respective addresses with registers FEBC0 and FEBC3. If the FEBC0 and/or FEBC3 registers are set while the flash memory is being rewritten, set the EBC0 and/ or EBC3 registers again after rewriting the flash memory.

10. Protection

This function protects important registers from being easily overwritten when a program goes out of control. It contains the following registers: PRCR, PRCR2, PRCR3, and PRR.

Protect Register (PRCR Register) 10.1

Figure 10.1 shows the PRCR register. Registers protected by the bits in the PRCR register are listed in Table 10.1.

The PRC2 bit becomes 0 (write disabled) when a write operation is performed in a given address after this bit is set to 1 (write enabled). In registers PD9, P9_iS ($i = 0$ to 7), PLC0, and PLC1, the write operation should be performed immediately after the instruction to set the PRC2 bit to 1. Any interrupt or DMA transfer should not be accepted between this instruction and the next one. Bits PRC0 and PRC1 are not set to 0 even if data is written to a given address. These bits should be set to 0 by a program.

Figure 10.1 PRCR Register

Protect Register 2 (PRCR2 Register) 10.2

Figure 10.2 shows the PRCR2 register which protects the CM3 register only.

Figure 10.2 PRCR2 Register

10.3 Protect Register 3 (PRCR3 Register)

Figure 10.3 shows the PRCR3 register. Registers protected by the bits in the PRCR3 register are listed in Table 10.2.

Figure 10.3 PRCR3 Register

Protect Release Register (PRR Register) 10.4

Figure 10.4 shows the PRR register. Registers protected by the PRR register are as follows: CCR, FMCR, PBC, FEBC0, FEBC3, EBC0 to EBC3, CB01, CB12, and CB23.

To write to the registers above, the PRR register should be set to AAh (write enabled). Otherwise, the PRR register should be set to any value other than AAh to protect the above registers from unexpected write accesses.

Figure 10.4 PRR Register

11. Interrupts

11.1 **Interrupt Types**

Figure 11.1 shows types of interrupts.

Figure 11.1 Interrupts

The interrupts are also classified into maskable/non-maskable.

(1) Maskable Interrupt

Maskable interrupts can be disabled by the interrupt enable flag (I flag). The priority is configurable by assigning an interrupt request level.

(2) Non-maskable Interrupt

Maskable interrupts cannot be disabled by the interrupt enable flag (I flag). The interrupt priority is not configurable.

11.2 **Software Interrupt**

Software interrupts are non-maskable. A software interrupt is generated by executing an instruction. There are five types of software interrupts as follows:

(1) Undefined Instruction Interrupt

This interrupt occurs when the UND instruction is executed.

(2) Overflow Interrupt

This interrupt occurs when the INTO instruction is executed while the O flag is 1. The following instructions may change the O flag to 1, depending on the operation result: ABS, ADC, ADCF, ADD, ADDF, ADSF, CMP, CMPF, CNVIF, DIV, DIVF, DIVU, DIVX, EDIV, EDIVU, EDIVX, MUL, MULF, MULU, MULX, NEG, RMPA, ROUND, SBB, SCMPU, SHA, SUB, SUBF, SUNTIL, and SWHILE

(3) BRK Instruction Interrupt

This interrupt occurs when the BRK instruction is executed.

(4) BRK2 Instruction Interrupt

This interrupt occurs when the BRK2 instruction is executed.

This interrupt is only meant for use with the development support tool, and users are not allowed to use it.

(5) INT Instruction Interrupt

This interrupt occurs when the INT instruction is executed with a selected software interrupt number from 0 to 255. Numbers 0 to 127 are designated for peripheral interrupts. That is, the INT instruction with a number from 0 to 127 has the same interrupt handler as that for the peripheral interrupt. The stack pointer (SP), which contains two types, is specified by the stack pointer select flag (U flag). For numbers 0 to 127, when an interrupt request is accepted, the U flag is saved to select the interrupt stack pointer (ISP) before the interrupt sequence is executed. The saved data of the U flag is restored upon returning from the interrupt handler. For numbers 128 to 255, the stack pointer used before the interrupt request acceptance remains unchanged for the interrupt sequence.

11.3 **Hardware Interrupt**

There are two kinds of hardware interrupts: special interrupt and peripheral interrupt. In peripheral interrupts, only one interrupt with the highest priority can be specified as a fast interrupt.

$11.3.1$ **Special Interrupt**

Special interrupts are non-maskable. There are five interrupts as follows:

(1) NMI (Non Maskable Interrupt)

This interrupt occurs if an input signal at the NMI pin switches from high to low. Refer to 11.11 "NMI" for details.

(2) Watchdog Timer Interrupt

The watchdog timer generates this interrupt. Refer to 12. "Watchdog Timer" for details.

(3) Oscillator Stop Detection Interrupt

This interrupt occurs if the MCU detects a main clock oscillator stop. Refer to 8.2 "Oscillator Stop Detection" for details.

(4) Low Voltage Detection Interrupt

This interrupt occurs if the lowered voltage input to VCC is detected by the voltage detector. Refer to 6.2 "Low Voltage Detector" for details.

(5) Single-step Interrupt

This interrupt is only meant for use with the development support tool, and users are not allowed to use it.

$11.3.2$ **Peripheral Interrupt**

Peripheral interrupt is maskable, and is generated when an interrupt request from the peripheral functions in the MCU is accepted. It shares the interrupt vector table with software interrupt numbers 0 to 127 for the INT instruction.

Refer to Table 11.2 to Table 11.5 for details on the interrupt sources. Refer to the relevant description for details on each function.

11.4 **Fast Interrupt**

Fast interrupt enables the CPU to minimize the overhead of interrupt sequence. In peripheral interrupts, only one interrupt with the highest priority can be specified as the fast interrupt.

Steps to set up a fast interrupt are as follows:

- (1) Set both FSIT bits in registers RIPL1 and RIPL2 to 1 (interrupt request level 7 available for fast interrupt).
- (2) Set both DMAII bits in registers RIPL1 and RIPL2 to 0 (interrupt request level 7 available for interrupts).
- (3) Set the start address of the fast interrupt handler to the VCT register.

Under the conditions above, bits ILVL2 to ILVL0 in the interrupt control register should be set to 111b (level 7) to enable the fast interrupt. No other interrupts should be set to interrupt request level 7.

When the fast interrupt is accepted, the flag register (FLG) and the program counter (PC) are saved to the save flag register (SVF) and the save PC register (SVP), respectively. The program is executed from the address indicated by the VCT register.

To return from the fast interrupt handler, the FREIT instruction should be executed. The values saved into the save flag register (SVF) and the save PC register (SVP) are respectively restored to the flag register (FLG) and the program counter (PC).

11.5 **Interrupt Vectors**

Each interrupt vector has a 4-byte memory space, in which the start address of the associated interrupt handler is stored. When an interrupt request is accepted, the instruction jumps to the address set in the interrupt vector. Figure 11.2 shows an interrupt vector.

Figure 11.2 Interrupt Vector

Fixed Vector Table $11.5.1$

The fixed vector table is allocated in addresses FFFFFFDCh to FFFFFFFFh. Table 11.1 lists the fixed vector table.

Table 11.1 Fixed Vector Table

$11.5.2$ **Relocatable Vector Table**

The relocatable vector table occupies a 1024-byte memory space from the start address set in the INTB register. Table 11.2 to Table 11.5. list the relocatable vector table entries.

An address in multiples of 4 should be set in the INTB register for faster interrupt sequence.

Notes:

1. Each entry is relative to the base address in the INTB register.

2. Interrupts from this source cannot be disabled by the I flag.

3. In I²C mode, interrupts are generated by NACK, ACK, or detection of start condition/stop condition.

4. The IFSR16 bit in the IFSR1 register selects either the interrupt source in UART5 or that in UART6.

Table 11.3 Relocatable Vector Table (2/4)

Notes:

- 1. Each entry is relative to the base address in the INTB register.
- 2. In I²C mode, interrupts are generated by NACK, ACK, or detection of start condition/stop condition.
- Select an interrupt source either of UART2 or I²C-bus interface by using the I2CEN bit in the I2CMR $3.$ register.
- 4. The IFSR06 bit in the IFSR0 register selects either the interrupt source in UART0 or that in UART3. The IFSR07 bit selects either the interrupt source in UART1 or that in UART4.

Relocatable Vector Table (3/4) (1) **Table 11.4**

Notes:

1. Entries in this table cannot be used to exit wait mode or stop mode.

2. Each entry is relative to the base address in the INTB register.

Relocatable Vector Table (4/4) (1) **Table 11.5**

Notes:

- 1. Entries in this table cannot be used to exit wait mode or stop mode.
- 2. Each entry is relative to the base address in the INTB register.
- 3. Interrupts from this source cannot be disabled by the I flag.

11.6 **Interrupt Request Acceptance**

Software interrupts and special interrupts are accepted whenever their interrupt request is generated. Peripheral interrupts, however, are only accepted if the conditions below are met:

- \bullet I flag = 1
- \bullet IR bit = 1
- . Bits ILVL2 to ILVL0 > IPL

The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 do not affect each other. The I flag and IPL are in the flag register (FLG). The IR bit and bits ILVL2 to ILVL0 are in the interrupt control register. The following section describes these flag and bits.

11.6.1 I Flag and IPL

The I flag (interrupt enable flag) enables or disables maskable interrupts. When the I flag is set to 1 (enabled), all maskable interrupts are enabled; when it is set to 0 (disabled), they are disabled. The I flag is automatically set to 0 after a reset.

The IPL (processor interrupt priority level), consisting of three bits, indicates eight interrupt priority levels from 0 to 7. An interrupt becomes acceptable when its interrupt request level is higher than the specified IPL (bits ILVL2 to ILVL0 > IPL).

Table 11.6 lists interrupt request levels classified by the IPL.

	Processor Interrupt Priority Level (IPL)		
			Acceptable Interrupt Request Levels
IPL ₂	IPL ₁	IPL ₀	
			All maskable interrupts are disabled
1	1	O	Level 7 only
	0		Level 6 and above
	Ω	O	Level 5 and above
			Level 4 and above
	1	0	Level 3 and above
U	O		Level 2 and above
		O	Level 1 and above

Acceptable Interrupt Request Levels and IPL **Table 11.6**

11.6.2 **Interrupt Control Register**

The interrupt control registers control each peripheral interrupt. Figure 11.3 and Figure 11.4 show the interrupt control registers.

1. The S2TIC register shares an address with the I2CIC register.

2. The S2RIC register shares an address with the I2CLIC register.

3. The BCN0IC register shares an address with the BCN3IC register.

4. The BCN1IC register shares an address with the BCN4IC register.

5. The BCN5IC register shares an address with the BCN6IC register.

6. This bit can be set to 0 only (It should not be set to 1).

Notes:

1. When the 16- or 32-bit data bus is used in microprocessor mode or memory expansion mode, pins INT3 to INT5 function as data bus. Bits ILVL2 to ILVL0 in registers INT3IC to INT5IC should be set to 000b.

2. This bit can be set to 0 only (it should not be set to 1).

3. This bit should be set to 0 (the falling edge or low level) to set the corresponding bit in registers IFSR0 and IFSR1 to 1 (both edges).

4. To select the level sensitive, the corresponding bit in registers IFSR0 and IFSR1 should be set to 0 (one edge).

Figure 11.4 Interrupt Control Register (2)

Bits ILVL2 to ILVL0

Bits ILVL2 to ILVL0 select the interrupt request level. The higher the level is, the higher interrupt priority is.

When an interrupt request is generated, its request level is compared to the IPL. This interrupt is accepted only when the interrupt request level is higher than the IPL. When bits ILVL2 to ILVL0 are set to 000b, the interrupt is disabled.

IR hit

The IR bit becomes 1 (interrupt requested) when an interrupt request is generated; this bit setting is retained until the interrupt request is accepted. When the request is accepted and the instruction jumps to the corresponding interrupt vector, the IR bit becomes 0 (no interrupt requested).

The IR bit can be set to 0 by a program. This bit should not be set to 1.

When rewriting the interrupt control register, no corresponding interrupt request should be generated. If it may be generated, disable all the maskable interrupts before the rewrite.

When enabling the maskable interrupts immediately after the rewrite, there should be sufficient time for the rewrite to complete before the interrupt enable flag (I flag) becomes 1. To delay the execution of the second instruction, insert NOPs or perform a dummy read of the interrupt control register after the first instruction.

If an interrupt request is generated for a register being rewritten, the IR bit may not become 1 depending on the instruction being used. If this is not desired, use one of the following instructions to rewrite the register:

- \bullet AND
- \bullet OR
- \bullet BCLR
- \cdot BSET

When setting the IR bit to 0 by the AND or BCLR instruction, the IR bit may not become 0. This is because an interrupt request generated while the instruction above is being executed is kept pending. If this is not desired, the register should be reconfigured by the MOV instruction. To set just the IR bit to 0, first temporarily store the read value to memory or CPU-internal registers, then execute either the AND or BCLR instruction in the stored area. After that, write the value back to the register by the MOV instruction.

11.6.3 **Wake-up IPL Setting Register**

The wake-up IPL setting register (registers RIPL1 and RIPL2) is used for an interrupt to exit wait or stop mode, or for the fast interrupt.

Refer to 8.7.2 "Wait Mode", 8.7.3 "Stop Mode", or 11.4 "Fast Interrupt" for details. Figure 11.5 shows registers RIPL1 and RIPL2.

3. When the FSIT bit is set to 1, an interrupt with interrupt request level 7 becomes the fast interrupt. In this case only one interrupt should be set to the interrupt request level 7.

4. Either the FSIT or DMAII bit should be set to 1. Simultaneous use of the fast interrupt and the DMAC II is not available.

5. Bits ILVL2 to ILVL0 in the interrupt control register should be set after the DMAII bit is set. The DMA II transfer is not affected by the I flag or the IPL.

Figure 11.5 Registers RIPL1 and RIPL2

11.6.4 **Interrupt Sequence**

The interrupt sequence is performed from when an interrupt request has been accepted until the interrupt handler starts.

For most instructions, when an interrupt request is generated while an instruction is being executed, the requested interrupt is evaluated in the priority resolver after the current instruction is completed. If appropriate, the interrupt sequence starts from the next cycle.

For instructions RMPA, SCMPU, SIN, SMOVB, SMOVF, SMOVU, SOUT, SSTR, SUNTIL, and SWHILE, as soon as an interrupt request is generated, the requested interrupt is evaluated suspending the current instruction being executed. If appropriate, the interrupt sequence starts immediately.

The interrupt sequence is as follows:

- (1) The CPU acknowledges the interrupt request to obtain the interrupt information (the interrupt number, and the interrupt request level) from the interrupt controller. Then the corresponding IR bit becomes 0 (no interrupt requested).
- (2) The state of the flag register (FLG) before the interrupt sequence is stored to a temporary register (1) in the CPU.
- (3) The following bits in the flag register (FLG) become 0:
	- The I flag (interrupt enable flag): interrupt disabled
	- The D flag (debug flag): single-step interrupt disabled
	- The U flag (stack pointer select flag): ISP selected
- (4) The contents of the temporary register (1) in the CPU is saved to the stack; or to the save flag register (SVF) in case of the fast interrupt.
- (5) The contents of the program counter (PC) is saved to the stack; or to the save PC register (SVP) in case of the fast interrupt.
- (6) The interrupt request level for the accepted interrupt is set in the IPL (processor interrupt priority level).
- (7) The corresponding interrupt vector is read from the interrupt vector table.
- (8) This interrupt vector is stored into the program counter (PC).

When the interrupt sequence completes, the interrupt handler is initiated.

Note:

1. This register is inaccessible to users.

11.6.5 **Interrupt Response Time**

The interrupt response time, as shown in Figure 11.6, consists of two non-overlapping time segments: (a) the period from when an interrupt request is generated until the instruction being executed is completed; and (b) the period required for the interrupt sequence.

Figure 11.6 **Interrupt Response Time**

Period (a) varies depending on the instruction being executed. Instructions, such as LDCTX and STCTX in which registers are sequentially saved/restored into/from the stack, require the longest time. For example, the STCTX instruction requires at least 30 cycles for ten registers to be saved. It requires more time if the WAIT instruction is in the stack.

Period (b) is listed in Table 11.7.

Notes:

- The interrupt vectors should be aligned in addresses in multiples of 4 of internal ROM. The fast $1.$ interrupt is independent of this condition.
- 2. α is the number of waits to access SFR minus 2.

11.6.6 **IPL After Interrupt Request Acceptance**

When a peripheral interrupt request is accepted, the interrupt request level is set in the IPL (processor interrupt priority level).

Software interrupts and special interrupts have no interrupt request level. For these interrupt requests, if accepted, the value shown in Table 11.8 is set in the IPL as interrupt request level.

Table 11.8 Interrupts without Interrupt Request Level and IPL

11.6.7 **Register Saving**

In the interrupt sequence, the flag register (FLG) and program counter (PC) values are saved to the stack, in that order. Figure 11.7 shows the stack status before and after an interrupt request is accepted.

In the fast interrupt sequence, the flag register (FLG) and program counter (PC) values are saved to the save flag register (SVF) and save PC register (SVP), respectively.

If there are any other registers to be saved to the stack, save them at the beginning of the interrupt handler. A single PUSHM instruction saves all registers except the frame base register (FB) and stack pointer (SP).

Figure 11.7 Stack Status Before and After an interrupt Request is Accepted

11.7 **Register Restoring from Interrupt Handler**

When the REIT instruction is executed at the end of the interrupt handler, the saved values of the flag register (FLG) and the program counter (PC) are restored from the stack, and the program resumes the operation that has been interrupted. In the fast interrupt, execute the FREIT instruction to restore them from the save registers, instead.

To restore the values of registers, which are saved by software in the interrupt handler, use an instruction such as POPM before the REIT or FREIT instruction.

If the register bank is switched in the interrupt handler, the bank is automatically switched back to the original register bank by the REIT or FREIT instruction.

11.8 **Interrupt Priority**

If two or more interrupt requests are detected at an interrupt request sampling point, the interrupt request with higher priority is accepted.

For maskable interrupts (peripheral interrupts), the interrupt request level select bits (bits ILVL2 to ILVL0) select a request level. If there are more than two interrupts with the same level, they are accepted according to their relative priority predetermined by the hardware.

The priorities of the reset and special interrupts, such as the watchdog timer interrupt, are determined by the hardware. Note that the reset has the highest priority. The following is the priority order of hardware interrupts:

> Watchdog timer $Reset > Oscillator stop detection > NMI > Peripherals$ Low voltage detection

Software interrupts are not governed by priority. They always cause execution to jump to the interrupt handler whenever the relevant instruction is executed.

11.9 **Priority Resolver**

The priority resolver determines which interrupt request has a higher priority if two or more interrupt requests are detected at a sampling point.

Figure 11.8 shows the priority resolver.

Figure 11.8 Priority Resolver

11.10 External Interrupt

An external interrupt is generated by an external input applied to the \overline{INT} pin ($i = 0$ to 8). The LVS bit in the INTIIC register selects whether an interrupt is triggered by the effective edge(s) (edge sensitive), or by the effective level (level sensitive) of the input signal. The polarity of the input signal is selected by the POL bit in the same register.

When using edge-triggered interrupts, setting the IFSR0j bit in the IFSR0 register to 1 (both edges) causes interrupt requests to be generated on both rising and falling edges of the external input applied to the \overline{INT} pin ($i = 0$ to 5). This also applies to setting the IFSR1n bit ($n = m - 6$) in the IFSR1 register to 1 (both edges) for the \overline{INTm} pin ($m = 6$ to 8). When the IFSR0i bit or the IFSR1n bit is set to 1, the POL bit in the corresponding register should be set to 0 (falling edge).

When using level-triggered interrupts, set the IFSR0j or IFSR1n to 0 (one edge). When an effective level, which is selected by the POL bit, is detected on the INTi pin, the IR bit in the INTiIC register becomes 1. The IR bit remains unchanged until the INTi interrupt is accepted, or it is set to 0 by a program, even if the signal level at the INTi pin changes.

Figure 11.9 and Figure 11.10 show registers IFSR0 and IFSR1, respectively.

Note:

1. This bit should be set to 0 to select the level sensitive input as trigger. To set this bit to 1, the POL bit in the corresponding INTilC register ($i = 0$ to 5) should be set to 0 (falling edge).

Figure 11.9 IFSR0 Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol IFSR1	Address 4406Dh	Reset Value X0XX X000b	
	Bit Symbol	Bit Name	Function	RW
	IFSR ₁₀	INT6 Pin Polarity Select Bit (1)	0: One edge 1: Both edges	RW
	IFSR11	INT7 Pin Polarity Select Bit (1)	0: One edge 1: Both edges	RW
	IFSR12	INT8 Pin Polarity Select Bit (1)	0: One edge 1: Both edges	RW
	$(b5-b3)$	No register bits; should be written with 0 and read as undefined value		
	IFSR ₁₆	UART5/UART6 Interrupt Source Select Bit	0: Bus collision, start condition detection, stop condition detection in UART5 1: Bus collision, start condition detection, stop condition detection in UART6	RW
	(b7)	No register bit; should be written with 0 and read as undefined value		

Figure 11.10 IFSR1 Register

11.11 NMI

The NMI (Non Maskable Interrupt) occurs when an input signal at the NMI pin switches from high to low. This non maskable interrupt is disabled after a reset. To enable this interrupt, the PM24 bit in the PM2 register should be set to 1 after setting the interrupt stack pointer (ISP) at the beginning of the program. The NMI pin shares a pin with the port P8_5, which enables the P8_5 bit in the P8 register to indicate the input level at the NMI pin.

Note:

1. When not using the NMI, hold 0 as reset value of the PM24 bit in the PM2 register.

11.12 Key Input Interrupt

The key input interrupt is enabled by setting ports P10_4 to P10_7 as input ports.

The interrupt request is generated if any of the signals applied to ports P10 4 to P10 7 switches from high to low. This interrupt also functions as key wake-up to exit wait or stop mode. Figure 11.11 shows a block diagram of the key input interrupt. If any of the ports is held low, signals applied to other ports are not detected as interrupt request signals.

To use the key input interrupt, every register from P10 4S to P10 7S should be set to 00h (I/O port) and bits PD10_4 to PD10_7 should be set to 0 (input). This is the only setting available for the key input interrupt.

Figure 11.11 Key Input Interrupt

11.13 Intelligent I/O Interrupt

The intelligent I/O interrupt is assigned to software interrupt numbers from 44 to 55.

Figure 11.12 shows a block diagram of the intelligent I/O interrupt. Figure 11.13 and Figure 11.14 show registers IIOiIR and IIOiIE ($i = 0$ to 11), respectively.

To use the intelligent I/O interrupt, the IRLT bit in the IIOiIE register should be set to 1 (interrupt requests used for interrupt).

The intelligent I/O interrupt contains various request sources. When an interrupt request is generated with an intelligent I/O function, the corresponding bit in the IIOiIR register becomes 1 (interrupts requested). If the corresponding bit in the IIOiIE register is set to 1 (interrupt enabled), the IR bit in the corresponding IIOIIC register changes to 1 (interrupts requested).

After the IR bit setting changes from 0 to 1, this bit remains unchanged if a bit in the IIOiIR register is set to 1 by another interrupt request source and the corresponding bit in the IIOiIE register is set to 1.

Bits in the IIOiIR register are not set to 0 automatically even if an interrupt is accepted. They should be set to 0 by either the AND or BCLR instruction. Note that every generated interrupt request is ignored until these bit are set to 0.

To use the intelligent I/O interrupt to activate DMAC II, the IRLT bit in the IIOiIE register should be set to 0 (interrupt requests used for DMA or DMA II) and the bit for interrupt source to be used in the IIOiE register should be set to 1 (interrupt enabled).

Figure 11.12 Intelligent I/O Interrupt Block Diagram (i = 0 to 11)

Figure 11.13 Registers IIO0IR to IIO11IR

Figure 11.14 Registers IIO0IE to IIO11IE

11.14 Notes on Interrupts

11.14.1 ISP Setting

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

For the use of NMI, in particular, since this interrupt cannot be disabled, the PM24 bit in the PM2 register should be set to 1 (NMI enabled) after the ISP is set at the beginning of program.

11.14.2 NMI

- . The NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only for the use of NMI.
- . When the PM24 bit in the PM2 register is set to 1 (NMI enabled), the P8 5 bit in the P8 register is enabled just for monitoring the NMI pin state. It is not enabled as a general port.

11.14.3 External Interrupt

- The input signal to the $\overline{\text{INT}}$ pin ($i = 0$ to 8) requires the pulse width specified by the electrical characteristics. If a pulse width is narrower than the specification, the external interrupt may not be accepted.
- When the effective level and/or edge of $\overline{\text{INTi}}$ pin (i = 0 to 8) are/is changed by the following bits: bits POL and/or LVS in the INTilC register, the IFSR0i bit $(i = 0 to 5)$ in the IFSR0 register, and/or the IFSR1 bit ($i = i - 6$; $i = 6$ to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTIIC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then set bits ILVL2 to ILVL0.
- The interrupt input signals to pins INT6 to INT8 are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register ($i = 0$ to 8), IFSR0i bit ($i = 0$ to 5) in the IFSR0 register, and the IFSR1 j bit ($i = i - 6$; $i = 6$ to 8) in the IFSR1 register.

12. Watchdog Timer

The watchdog timer monitors program executions and detects defective programs. The 15-bit watchdog counter counts downward with the cycle which is the peripheral bus clock frequency divided by the prescaler.

When the watchdog timer underflows, the CM06 bit in CM0 register selects either a watchdog timer interrupt request or a reset. Once the CM06 bit is set to 1 (reset), it cannot be changed to 0 (watchdog timer interrupt) by a program. Only after a reset, it can be set to 0.

The watchdog timer contains a prescaler which is the peripheral bus clock divided by 16 or 128. The divide ratio is selected by setting the WDC7 bit in the WDC register.

The watchdog timer is stopped in wait mode, stop mode, or when the HOLD is driven low. It resumes counting from the value held when the mode or state is exited.

The general formula to calculate a watchdog timer period is:

Watchdog timer period = $\frac{\text{Prescale r} \text{ divider factor (16 or 128)} \times 32768}{\text{Peripheral bus clock frequency}}$

For example, when the peripheral bus clock is 1/2 of 50 MHz-CPU clock and the prescaler has a divide-by-16 operation, the watchdog timer period is approximately 21 ms. Note that marginal errors within one prescaler output cycle may occur in the watchdog timer period.

The watchdog timer is initialized when a write to the WDTS register is performed or when a watchdog timer interrupt request is generated. The prescaler is initialized only when the MCU is reset. After a reset, both the watchdog timer and the prescaler are stopped. They start counting when a write to the WDTS register is performed.

Figure 12.1 shows a block diagram of the watchdog timer. Figure 12.2 and Figure 12.3 show registers associated with the watchdog timer.

Figure 12.2 WDC Register

Figure 12.3 WDTS Register

13. DMAC

Direct Memory Access (DMA) is a system that can control data transfer without using the CPU.

The R32C/100 Series' four channel DMA controller (DMAC) transmits 8-bit (byte), 16-bit (word), or 32-bit (long word) data in cycle-steal mode from a source address to a destination address every time a transfer request is generated.

The DMAC, which shares a data bus with the CPU, has a higher bus access priority than the CPU. This allows the DMAC to perform fast data transfer when a transfer request is generated.

Figure 13.1 shows a map of the CPU-internal registers associated with DMAC. Table 13.1 lists DMAC specifications. Figure 13.2 to Figure 13.10 show registers associated with DMAC. Since the registers shown in Figure 13.1 are allocated in the CPU, the LDC or STC instruction should be used to write to the registers.

DMAC-associated Registers DMD₀ DMA0 mode register DMD₁ DMA1 mode register DMD₂ DMA2 mode register DMD₃ DMA3 mode register \overline{DCTO} DMA0 terminal count register DMA1 terminal count register DCT₁ DCT₂ DMA2 terminal count register DCT3 DMA3 terminal count register DCR₀ DMA0 terminal count reload register (1) DCR1 DMA1 terminal count reload register (1) $DCR2$ DMA2 terminal count reload register (1) $DCR3$ DMA3 terminal count reload register (1) $DSA0$ DMA0 source address register DSA1 DMA1 source address register DSA₂ DMA2 source address register DSA3 DMA3 source address register DSR₀ DMA0 source address reload register (1) DSR₁ DMA1 source address reload register (1) DSR₂ DMA2 source address reload register (1) DSR₃ DMA3 source address reload register (1) DDA0 DMA0 destination address register DDA1 DMA1 destination address register DDA₂ DMA2 destination address register DDA3 DMA3 destination address register DDR₀ DMA0 destination address reload register (1) DDR₁ DMA1 destination address reload register (1) DDR₂ DMA2 destination address reload register (1) DDR₃ DMA3 destination address reload register (1) Note:

1. Registers are used for repeat transfer, not for single transfer.

Figure 13.1 CPU-internal Registers for DMAC

Table 13.1 DMAC Specifications

Note:

1. DMA transfer does not affect each interrupt.

The DMA transfer request is available by two different sources: software and hardware. More concretely, they are a write access to the DSR bit in the DMiSL2 register ($i = 0$ to 3) and an interrupt request output from a function specified in bits DSEL4 to DSEL0 in the DMiSL register, and in bits DSEL24 to DSEL20 in the DMiSL2 register. Unlike interrupt requests, the DMA transfer request is not affected by the I flag nor the interrupt control register. Therefore this request can be accepted even when any interrupt request cannot be because of "interrupt disabled". Since the DMA transfer does not affect any interrupt, either, the IR bit in the interrupt control register is not changed by the DMA transfer.

Figure 13.2 Registers DM0SL to DM3SL

Figure 13.3 Registers DM0SL2 to DM3SL2

Table 13.2 DMiSL Register (i = 0 to 3) Functions

Notes:

- 1. The falling edge and both edges of signals applied to the $\overline{\text{INTi}}$ pin (i = 0 to 3) cause a DMA request generation. The external interrupts (bits POL and LVS in the INTilC register and the IFSR0 register) are not affected by these DMA request sources, and vice versa.
- 2. When the INT3 pin is used for data bus in memory expansion mode or microprocessor mode, it cannot be used for a signal input of DMA3 request source.
- 3. Registers UiSMR and UiSMR2 ($i = 0$ to 6) are used to switch between the UARTi receive interrupt and ACK interrupt.
- 4. Select an interrupt source either of UART2 or I²C-bus interface by using the I2CEN bit in the I2CMR register.

Table 13.3 DMiSL2 Register (i = 0 to 3) Functions

Note:

1. The falling edge and both edges of signals applied to the $\overline{\text{INTi}}$ pin (i = 6 to 8) cause a DMA request generation. The external interrupts (bits POL and LVS in the INTilC register and the IFSR1 register) are not affected by these DMA request sources, and vice versa.

Notes:

1. The LDC instruction should be used to write to this register.

2. This bit should be set after all other DMAC-associated registers are set.

3. Set bits MDi1 and MDi0 to 00b before rewriting these bits.

Figure 13.5 Registers DCT0 to DCT3

Figure 13.6 Registers DCR0 to DCR3

Figure 13.7 Registers DSA0 to DSA3

Figure 13.8 **Registers DSR0 to DSR3**

Figure 13.9 Registers DDA0 to DDA3

Figure 13.10 Registers DDR0 to DDR3

13.1 **Transfer Cycle**

The transfer cycle is composed of bus cycles to read data from memory or SFR (source read) and to write data to destination address (destination write).

The read and write bus cycles vary with the setting of registers DSAi ($i = 0$ to 3) and DDAi, the width of data bus connected to the relevant device and bus timing.

$13.1.1$ **Effect of Transfer Address and Data Bus Width**

Table 13.4 lists the incremental bus cycles caused by transfer address alignment or data bus width.

Transfer Data Data Bus Transfer Bus Cycles to be **Bus Cycles Generated Unit** Width **Address** Incremented 8-bit transfer 8 to 64 bits $\overline{0}$ n $[n]$ 8 bits $+1$ $[n] - [n + 1]$ n $\overline{0}$ $2n$ $[2n]$ 16 bits $2n + 1$ $+1$ $[2n + 1] - [2n + 2]$ $[4n]$ $4n$ Ω $4n + 1$ $\overline{0}$ $[4n + 1]$ 32 bits $4n + 2$ $\overline{0}$ $[4n + 2]$ $4n + 3$ $+1$ $[4n + 3] - [4n + 4]$ 16-hit transfer \overline{Rn} $\overline{0}$ $\overline{[8n]}$ $8n + 1$ Ω $[8n + 1]$ $8n + 2$ $\overline{0}$ $[8n + 2]$ $8n + 3$ $\overline{0}$ $[8n + 3]$ 64 bits $8n + 4$ $\overline{0}$ $[8n + 4]$ $8n + 5$ $\overline{0}$ $[8n + 5]$ $\overline{0}$ $8n + 6$ $[8n + 6]$ $8n + 7$ $+1$ $[8n + 7] - [8n + 8]$ $[n] - [n + 1] - [n + 2] - [n + 3]$ 8 bits $+3$ \overline{p} $4n$ $+1$ $[4n] - [4n + 2]$ $4n + 1$ $[4n + 1] - [4n + 2] - [4n + 4]$ $+2$ 16 bits $4n + 2$ $[4n + 2] - [4n + 4]$ $+1$ $4n + 3$ $+2$ $[4n + 3] - [4n + 4] - [4n + 6]$ $4n$ $\overline{0}$ $[4n]$ $4n + 1$ $[4n + 1] - [4n + 4]$ $+1$ 32 bits $4n + 2$ $+1$ $[4n + 2] - [4n + 4]$ $4n + 3$ 32-bit transfer $+1$ $[4n + 3] - [4n + 4]$ 8n $\mathbf 0$ $[8n]$ $8n + 1$ $\overline{0}$ $[8n + 1]$ $8n + 2$ $\overline{0}$ $[8n + 2]$ $8n + 3$ $\overline{0}$ $[8n + 3]$ 64 bits $8n + 4$ $\overline{0}$ $[8n + 4]$ $8n + 5$ $+1$ $[8n + 5] - [8n + 8]$ $8n + 6$ $[8n + 6] - [8n + 8]$ $+1$ $\overline{[8n + 7]} - [8n + 8]$ $8n + 7$ $+1$

Table 13.4 Incremental Bus Cycles Caused by Transfer Address and Data Bus Width

$13.1.2$ **Effect of Bus Timing**

In the R32C/100 Series, each device has its own bus addresses assigned. The bus width and bus timing vary with each device. Table 13.5 lists the bus width and access cycles for each device.

Notes:

- 1. Reserved spaces are included.
- 2. Access cycles are based on each bus clock.
- 3. An access to the same page as the previous time requires two cycles. Otherwise, three cycles are required.
- 4. If write cycles are generated sequentially, each write cycle except the initial one has two access cycles. A read cycle just after a write cycle has also two access cycles.
- 5. If SFR is sequentially accessed, each access except the initial one has additional one base clock cvcle.
- 6. One or less access cycle may be added depending on the phase of peripheral bus clock.

Figure 13.11 shows an example of source-read bus cycles in a transfer cycle. In this figure, the number of source-read bus cycle is shown under different conditions, provided that the destination address is in an internal RAM with one bus cycle of destination-write. In real operation, the transfer cycles change according to conditions for destination-write bus cycles as well as for source-read bus cycles. To calculate a transfer cycle, therefore, respective conditions should be applied to both destination-write bus cycle and source-read bus cycle. In (2) of Figure 13.11, for example, if the destination-write bus cycle is generated twice, both bus cycles are two, respectively.

Effect of RDY Signal $13.1.3$

In memory expansion mode or microprocessor mode, the RDY signal affects a bus cycle in an external space. Refer to 9.3.7 "RDY Signal" for details.

Figure 13.11 Source-read Bus Cycles in a Transfer Cycle

13.2 **DMA Transfer Cycle**

The DMA transfer cycles are calculated as follows:

```
Number of a transfer cycles = Source-read bus cycles \times j + Destination-write bus cycles \times k + 1
where:
```
 $i =$ access cycles for read,

 $k =$ access cycles for write (refer to Table 13.5)

Each bus cycle, source-read, and destination-write basically requires one or more cycles. In addition, more cycles may be required depending on the transfer address. Refer to Table 13.4 for required bus cycles.

"+1" in the formula above means a cycle required to decrement the value of DCTi register ($i = 0$ to 3).

The following are calculation examples:

To transfer 32-bit data from the address 400h of the RAM to the address 800h of the RAM.

Number of the transfer cycles =
$$
1 \times 1 + 1 \times 1 + 1
$$

$$
= 3
$$

Thus, there are three cycles.

To transfer 16-bit data from the AD00 register at address 380h to registers P1 and P0 at addresses 3C1h and 3C0h, respectively, with the peripheral bus clock (= 1/2 CPU clock),

Number of the transfer cycles = $1 \times 2 \times 2 + 1 \times 2 \times 2 + 1$

$$
= 9
$$

Thus, there are nine cycles.

Channel Priority and DMA Transfer Timing 13.3

When multiple DMA transfer requests are generated in the same sampling period, between the falling edge of the CPU clock and the next falling edge, these requests are simultaneously input into the DMAC. Channel priority in this case is: DMA0 > DMA1 > DMA2 > DMA3.

Figure 13.12 shows an example of the DMA transfer by external source, specifically when a DMA0 request and a DMA1 request are simultaneously generated. The DMA0 request having higher priority is received first to start a transfer. After one DMA0 transfer is completed, the bus privilege is returned to the CPU. When the CPU has completed one bus access, the DMA1 transfer starts. After one DMA1 transfer is completed, the privilege is again returned to the CPU.

DMA transfer requests cannot be counted up. The transfer occurs only once even when an INTi interrupt is generated more than once before receiving the bus privilege, as the DMA1 shown in Figure 13.12.

Figure 13.12 DMA Transfer by External Source

13.4 Notes on DMAC

13.4.1 **DMAC-associated Register Settings**

- Set the DMAC-associated registers while bits MDi1 and MDi0 (i = 0 to 3) in the DMDi register are 00b (DMA transfer disabled). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure is also applied to rewriting bits UDAi. USAi, and BWi1 and BWi0 in the DMDi register.
- . In case the DMAC-associated registers are to be rewritten while DMA transfer is enabled, disable the peripheral function as DMA request source so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- . Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- . Wait six or more peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer) after setting registers DMiSL and DMiSL2.

13.4.2 **Read from DMAC-associated Registers**

• To sequentially read respective registers DMiSL and DMiSL2, follow the reading order as below: DM0SL, DM1SL, DM2SL, and DM3SL DM0SL2, DM1SL2, DM2SL2, and DM3SL2

14. DMAC II

DMAC II is activated by an interrupt request from any peripheral function, and performs data transfer without a CPU instruction. Transfer sources can be selected from memory, immediate data, memory + memory, and immediate data + memory.

Table 14.1 lists specifications of DMAC II.

Note:

1. When 16-bit data is transferred to destination address at FFFFFFFFh, it is transferred to 00000000h as well as FFFFFFFFh. The same transfer is performed when the source address is FFFFFFFh.

14.1 **DMAC II Settings**

To activate DMAC II, set up the following items:

- Registers RIPL1 and RIPL2
- DMAC II index
- The interrupt control register of the peripheral function triggering DMAC II
- The relocatable vector of the peripheral function triggering DMAC II
- \bullet IIRLT bit in the IIOiIE register ($i = 0$ to 11) if the intelligent I/O interrupt is used. Refer to 11. "Interrupts" for details on the IIOilE register.

$14.1.1$ **Registers RIPL1 and RIPL2**

When the DMAII bits in both the RIPL1 and RIPL2 registers are set to 1 (DMA II transfer selected) and the FSIT bits are set to 0 (normal interrupt selected). DMAC II is activated by an interrupt of any peripheral function with bits ILVL2 to ILVL0 in the corresponding interrupt control register set to 111b $(level 7).$

Figure 14.1 shows registers RIPL1 and RIPL2.

1. Registers RIPL1 and RIPL2 should be identically set.

2. The MCU exits wait mode or stop mode if the request level of requested interrupt is higher than the level selected using bits RLVL2 to RLVL0. These bits should be set to the same value as the IPL in the flag register (FLG).

3. When the FSIT bit is set to 1, an interrupt with interrupt request level 7 becomes the fast interrupt. In this case only one interrupt should be set to the interrupt request level 7.

4. Either the FSIT or DMAII bit should be set to 1. Simultaneous use of the fast interrupt and the DMAC II is not available

5. Bits ILVL2 to ILVL0 in the interrupt control register should be set after the DMAII bit is set. The DMA II transfer is not affected by the I flag or the IPL.

$14.1.2$ **DMAC II Index**

The DMAC II index is a data table of 12 to 60 bytes. It stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated. destination address, chained transfer base address, and DMA II transfer complete interrupt vector address.

This DMAC II index should be located on the RAM.

Figure 14.2 shows a configuration of the DMAC II index and Table 14.2 lists a configuration example of the DMAC II index.

Figure 14.2 **DMAC II Index**

The following are the details on the DMAC II index. These parameters should be aligned in the specified order listed in Table 14.2 according to the transfer mode to be performed.

• Transfer mode (MOD)

2-byte data is required to set transfer mode. Figure 14.3 shows a configuration for transfer mode.

- Transfer counter (COUNT) 2-byte data is required to set the transfers to be performed.
- Source address (SADR)

4-byte data is required to set a source address in a memory or an immediate data. However, the two upper bytes of immediate data are ignored.

- Operation address (OADR) 4-byte data is required to set an address in a memory to be calculated. This data setting is required only for the calculation transfer.
- Destination address (DADR) 4-byte data is required to set a destination address in a memory.
- Chained transfer base address (CADR) 4-byte data is required to set BASE, the starting address of the DMAC II index for the next transfer. This data setting is required only for the chained transfer.
- DMA II transfer complete interrupt vector address (IADR) 4-byte data is required to set a jump address for the DMA II transfer complete interrupt handler. This data setting is required only for the DMA II transfer complete interrupt.

The symbols above are hereinafter used in place of their respective parameters.

Table 14.2 DMAC II Index Configuration

Transfer Mode (MOD)⁽¹⁾ When multiple transfer is not selected (MULT = 0)

When multiple transfer is selected (MULT = 1)

Figure 14.3 MOD

Interrupt Control Register of the Peripheral Function $14.1.3$

Set bits ILVL2 to ILVL0 in the interrupt control register for the peripheral interrupt triggering DMAC II to 111b (level 7).

$14.1.4$ **Relocatable Vector Table of the Peripheral Function**

Set the starting address of the DMAC II index to the interrupt vector for the peripheral interrupt triggering DMAC II.

To use the chained transfer, locate the relocatable vector table on the RAM.

$14.1.5$ IRLT Bit in the IIOIIE Register ($i = 0$ to 11)

To use the intelligent I/O interrupt as a trigger for DMAC II, set the IRLT bit in the corresponding IIOilE register to 0 (interrupt request for DMA or DMA II used).

14.2 **DMAC II Performance**

To perform a DMA II transfer, the DMAII bits in registers RIPL1 and RIPL2 should be set to 1 (interrupt request level 7 used for DMA II transfer). Any peripheral interrupts with bits ILVL2 to ILVL0 set to 111b (level 7) can be a request source to activate DMAC II. These peripheral interrupt requests are available only for DMA II transfer, that is, they cannot be used for CPU.

When an interrupt request is generated with interrupt request level 7, DMAC II is activated irrespective of the state of I flag or IPL.

When a peripheral interrupt request triggering DMAC II and a higher-priority request such as watchdog timer interrupt, low voltage detection interrupt, oscillator stop detection interrupt, and NMI are simultaneously generated, the higher-priority interrupt is accepted prior to the DMA II transfer, and the DMA II transfer starts after the higher-priority interrupt sequence.

14.3 **Transfer Types**

DMAC II transfers three types of 8-bit or 16-bit data as follows:

- Memory-to-memory transfer: Data is transferred from a given memory location in a 64-Mbyte space (addresses 00000000h to 01FFFFFFh and FE000000h to
	- FFFFFFFFh) to another given memory location in the same space.

· Immediate data transfer: Immediate data is transferred to a given memory location in a 64-Mbyte space.

• Calculation transfer: Two data are added together and the result is transferred to a given memory location in a 64-Kbyte space.

When 16-bit data is transferred to DADR at FFFFFFFFh, it is transferred to 00000000h as well as FFFFFFFFh. The same transfer is performed when SADR is FFFFFFFFh.

$14.3.1$ **Memory-to-memory Transfer**

Data transfer between any two memory locations can be:

- A transfer from a constant address to another constant address
- A transfer from a constant address to an address range in memory
- A transfer from an address range in memory to a constant address
- A transfer from an address range in memory to another address range in memory

When increment addressing mode is selected, SADR and DADR increment by one in a 8-bit transfer and by two in a 16-bit transfer after a data transfer for the next transfer. When SADR or DADR exceeds FFFFFFFFh as a result of address incrementation, it returns to 00000000h. Likewise, when SADR or DADR exceeds 01FFFFFFh, it must become 02000000h, but an actual transfer is performed for FE000000h.

$14.3.2$ **Immediate Data Transfer**

DMAC II transfers immediate data to any memory location. Both incrementing or non-incrementing addressing modes are available for destination address. Store the immediate data to be transferred into SADR. To transfer 8-bit immediate data, set the data to the one lower byte of SADR. For 16-bit immediate data, set the data to the two lower bytes. The three upper bytes or the two upper bytes of respective case are ignored.

$14.3.3$ **Calculation Transfer**

After two memory data or an immediate data and memory data are added together, DMAC II transfers calculated result to any memory location. Set one address to be calculated or an immediate data to SADR and set the other address to be calculated to OADR. Both incrementing or non-incrementing addressing modes are available for source and destination addresses in case of a data in memory + a data in memory calculation transfer. If the source addressing is incrementing mode, the operation addressing should be also incrementing. In case of an immediate data + a data in memory calculation transfer, the addressing mode is selectable only for destination address.

14.4 **Transfer Modes**

DMAC II provides three types of basic transfer modes: single transfer, burst transfer, and multiple transfer. COUNT determines the number of transfers to be performed. No transfer is performed when COUNT is set to 0000h

$14.4.1$ **Single Transfer**

Set the BRST bit in the MOD to 0.

One data transfer is performed by one transfer request.

When incrementing addressing mode is selected for the source and/or destination address, the address(es) increment(s) after a data transfer for the next transfer.

COUNT is decremented every time a data transfer is performed. When COUNT reaches 0000h, the DMA II transfer complete interrupt request is generated if the INTE bit in the MOD is 1 (the DMA II transfer complete interrupt used).

14.4.2 **Burst Transfer**

Set the BRST bit in the MOD to 1.

DMAC II continuously transfers data for the number of times determined by COUNT by one transfer request. COUNT is decremented every time a data transfer is performed. When COUNT reaches 0000h, the burst transfer is completed. The DMA II transfer complete interrupt request is generated if the INTE bit is 1 (the DMA II transfer complete interrupt used).

No interrupt is accepted during burst transfer being performed.

$14.4.3$ **Multiple Transfer**

Set the MULT bit in the MOD to 1.

Multiple memory-to-memory transfers are performed from different source addresses to different destination addresses by one transfer request.

Bits CNT2 to CNT0 in the MOD select the number of transfers to be performed from 001b (once) to 111b (seven times). These bits should not be set to 000b.

Allocate required number of SDARs and DADRs alternately following MOD and COUNT.

When the multiple transfer is selected, the following transfer functions are not available: the calculation transfer, burst transfer, chained transfer, and DMA II transfer complete interrupt.

14.5 **Chained Transfer**

The chained transfer is available when the CHAIN bit in the MOD is set to 1.

- The chained transfer is performed as follows:
	- (1) When a transfer request is generated, a data transfer is performed according to DMAC II index specified by the corresponding interrupt vector. Either single transfer (the BRST bit in the MOD is 0) or burst transfer (the BRST bit is 1) is performed according to the BRST bit setting.
	- (2) When COUNT reaches 0000h, the value in the interrupt vector in (1) above is overwritten with the value in CADR. Simultaneously, the DMA II transfer complete interrupt is generated when the INTE bit in the MOD is 1.
	- (3) When the next DMA II transfer request is generated, the data transfer is performed according to DMAC II index specified by the peripheral interrupt vector in (2) above.

Figure 14.4 shows the relocatable vector and DMAC II index in chained transfer. To use the chained transfer, the relocatable vector table should be located on the RAM.

Figure 14.4 Relocatable Vector and DMAC II Index in Chained Transfer

14.6 **DMA II Transfer Complete Interrupt**

The DMA II transfer complete interrupt is available when the INTE bit in the MOD is set to1. The starting address of the DMA II transfer complete interrupt handler should be set to IADR. The interrupt is generated when COUNT reaches 0000h.

The initial instruction of the interrupt handler is executed in the eighth cycle after a DMA II transfer is completed.

14.7 **Execution Time**

DMAC II execution cycle is calculated by the following equations:

Other than multiple transfer: $t = 6 + (26 + a + b + c + d) \times m + (4 + e) \times n$ cycles Multiple transfer: $t = 21 + (11 + b + c) \times k$ cycles

- a: if IMM = 0 (transfer source is immediate data), $a = 0$; if IMM = 1 (transfer source is memory), $a = -1$
- b: if UPDS = 1 (source addressing is incrementing), $b = 0$; if UPDS = 0 (source addressing is non-incrementing), $b = 1$
- c: if UPDD = 1 (destination addressing is incrementing), $c = 0$; if UPDD = 0 (destination addressing is non-incrementing), $c = 1$
- d: if OPER = 0 (calculation transfer is not selected), $d = 0$; if OPER = 1 (calculation transfer is selected) and UPDS = 0 (source addressing is immediate data or non-incrementing), $d = 7$: if OPER = 1 (calculation transfer is selected) and UPDS = 1 (source addressing is incrementing), $A = R$
- e: if CHAIN = 0 (chained transfer is not selected), $e = 0$; if CHAIN = 1 (chained transfer is selected), $e = 4$
- m: if BRST = 0 (single transfer), $m = 1$;
- if BRST = 1 (burst transfer), $m =$ COUNT
- n: if COUNT = 0001h, $n = 0$; if COUNT= 0002h or more, $n = 1$
- k: The number of transfers to be performed set using bits CNT2 to CNT0

The equations above are approximate. The cycles may vary depending on CPU state, bus wait state and DMAC II index allocation.

When a DMA II transfer complete interrupt (transfer counter $= 2$) is generated with no chained transfer after a memory-to-memory transfer is performed twice with a incremented source address and a non-incremented destination address in single transfer mode $(a = -1, b = 0, c = 1, d = 0, e = 0, m = 1)$ First DMA II transfer $t = 6 + (26 - 1 + 0 + 1 + 0) \times 1 + (4 + 0) \times 1 = 36$ cycles Second DMA II transfer $t = 6 + (26 - 1 + 0 + 1 + 0) \times 1 + (4 + 0) \times 0 = 32$ cycles DMA II transfer request DMA II transfer request Processing the DMA II DMA II transfer DMA II transfer Program Program (first time) (second time) transfer complete interrupt 36 cycles 32 cycles 7 cycles Transfer counter $= 2$ Transfer counter $= 1$ Decrement counting Decrement counting Transfer counter $= 1$ Transfer counter = 0

Figure 14.5 Transfer Cycles

15. Programmable I/O Ports

The programmable I/O ports in each pin package are designated as follows:

100-pin package: 84 ports from P0 to P10 (excluding P8_5 and P9_0 to P9_2), and 144-pin package: 120 ports from P0 to P15 (excluding P8_5 and P14_0 to P14_2).

Each port status, input or output, can be selected using the direction register except P8_5 and P9_1/P14_1 which are input only. The P8 5 bit in the P8 register indicates an NMI input level since the P8 5 shares a pin with the NMI.

Figure 15.1 shows a configuration of programmable I/O ports and Figure 15.2 to Figure 15.4 show a configuration of each input-only port.

Programmable I/O Port Configuration Figure 15.1

Figure 15.2 Input-only Port Configuration (1/3)

Figure 15.3 Input-only Port Configuration (2/3) (in the 100-pin package only)

Figure 15.4 Input-only Port Configuration (3/3) (in the 144-pin package only)

Port Pi Register (Pi register, $i = 0$ to 15) 15.1

A write/read to the Pi register is required to communicate with external devices. This register consists of a port latch to hold output data and a circuit to read pin states. Each bit in the Pi register corresponds to a respective port.

When a programmable I/O port is selected in the output function select register, the value in the port latch as output data and pin states as input data are respectively read.

In memory expansion mode or microprocessor mode, this register cannot control pins being used as the bus control pins (A0 to A23, D0 to D31, CS0 to CS3, WR/WR0, BC0, BC1/WR1, BC2/WR2, BC3/WR3, RD, CLKOUT/BCLK, HLDA, HOLD, ALE, and RDY).

Figure 15.5 shows the Pi register.

Notes:

1. In memory expansion mode or microprocessor mode, the PDi register cannot control pins being used as bus control pins (A0 to A23, D0 to D31, CS0 to CS3, WR/WR0, BC0, BC1/WR1, BC2/WR2, BC3/WR3, RD, CLKOUT/BCLK, HLDA, HOLD, ALE, and RDY).

2. Registers P11 to P15 are available in the 144-pin package only.

3. The P8_5 bit in the P8 register, the P9_1 bit in the P9 register (in the 100-pin package), and the P14_1 bit in the P14 register (in the 144-pin package) are read only.

4. Bits P9_0 and P9_2 in the P9 register (in the 100-pin package) and bits P14_0 and P14_2 in the P14 register (in the 144-pin package) are reserved. These bits should be written with 0 and read as undefined values.

5. Bits P11_5 to P11_7 in the P11 register and the P14_7 bit in the P14 register are unavailable on this MCU. These bits should be written with 0 and read as undefined values.

16. Timers

This MCU has eleven 16-bit timers which are divided into two groups according to functions: five timer As and six timer Bs. Each timer functions individually. The count source of each timer provides the clock for timer operations including counting, reloading and so on.

Figure 16.1 and Figure 16.2 show the configuration of the timers A and B, respectively.

Figure 16.1 Timer A Configuration

Figure 16.2 Timer B Configuration

16.1 **Timer A**

Figure 16.3 shows a block diagram of the timer A and Figure 16.4 to Figure 16.10 show registers associated with the timer A.

The timer A supports four modes shown as below. Timers A0 to A4 in any mode other than the event counter mode have the same function. A mode is selected using bits TMOD1 and TMOD0 in the TAiMR register ($i = 0$ to 4).

• Timer mode:

The timer counts an internal count source

- · Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers
- One-shot timer mode: The timer outputs one valid pulse before the counter reaches 0000h
- . Pulse-width modulation mode: The timer sequentially outputs pulses of given width

Figure 16.3 Timer A Block Diagram

Figure 16.4 Registers TA0 to TA4

į

Timer Ai Mode Register $(i = 0 to 4)$				
b7 b6 b5 b4 b3 b2 b1 b0 0	Symbol TA0MR to TA4MR	Address	0356h, 0357h, 0358h, 0359h, 035Ah	Reset Value 0000 0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD ₀		b1 b0 $0.0:$ Timer mode 0 1 : Event counter mode	RW
	TMOD1	Operating Mode Select Bit	1 0 : One-shot timer mode 1 1 : Pulse-width modulation mode	RW
	(b2)	Reserved	Should be written with 0	RW
	MR ₁			RW
	MR ₂		Function varies according to the operating mode	RW
	MR ₃			RW
	TCK ₀		Function varies according to the	RW
	τ	Count Source Select Bit	operating mode	$\sum_{i=1}^{n}$

Figure 16.5 Registers TA0MR to TA4MR

TCK1

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Address 0340h		Reset Value 0000 0000b
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₁ S	Timer A1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₂ S	Timer A2 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA3S	Timer A3 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA4S	Timer A4 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₀ S	Timer BO Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₁ S	Timer B1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₂ S	Timer B2 Count Start Bit	0: Stop counter 1: Start counter	RW

Figure 16.6 TABSR Register

 RW

Notes:

1. The MOV instruction should be used to set this register.

2. This bit is enabled when the MR2 bit in the TAiMR register ($i = 0$ to 4) is set to 0 (the UDF register setting is the source of increment/decrement count switching) in event counter mode.

3. This bit should be set to 0 when the two-pulse signal processing is not in use.

Figure 16.7 UDF Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol ONSE	Address 0342h	Reset Value 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	TA0OS	Timer A0 One-shot Start Bit	0: Timer in idle state 1: Start the timer (1)	RW
	TA ₁ O _S	Timer A1 One-shot Start Bit	0: Timer in idle state 1: Start the timer (1)	RW
	TA ₂ O _S	Timer A2 One-shot Start Bit	0: Timer in idle state 1: Start the timer (1)	RW
	TA3OS	Timer A3 One-shot Start Bit	0: Timer in idle state 1: Start the timer (1)	RW
	TA4OS	Timer A4 One-shot Start Bit	0: Timer in idle state 1: Start the timer (1)	RW
	TAZIE	Z-phase Input Enable Bit	0: Z-phase input disabled 1: Z-phase input enabled	RW
	TA0TGL	Timer A0 Event/Trigger	b7 _{b6} 0 0 : Select the input to the TA0IN pin 0 1 : Select the overflow of TB2 (2)	RW
	TA0TGH	Select Bit	1 0 : Select the overflow of TA4 (2) 1 1 : Select the overflow of TA1 (2)	RW

Figure 16.8 ONSF Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRGSR	Address 0343h	Reset Value 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	TA1TGL	Timer A1 Event/Trigger	b1 b0 0 0 : Select the input to the TA1IN pin 0.1 : Select the overflow of TB2 (1)	RW
	TA1TGH	Select Bit	1 0 : Select the overflow of TAO (1) 1 1 : Select the overflow of TA2 (1)	RW
	TA2TGL	Timer A2 Event/Trigger	b2 b3 0 0 : Select the input to the TA2IN pin 0 1 : Select the overflow of TB2 (1)	RW
	TA2TGH	Select Bit	1 0 : Select the overflow of TA1 (1) 1 1 : Select the overflow of TA3 (1)	RW
	TA3TGL	Timer A3 Event/Trigger	h4h5 0 0 : Select the input to the TA3IN pin 0.1 : Select the overflow of TB2 (1)	RW
	TA3TGH	Select Bit	1 0 : Select the overflow of TA2 (1) 1 1 : Select the overflow of TA4 (1)	RW
	TA4TGL	Timer A4 Event/Trigger	b6 b7 0 0 : Select the input to the TA4IN pin 0 1 : Select the overflow of TB2 (1)	RW
	TA4TGH	Select Bit	1 0 : Select the overflow of TA3 (1) 1 1 : Select the overflow of TAO (1)	RW

Figure 16.9 TRGSR Register

Figure 16.10 TCSPR Register

$16.1.1$ **Timer Mode**

In timer mode, the timer counts an internally generated count source. Table 16.1 lists specifications of timer mode. Figure 16.11 shows registers TA0MR to TA4MR in this mode.

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	• Decrement counting
	. If the timer counter underflows, the reload register setting is reloaded into
	the counter to resume counting
Divide ratio	n: TAi register setting value, 0000h to FFFFh $\overline{n+1}$
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)
Count stop condition	The TAiS bit in the TABSR register is set to 0 (count stops)
Interrupt request generating	When the timer counter underflows
timing	
TAIIN pin function	A programmable I/O port or a gate input
TAIOUT pin function	A programmable I/O port or a pulse output
Read from timer	The TAi register indicates a counter value
Write to timer	. While the timer counter is stopped or before the initial count source is
	input after starting to count, the value written to the TAi register is written
	to both reload register and the counter
	. While the timer counter is running, the value written to the TAi register is
	written to the reload register (It is transferred to the counter at the next
	reload timing)
Selectable functions	• Gate function
	Input signal to the TAiIN pin can control to start/stop counting
	• Pulse output function
	The polarity of the TAiOUT pin is inverted whenever the timer counter
	underflows.
	A low is output while the TAiS bit holds 0 (count stops)

Timer Mode Specifications ($i = 0$ to 4) **Table 16.1**

b7 b6 b5 b4 b3 b2 b1 b0 0 0 $\mathbf 0$ 0	Symbol TA0MR to TA4MR	Address	Reset Value 0000 0000b 0356h, 0357h, 0358h, 0359h, 035Ah	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operating Mode Select Bit	b1 b0 $0.0:$ Timer mode	RW
	TMOD1			RW
	(b2)	Reserved	Should be written with 0	RW
	MR ₁	Gate Function Select Bit	b4 b3 $0 \times$: No gate function (1) (TAilN pin functions as programmable I/O port)	RW
	MR ₂		1 0 : Count only while the TAilN pin is held low 1 1 : Count only while the TAilN pin is held high	RW
	MR ₃	Should be written with 0 in timer mode		RW
	TCK ₀	Count Source Select Bit	b7b6 $0.0:$ f1 $0.1:$ f ₈	RW
	TCK ₁		10: f2n $1.1:$ fC32	RW

Figure 16.11 Registers TA0MR to TA4MR in Timer Mode

16.1.2 **Event Counter Mode**

In event counter mode, the timer counts an external signal or an overflow and underflow of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 16.2 lists specification in event count mode and Table 16.3 also list the specification when the timers use two-phase pulse signal processing. Figure 16.12 shows registers TA0MR to TA4MR in this mode.

το 4)	
Item	Specification
Count sources	• External signal applied to the TAiIN pin (valid edge is selectable by a
	program)
	• The overflow or underflow signal of timer B2, timer Aj $(j = i - 1, or j = 4$ if i
	$= 0$, and timer Ak (k = i + 1, or k = 0 if i = 4)
Count operations	. Increment/decrement counting can be switched by an external signal or program
	• If the timer counter underflows or overflows, the reload register setting is
	reloaded into the counter to resume counting. In the free-running count
	operation, the timer counter continues counting without reloading
Divide ratio	• $\frac{1}{\sqrt{FFFh-n+1}}$ for increment counting
	\bullet $\frac{1}{n+1}$ for decrement counting
	n: TAi register setting value, 0000h to FFFFh
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)
Count stop condition	The TAiS bit in the TABSR register is set to 0 (count stops)
Interrupt request generating	When the timer counter overflows or underflows
timing	
TAilN pin function	A programmable I/O port or a count source input
TAiOUT pin function	A programmable I/O port, a pulse output, or an input for increment/ decrement count switching
Read from timer	The TAi register indicates a counter value
Write to timer	. While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both reload register and the counter . While the timer counter is running, the value written to the TAi register is
	written to the reload register (It is transferred to the counter at the next reload timing)
Selectable functions	• Free-running count function
	The reload register setting is not reloaded even if the timer counter
	overflows or underflows
	• Pulse output function
	The polarity of the TAiOUT pin is inverted whenever the timer counter
	overflows or underflows.
	A low is output while the TAiS bit holds 0 (count stops)

Event Counter Mode Specifications (without two-phase pulse signal processing) (i = 0 **Table 16.2** \sim Λ

Event Counter Mode Specifications (with two-phase pulse signal processing on timers **Table 16.3** A2 to A4) $(i = 2 to 4)$

Note:

1. Only the timer A3 is available for any selectable functions. The timer A2 is exclusively for the normal processing operation and the timer A4 is for the quadrupled processing operation, respectively.

Notes:

- 1. Bits TAiTGH and TAiTGL in the ONSF or TRGSR register select the count source in event counter mode.
- 2. This bit setting is enabled only when an external signal is counted.
- 3. The timer decrements the count when the input signal to the TAiOUT pin is held low and increments the count when the signal is held high.
- 4. The TCK1 bit is enabled only in the TA3MR register.
- 5. For two-phase pulse signal processing, the TAJP bit in the UDF register ($j = 2$ to 4) should be set to 1 (twophase pulse signal processing enabled) and bits TAiTGH and TAITGL should be set to 00b (the input to the TAjlN pin).

Figure 16.12 Registers TA0MR to TA4MR in Event Counter Mode

16.1.2.1 **Counter Reset by Two-phase Pulse Signal Processing**

A Z-phase input signal resets the timer counter when a two-phase pulse signal is being processed.

This function can be used under the following conditions: timer A3 event counter mode, two-phase pulse signal processing, free-running count operation type, and quadrupled processing. The Z-phase signal is applied to the INT2 pin.

When the TAZIE bit in the ONSF register is set to 1 (Z-phase input enabled), the reset of timer counter by Z-phase input is enabled. To reset the counter, the TA3 register should be set to 0000h beforehand. A Z-phase signal applied to the $\overline{INT2}$ pin is detected on a edge. The edge polarity is selected using the POL bit in the INT2IC register. The Z-phase signal should be input in order to have a pulse width of one count source cycle for timer A3 or more. Figure 16.13 shows the two-phase pulse (phases A and B) and the Z-phase.

The timer counter is reset at the initial count source input after a Z-phase input is detected. Figure 16.14 shows the counter reset timing.

If the timer A3 overflows or underflows during a reset processing by the Z-phase input, two timer A3 interrupt requests are sequentially generated. To avoid this situation, the timer A3 interrupt request should not be used when this function is in use.

Figure 16.13 Two-phase Pulse (phases A and B) and Z-phase

Figure 16.14 Counter Reset Timing

16.1.3 **One-shot Timer Mode**

In one-shot timer mode, the timer operates only once for each trigger. Table 16.4 lists specifications of one-shot timer mode. Once a trigger occurs, the timer starts and operates for a given period. Figure 16.15 shows registers TA0MR to TA4MR in this mode.

Item	Specification		
Count sources	f1, f8, f2n, or fC32		
Count operations	• Decrement counting		
	. When the timer counter reaches 0000h, it stops running after the reload		
	register setting is reloaded		
	• If a trigger occurs while counting, the reload register setting is reloaded into the counter to continue counting		
Divide ratio	n: TAi register setting value, 0000h to FFFFh $\mathbf{1}$		
	(Note that the timer counter does not run if $n = 0000h$) \boldsymbol{n}		
Count start conditions	The TAIS bit in the TABSR register is set to 1 (count starts) and any of following triggers occurs:		
	• An external trigger applied to the TAiIN pin		
	• The overflow or underflow signal of timer B2, timer Aj ($j = i - 1$, or $j = 4$ if i		
	$= 0$, or timer Ak (k = i + 1, or k = 0 if i = 4)		
	• The TAIOS bit in the ONSF register is set to 1 (the timer started)		
Count stop conditions	• The timer counter reaches 0000h and the reload register setting is		
	reloaded		
	• The TAIS bit in the TABSR register is set to 0 (count stops)		
Interrupt request generating	When the timer counter reaches 0000h		
timing			
TAilN pin function	A programmable I/O port or a trigger input		
TAIOUT pin function	A programmable I/O port or a pulse output		
Read from timer	The TAi register indicates undefined value		
Write to timer	. While the timer counter is stopped or before the initial count source is		
	input after starting to count, the value written to the TAi register is written		
	to both reload register and the counter		
	. While the timer counter is running, the value written to the TAi register is		
	written to the reload register (It is transferred to the counter at the next reload timing)		
Selectable function	• Pulse output function		
	A low is output while the timer counter is not running and a high is output		
	while the timer counter is running		

Table 16.4 One-shot Timer Mode Specifications (i = 0 to 4)

e set to either 0 or 1 when bi (the input to the TAilN pin). This bit can be set to either o or invited bits indicated that \sim and $\$ to the TAilN pin). In \overrightarrow{O} TAi).

Figure 16.15 Registers TAOMR to TA4MR in One-shot Timer Mode

16.1.4 **Pulse-width Modulation Mode**

In pulse-width modulation mode, the timer outputs pulses of given width sequentially. Table 16.5 lists specifications of pulse-width modulation mode. The timer counter functions as either 16-bit or 8-bit pulse-width modulator. Figure 16.16 shows registers TA0MR to TA4MR in this mode. Figure 16.17 and Figure 16.18 respectively show an operation example of 16-bit and 8-bit pulse-width modulators.

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	• Decrement counting (the timer counter functions as an 8-bit or a 16-bit pulse-width modulator)
	• The reload register setting is reloaded on the rising edge of PWM pulse to resume counting
	• The timer is not affected by a trigger that is generated while the counter is running
16-bit PWM	• High level width: $\frac{n}{f_j}$ n: TAi register setting value, 0000h to FFFEh
	fj: Count source frequency
	• Cycle: $\frac{2^{16}-1}{f_j}$ fixed
8-bit PWM	• High level width: $\frac{n \times (m+1)}{f_j}$
	• Cycle: $\frac{(2^8 - 1) \times (m + 1)}{fi}$
	n: TAi register (upper byte) setting value, 00h to FEh
	m: TAi register (lower byte) setting value, 00h to FFh
Count start conditions	. The TAiS bit in the TABSR register is set to 1 (count starts)
	• The TAIS bit is set to 1 and an external trigger applied to the TAIIN pin
	. The TAiS bit is set to 1 and any of following triggers occurs:
	The overflow or underflow signal of timer B2, timer Aj ($j = i - 1$, or $j = 4$ if i
	$= 0$, or timer Ak (k = i + 1, or k = 0 if i = 4)
Count stop condition	The TAiS bit in the TABSR register is set to 0 (count stops)
Interrupt request generating timing	On the falling edge of the PWM pulse
TAilN pin function	A programmable I/O port or a trigger input
TAIOUT pin function	A pulse output
Read from timer	The TAi register indicates undefined value
Write to timer	. While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TAi register is written to both reload register and the counter
	. While the timer counter is running, the value written to the TAi register is written to the reload register (it is transferred to the counter at the next reload timing)

Table 16.5 Pulse-width Modulation Mode Specification ($i = 0$ to 4)

The MR1 bit setting is enabled only when bits TAiTGH and TAiTGL in the TRGSR regi er are set to 00b (input to the TAilN pin). This bit can be set to either 0 or 1 when bits TAiTGH and TAiTGL are set to 01b (the overflow or underflow of TB2), 10b (the overflow or underflow of TAi), or 11b (the overflow or underflow o_f TAi).

Figure 16.16 Registers TA0MR to TA4MR in Pulse-width Modulation Mode

Figure 16.17 16-bit Pulse-width Modulator Operation

Figure 16.18 8-bit Pulse-width Modulator Operation

RENESAS

16.2 **Timer B**

Figure 16.19 shows a block diagram of the timer B and Figure 16.20 to Figure 16.23 show registers associated with the timer B.

The timer B supports three modes shown as below. A mode is selected using bits TMOD1 and TMOD0 in the TBiMR register ($i = 0$ to 5).

- Timer mode: The timer counts an internal count source
- · Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers
- . Pulse period/pulse-width measure mode: The timer measures pulse period or pulse width of an external signal

Figure 16.19 Timer B Block Diagram

2. The TBi register counts an external input pulse or an overflow and underflow of other timers.

Figure 16.20 Registers TB0 to TB5

Figure 16.21 Registers TB0MR to TB5MR

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Address 0340h		Reset Value 0000 0000b
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₁ S	Timer A1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₂ S	Timer A2 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA3S	Timer A3 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA4S	Timer A4 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₀ S	Timer B0 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₁ S	Timer B1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₂ S	Timer B2 Count Start Bit	0: Stop counter 1: Start counter	RW

Figure 16.22 TABSR Register

Figure 16.23 TBSR Register

16.2.1 **Timer Mode**

In timer mode, the timer counts an internally generated count source. Table 16.6 lists specifications of timer mode. Figure 16.24 shows registers TB0MR to TB5MR in this mode.

ltem	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	• Decrement counting
	• If the timer counter underflows, the reload register setting is reloaded into
	the counter to resume counting
Divide ratio	n: TBi register setting value, 0000h to FFFFh $n + 1$
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)
Count stop condition	The TBiS bit in the TABSR or TBSR register is set to 0 (count stops)
Interrupt request generating	When the timer counter underflows
timing	
TBilN pin function	A programmable I/O port
Read from timer	The TBi register indicates a counter value
Write to timer	• While the timer counter is stopped or before the initial count source is input after starting to count, the value written to the TBi register is written to both reload register and the counter
	• While the timer counter is running, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing)

Timer Mode Specifications ($i = 0$ to 5) **Table 16.6**

Figure 16.24 Registers TB0MR to TB5MR in Timer Mode

16.2.2 **Event Counter Mode**

In event counter mode, the timer counts an external signal or an overflow and underflow of other timers. Table 16.7 lists specifications of event counter mode. Figure 16.25 shows the TBiMR register ($i = 0$ to 5) in this mode.

Item	Specification
Count sources	• External signal applied to the TBilN pin (valid edge is selectable among
	the falling edge, the rising edge or the both by a program)
	• The overflow or underflow signal of TBj $(i = i - 1; j = 2$ if $i = 0;$ or $j = 5$ if $i =$
	3)
Count operations	• Decrement counting
	. If the timer counter underflows, the reload register setting is reloaded into
	the counter to resume counting
Divide ratio	n: TBi register setting value, 0000h to FFFFh
	$n + 1$
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)
Count stop condition	The TBiS bit in the TABSR or TBSR register is set to 0 (count stops)
Interrupt request generation	When the timer counter underflows
timing	
TBilN pin function	A programmable I/O port or a count source input
Read from timer	The TBi register indicates a counter value
Write to timer	. While the timer counter is stopped or before the initial count source is
	input after starting to count, the value written to the TBi register is written
	to both reload register and the counter
	. While the timer counter is running, the value written to the TBi register is
	written to the reload register (it is transferred to the counter at the next
	reload timing)

Table 16.7 Event Counter Mode Specifications ($i = 0$ to 5)

b7 b6 b5 b4 b3 b2 b1 b0 $\pmb{0}$ 0 $\mathbf{1}$	Symbol TB0MR to TB2MR TB3MR to TB5MR	Address 035Bh, 035Ch, 035Dh 031Bh, 031Ch, 031Dh	Reset Value 00XX 0000b 00XX 0000b	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	b1 b0 0 1 : Event counter mode	RW	
	TMOD1	Operating Mode Select Bit		RW
	MR ₀	b3 b2 0 0 : Count falling edges 0 1: Count rising edges Count Polarity Select Bit (1) 1 0: Count both edges 1 1 : Do not use this combination	RW	
	MR ₁			RW
		In registers TB0MR and TB3MR; Reserved; should be written with 0		RW
	MR ₂	In registers TB1MR, TB2MR, TB4MR, and TB5MR; No register bit; should be written with 0 and read as undefined value		
	MR ₃	Disabled in event counter mode. Should be written with 0 and read as undefined value		
	TCK0	Disabled in event counter mode. Can be set to 0 or 1		RW
	TCK ₁	Event Clock Select Bit	0: Input signal to the TBiIN pin 1: The overflow or underflow of TBj (2)	RW

Figure 16.25 Registers TB0MR to TB5MR in Event Counter Mode

$16.2.3$ **Pulse Period/Pulse-width Measure Mode**

In pulse period/pulse-width measure mode, the timer measures pulse period or pulse width of an external signal. Table 16.8 lists specifications of pulse period/pulse-width measure mode. Figure 16.26 shows registers TB0MR to TB5MR in this mode. Figure 16.27 and Figure 16.28 respectively show an operation example of pulse period measurement and pulse-width measurement.

Item	Specification
Count sources	f1, f8, f2n, or fC32
Count operations	• Increment counting
	• The counter value is transferred to the reload register on the valid edge of
	a pulse to be measured, then it is set to 0000h to resume counting
Count start condition	The TBiS bit in the TABSR or TBSR register is set to 1 (count starts)
Count stop condition	The TBiS bit in the TABSR or TBSR register is set to 0 (count stops)
Interrupt request generating	• On the valid edge of a pulse to be measured (1)
timing	• When the timer counter overflows
	(when the MR3 bit in the TBiMR register becomes 1 (overflow). (2))
TBilN pin function	A pulse input to be measured
Read from timer	The TBi register indicates a reload register value (measurement results) (3)
Write to timer	The value written to the TBi register is written to neither the reload register
	nor the counter

Table 16.8 Pulse Period/Pulse-width Measure Mode Specifications (i = 0 to 5)

Notes:

1. No interrupt request is generated when the pulse to be measured is applied on the initial valid edge after the timer counter starts.

- 2. To set the MR3 bit to 0 (no overflow), wait one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1 (overflow), while the TBiS bit is set to 1 (count starts).
- 3. The TBi register indicates undefined value until the pulse to be measured is applied on the second valid edge after the timer counter starts.

 \blacksquare when the \blacksquare :imer To set the MR3 bit to 0 (no overflow), wait one or more count source cycles to write to the TBiMR register after the MR3 bit becomes 1 (overflow), while the TBiS bit in the TABSR or TBSR register is set to 1 (count starts).
The MR3 bit cannot be set to 1 by a program.

Figure 16.26 Registers TB0MR to TB5MR in Pulse Period/Pulse-width Measure Mode

Figure 16.27 Operation Example in Pulse Period Measurement

Figure 16.28 Operation Example in Pulse-width Measurement

Notes on Timers 16.3

16.3.1 **Timer A and Timer B**

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAiS bit ($i = 0$ to 4) or TBjS bit ($j = 0$ to 5) in the TABSR or TBSR register to 1 (count starts).

The following registers and bits should be set while the TAIS bit or TBIS bit is 0 (count stops):

- Registers TAiMR and TBiMR
- The UDF register
- . Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- The TRGSR register

16.3.2 **Timer A**

$16.3.2.1$ **Timer Mode**

. While the timer counter is running, the TAi register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

$16.3.2.2$ **Event Counter Mode**

. While the timer counter is running, the TAI register indicates a counter value at any given time. However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAI register is set while the timer counter is stopped.

$16.3.2.3$ **One-shot Timer Mode**

- . If the TAiS bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
	- The timer counter stops and the setting value of the TAi register is reloaded.
	- A low signal is output at the TAiOUT pin.
	- The IR bit in the TAiIC register becomes 1 (interrupts requested) after one CPU clock cycle.
- . One-shot timer is operated by an internal count source. When the trigger is an input to the TAilN pin, the signal is output with a maximum of one count source clock delay after a trigger input to the TAilN pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
	- Select one-shot timer mode after a reset.
	- Switch the operating mode from timer mode to one-shot timer mode.
	- Switch the operating mode from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAi register, and then continues counting. To generate a retrigger while counting, wait one or more count source cycles after the last trigger is generated.
- . When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.

16.3.2.4 **Pulse-width Modulation Mode**

- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt ($i = 0$ to 4), set the IR bit to 0 after one of the settings below is done:
	- Select pulse-width modulation mode after a reset.
	- Switch the operating mode from timer mode to pulse-width modulation mode.
	- Switch the operating mode from event counter mode to pulse-width modulation mode.
- If the TAiS bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
	- The timer counter stops.
	- The output level at the TAiOUT pin changes from high to low. The IR bit becomes 1.
	- When a low signal is output at the TAiOUT pin, it remains unchanged. The IR bit does not change, either.

16.3.3 **Timer B**

$16.3.3.1$ Timer Mode and Event Counter Mode

• While the timer counter is running, the TBj register $(i = 0 to 5)$ indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TBj register is set while the timer counter is stopped.

$16.3.3.2$ **Pulse Period/Pulse-width Measure Mode**

- To set the MR3 bit in the TBiMR register to 0 (no overflow), wait one or more count source cycles to write to the TBjMR register after the MR3 bit becomes 1 (overflow), while the TBjS bit is set to 1 (count starts).
- Use the IR bit in the TBiIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- . The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a pulse to be measured is applied on the initial valid edge and cause a timer Bi interrupt request to be generated.
- . When the pulse to be measured is applied on the initial valid edge after the timer counter starts, an undefined value is transferred to the reload register. At this time, the timer Bj interrupt request is not generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBiMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0. the IR bit is not changed.
- . Pulse width is repeatedly measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- If an overflow occurs simultaneously when a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the TBi interrupt handler.

17. Three-phase Motor Control Timers

A three-phase motor driving waveform can be output by using timers A1, A2, A4, and B2. The three-phase motor control timers are enabled by setting the INV02 bit in the INVC0 register to 1. Timer B2 is used for carrier wave control, and timers A1, A2, and A4 for three-phase PWM output (U, \overline{U} , V, \overline{V} , W, and \overline{W}) control. Table 17.1 lists specifications of the three-phase motor control timers and Figure 17.1 shows its block diagram. Figure 17.2 to Figure 17.6 show registers associated with this function.

Item	Specification	
Three-phase PWM waveform	Six pins: U, \overline{U} , V, \overline{V} , W, and \overline{W}	
output pins		
Forced cutoff (1)	A low input to the NMI pin	
Timers to be used	Timers A4, A1, and A2 (used in one-shot timer mode):	
	Timer A4: U- and \overline{U} -phases waveform control	
	Timer A1: V- and \overline{V} -phases waveform control	
	Timer A2: W- and \overline{W} -phases waveform control	
	Timer B2 (used in timer mode)	
	Carrier wave cycle control	
	Dead time timer (three 8-bit timers share a reload register):	
	Dead time control	
Output waveform	Triangular wave modulation and sawtooth wave modulation	
	. Output of a high or a low waveform for one cycle	
	• Separately settable levels of high side and low side	
Carrier wave cycle	Triangular wave modulation: count source $x (m+1) x 2$	
	Sawtooth wave modulation: count source x (m+1)	
	m: TB2 register setting value, 0000h to FFFFh	
	Count source: f1, f8, f2n, or fC32	
Three-phase PWM output	Triangular wave modulation: count source \times n \times 2	
width	Sawtooth wave modulation: count source \times n	
	n: Setting value of registers TA4, TA1, and TA2 (registers TA4, TA41,	
	TA1, TA11, TA2, and TA21 when the INV11 bit in the INVC1 register	
	is set to 1), 0001h to FFFFh	
	Count source: f1, f8, f2n, or fC32	
Dead time (width)	Count source \times p or no dead time	
	p: DTT register setting value, 01h to FFh	
	Count source: f1 or f1 divided by 2	
Active level	Selectable either active high or active low	
Simultaneous conduction	Function to detect simultaneous turn-on signal outputs, function to disable	
prevention	signal output when simultaneous turn-on signal outputs are detected	
Interrupt frequency	Selectable from one through 15 time- carrier wave cycle-to-cycle basis for	
	the timer B2 interrupt	

Table 17.1 Three-phase Motor Control Timers Specifications

Note:

Forced cutoff by the signal input to the NMI pin is available when the PM24 bit in the PM2 register is $1.$ set to 1 (NMI enabled), the INV02 bit in the INVC0 register is set to 1 (the three-phase motor control timers used), and the INV03 bit is set to 1 (the three-phase motor control timer output enabled).

Figure 17.1 Three-phase Motor Control Timers Block Diagram

- INV11 bit is set to 0 (three-phase mode 0), the ICTB2 counter increments by one every time the timer B2 underflows irrespective of the INV00 and INV01 bit settings.
- 3. Set the ICTB2 register before setting the INV01 bit to 1. The timer A1 count start flag should be set to 1 before the initial timer B2 underflow occurs.
- 4. When the INV00 bit is set to 1, the first interrupt is generated if the timer B2 underflows n-1 times. (n is the value set in the ICTB2 counter). Subsequent interrupts are generated every n times the timer B2 underflows.
- 5. The INV02 bit should be set to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits, and the ICTB2 counter.
- 6. After setting the INV02 bit to 1, pins should be configured first by the IOBC register then by the output function select register.
- 7. When the INV02 bit is set to 1 and the INV03 bit to 0, pins U, \overline{U} , V, \overline{V} , W, and \overline{W} , including shared pins set by another output function, become high-impedance.
- 8. The INV03 bit becomes 0 when any of the following occurs: -Reset
	- -Signals of both sides high and low are simultaneously switched active when the INV04 bit is set to 1 -The INV03 bit is set to 0 by a program
- -The NMI pin goes from high to low when the PM24 bit in the PM2 register is set to 1 (NMI enabled)
- 9. This bit cannot be set to 1 by a program. The INV04 bit should be set to 0 to set this bit to 0.
- 10. When the INV06 bit is set to 1, the INV11 bit in the INVC1 register should be set to 0 (three-phase mode 0). In this case, the PWCON bit in the TB2SC register should be set to 0 (timer B2 register reloaded if the timer B2 underflows).

Figure 17.2 INVC0 Register

If any of the conditions above are not met, the INV16 bit should be set to 0.

Figure 17.3 INVC1 Register

Figure 17.4 IOBC Register

Figure 17.5 Registers IDB0 and IDB1

Figure 17.6 ICTB2 Register

17.1 **Modulation Modes of Three-phase Motor Control Timers**

The three-phase motor control timers supports two modulation modes: triangular wave modulation mode and sawtooth wave modulation mode. The triangular wave modulation mode has three-phase mode 0 and three-phase mode 1. Table 17.2 lists bit settings and characteristics of each mode.

Table 17.2 Modulation Modes

Note:

Transfer trigger: an underflow of timer B2 and a write to the INV07 bit, or a write to the TB2 register $1.$ when the INV10 bit is set to 1.

17.2 **Timer B2**

Timer B2, which operates in timer mode, is used for carrier wave control in the three-phase motor control timers.

Figure 17.7 and Figure 17.8 show registers TB2 and TB2MR in this function, respectively. Figure 17.9 shows the TB2SC register which switches timing to change the carrier wave frequency in three-phase mode 1.

Figure 17.7 TB2 Register in Three-phase Motor Control Timers

17.3 Timers A4, A1, and A2

Timers A4, A1, and A2 are used for three-phase PWM output (U, \overline{U} , V, \overline{V} , W, and \overline{W}) control in the threephase motor control timers.

These timers should operate in one-shot timer mode. Every time the timer B2 underflows, a trigger is input to timers A4, A1, and A2 to generate a one-shot pulse. If the values of registers TA4, TA1 and TA2 are rewritten every time a timer B2 interrupt is generated, the duty ratio of the PWM waveform can be varied.

In three-phase mode 1, the value of registers TAi and TAi-1 ($i = 4, 1, 2$) is alternately reloaded to the counter on each timer B2 interrupt, which halves timer B2 interrupt frequency. The sum of setting values for registers TAi and TAi1 should be identical to the setting value of the TB2 register in this mode.

Figure 17.10 shows registers TA1, TA2, TA4, TA11, TA21, and TA41 in the three-phase motor control timers. Figure 17.11 shows registers TA1MR, TA2MR, and TA4MR in this function. Figure 17.12 and Figure 17.13 show registers TRGSR and TABSR, respectively, in this function.

Figure 17.10 Registers TA1, TA2, TA4, TA11, TA21, and TA41

b7 b6 b5 b4 b3 b2 b1 b0 Ω $\mathbf 0$ $\mathbf 0$ 1 1 Ω	Symbol	Address TA1MR, TA2MR, TA4MR	Reset Value 0000 0000b 0357h, 0358h, 035Ah	
	Bit Symbol	Bit Name	Function	RW
	TMOD ₀		Should be written with 10b (one-shot timer mode) in three-phase motor	RW
	TMOD1	Operating Mode Select Bit control timers		RW
	MR ₀	Reserved	Should be written with 0	RW
	MR ₁	External Trigger Select Bit	Should be written with 0 in three- phase motor control timers	RW
	MR ₂	Trigger Select Bit	Should be written with 1 (selected by the TRGSR register) in three-phase motor control timers	RW
	MR ₃		Should be written with 0 in three-phase motor control timers	RW
	TCK ₀	Count Source Select Bit	b7 b6 $0.0:$ f1 0 1: f8	RW
	TCK ₁		$1 \ 0: f2n$ 1 1: fC32	RW

Figure 17.11 Registers TA1MR, TA2MR, and TA4MR in Three-phase Motor Control Timers

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRGSR	Address 0343h	Reset Value 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	TA1TGL	Timer A1 Event/Trigger	Should be set to 01b (the underflow of TB2) to use V-phase output control	RW
	TA1TGH	Select Bit	circuit	RW
	TA2TGL	Timer A2 Event/Trigger Select Bit	Should be set to 01b (the underflow of TB2) to use W-phase output control circuit	RW
	TA2TGH			RW
	TA3TGL	Timer A3 Event/Trigger	b5h4 0 0 : Select the input to the TA3IN pin 0 1 : Select the overflow of TB2 (1)	RW
	TA3TGH	Select Bit	1 0 : Select the overflow of TA2 (1) 1 1 : Select the overflow of TA4 (1)	RW
	TA4TGL	Timer A4 Event/Trigger	Should be set to 01b (the underflow of TB2) to use U-phase output control circuit	RW
	TA4TGH	Select Bit		RW

Figure 17.12 TRGSR Register in Three-phase Motor Control Timers

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Address 0340h		Reset Value 0000 0000b
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₁ S	Timer A1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA ₂ S	Timer A2 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA3S	Timer A3 Count Start Bit	0: Stop counter 1: Start counter	RW
	TA4S	Timer A4 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₀ S	Timer B0 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₁ S	Timer B1 Count Start Bit	0: Stop counter 1: Start counter	RW
	TB ₂ S	Timer B2 Count Start Bit	0: Stop counter 1: Start counter	RW

Figure 17.13 TABSR Register

17.4 **Simultaneous Conduction Prevention and Dead Time Timer**

The three-phase motor control timers offers two ways to avoid shoot-through, which occurs when highside and low-side transistors are simultaneously turned on.

One is by the function called "simultaneous turn-on signal output disable function". This function prevents high-side and low-side transistors from being inadvertently switched active caused by program errors and so on. The other is by the use of dead time timers. A dead time timer delays the turn-on of one transistor in order to ensure that an adequate time (the dead time) passes after the turn-off of the other.

To disable simultaneous turn-on output signals, the INV04 bit in the INVC0 register should be set to 1. If outputs for any pair of phases (U and \overline{U} , V and \overline{V} , or W and \overline{W}) are simultaneously switched to an active state, every three-phase motor control output pin becomes high-impedance. Figure 17.14 shows an example of output waveform when simultaneous turn-on signal output is disabled.

To enable the dead time timer, the INV15 bit in the INVC1 register should be set to 0. The DTT register determines the dead time. Figure 17.15 shows the DTT register and Figure 17.16 shows an example of output waveform on using dead time timer.

U-phase output signal (internal signal)	OFF	ON	OFF	ON	OFF Simultaneous \leftrightarrow
U-phase output signal (internal signal)	ON	OFF	ON	OFF	turn-on signal ON
U-phase turn-on signal output	OFF	ON	OFF	ON	
U-phase turn-on signal output	ON	OFF	ON	OFF	High-impedance
V-phase turn-on signal output					High-impedance
∇ -phase turn-on signal output					
W-phase turn-on signal output					
\overline{W} -phase turn-on signal output					High-impedance

Figure 17.14 Output Waveform When Simultaneous Turn-on Signal Output is Disabled

Figure 17.15 DTT Register

17.5 **Three-phase Motor Control Timer Operation**

Figure 17.17 and Figure 17.18 show an operation example of triangular wave modulation and sawtooth wave modulation, respectively.

Figure 17.17 Triangular Wave Modulation Operation

Figure 17.18 Sawtooth Wave Modulation Operation

17.6 **Notes on Three-phase Motor Control Timers**

17.6.1 **Shutdown**

. When a low signal is applied to the NMI pin with the bit settings below, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the INV02 bit in the INVC0 register is 1 (the three-phase motor control timers used) and the INV03 bit is 1 (the three-phase motor control timer output enabled).

17.6.2 **Register setting**

• Do not write to the TAi1 register ($i = 1, 2, 4$) in the timing that timer B2 underflows. Before writing to the TAi1 register, read the TB2 register to verify that sufficient time is left until timer B2 underflows. Then, immediately write to the TAi1 register so that no interrupt handler is performed during this write procedure. If the TB2 register indicates little time is left until the underflow, write to the TAi1 register after timer B2 underflows.

18. Serial Interface

Serial interface consists of nine channels (UART0 to UART8).

Each UARTi ($i = 0$ to 8) has an exclusive timer to generate the transmit/receive clock and operates independently.

Figure 18.1 and Figure 18.2 show respectively a block diagram of UART0 to UART6 and that of UART7 and UART8.

The UARTi supports following modes:

Note:

1. Contact a Renesas Electronics sales office to use the optional features.

Functions of UART0 to UART8 Table 18.1

Note:

1. Contact a Renesas Electronics sales office to use the optional features.

Figure 18.1 UARTi Block Diagram (i = 0 to 6)

Figure 18.2 UARTi Block Diagram (i = 7, 8)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol U0MR to U3MR U4MR to U6MR	Address 0368h, 02E8h, 0338h, 0328h 02F8h, 01C8h, 01D8h	Reset Value 0000 0000b 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	SMD ₀	Serial Interface Mode Select Bit	b2 b1 b0 0 0 0 : Serial interface disabled 0 0 1 : Synchronous serial interface mode $0 \ 1 \ 0$: 1^2C mode 1 0 0 : UART mode, 7-bit character length 1 0 1 : UART mode, 8-bit character length	RW
	SMD ₁			RW
	SMD ₂		1 1 0 : UART mode, 9-bit character length Only use the combinations listed above	RW
	CKDIR	Internal/External Clock Select Bit	0: Internal clock 1: External clock	RW
	STPS	Stop Bit Length Select Bit	0: 1 stop bit 1: 2 stop bits	RW
	PRY	Odd/Even Parity Select Bit	Enabled when $PRYE = 1$ 0: Odd parity 1: Even parity	RW
	PRYE	Parity Enable Bit	0: Parity disabled 1: Parity enabled	RW
	IOPOL	TXD, RXD Input/Output Polarity Switch Bit	0: Non inverted 1: Inverted	RW

Figure 18.3 Registers U0MR to U6MR

b7 b6 b5 b4 b3 b2 b1 b0	Symbol U7MR, U8MR	Address 01E0h, 01E8h	Reset Value 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	SMD ₀		b2 b1 b0 0 0 0 : Serial interface disabled 0 0 1 : Synchronous serial interface mode	RW
	SMD ₁	Serial Interface Mode Select Bit	1 0 0 : UART mode, 7-bit character length 1 0 1 : UART mode, 8-bit character length	RW
	SMD ₂		1 1 0 : UART mode, 9-bit character length Only use the combinations listed above	RW
	CKDIR	Internal/External Clock Select Bit	0: Internal clock 1: External clock	RW
	STPS	Stop Bit Length Select Bit	$0:1$ stop bit 1:2 stop bits	RW
	PRY	Odd/Even Parity Select Bit	Enabled when $PRYE = 1$ 0: Odd parity 1: Even parity	RW
	PRYE	Parity Enable Bit	0: Parity disabled 1: Parity enabled	RW
	(b7)	Reserved	Should be written with 0	RW

Figure 18.4 Registers U7MR and U8MR

1. This bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (synchronous serial interface mode selected) or 101b (UART mode, 8-bit character length selected). It should be set to 1 when bits SMD2 to SMD0 are set to 010b (I²C mode selected) and should be set to 0 when they are set to 100b (UART mode, 7-bit character length selected) or 110b (UART mode, 9-bit character length selected).

Figure 18.5 Registers U0C0 to U6C0

b7 b6 b5 b4 b3 b2 b1 b0 0	Symbol U7C0, U8C0	Address 01E4h, 01ECh	Reset Value 00X0 1000b	
	Bit Symbol	Bit Name	Function	RW
	CLK0	UiBRG Count Source Select Bit	b1 b0 0 0: f1 $0.1:$ f8	RW
	CLK1		10: f2n 1 1 : Do not use this combination	RW
	(b2)	Reserved	Should be written with 0	RW
	TXEPT	Transmit Shift Register Empty Flag	0: Data held in the transmit shift register (transmission in progress) 1: No data held in the transmit shift register (transmission completed)	RO
	CRD	CTS Disable Bit	0: CTS enabled 1: CTS disabled	RW
	(b5)	value	No registers bit; should be written with 0 and read as undefined	
	CKPOL	CLK Polarity Select Bit	0: Output transmit data on the falling edge of the transmit/receive clock and input receive data on the rising edge 1: Output transmit data on the rising edge of the transmit/receive clock and input receive data on the falling edge	RW
Note:	UFORM	Bit Order Select Bit (1)	0: LSB first 1: MSB first	RW

Figure 18.6 Registers U7C0 and U8C0

length selected).

interface mode selected), 100b (UART mode, 7-bit character length selected), or 101b (UART mode, 8-bit character length selected). It should be set to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode selected) or 110b (UART mode, 9-bit character length selected).

Figure 18.7 Registers U0C1 to U6C1

Figure 18.8 Registers U7C1 and U8C1

b7 b6 b5 b4 b3 b2 b1 b0 $\mathbf 0$ $\overline{0}$ 0	Symbol U78CON	Address 01F0h	Reset Value X000 0000b	
	Bit Symbol	Bit Name	Function	RW
	U7IRS	UART7 Transmit Interrupt Source Select Bit	0: Transmit buffer is empty $(TI = 1)$ 1: Transmission is completed $(TXEPT = 1)$	RW
	U8IRS	UART8 Transmit Interrupt Source Select Bit	0: Transmit buffer is empty $(TI = 1)$ 1: Transmission is completed $(TXEPT = 1)$	RW
	U7RRM	UART7 Continuous Receive Mode Enable Bit	0: Continuous receive mode disabled 1: Continuous receive mode enabled	RW
	U8RRM	UART8 Continuous Receive Mode Enable Bit	0: Continuous receive mode disabled 1: Continuous receive mode enabled	RW
	$(b6-b4)$	Reserved	Should be written with 0	RW
	(b7)	value	No register bit; should be written with 0 and read as undefined	

Figure 18.9 U78CON Register

- 1. This bit is used in I²C mode.
- 2. The BBS bit is only set to 0. This setting is unchanged even if it is set to 1.

3. This bit is used in IE mode.

4. UART0: timer A3 underflow signal, UART1: timer A4 underflow signal
UART2: timer A0 underflow signal, UART3: timer A3 underflow signal UART4: timer A4 underflow signal, UART5: timer A3 underflow signal
UART6: timer A4 underflow signal, UART5: timer A3 underflow signal

b7 b6 b5 b4 b3 b2 b1 b0	Symbol U0SMR2 to U3SMR2 U4SMR2 to U6SMR2	Address 0366h, 02E6h, 0336h, 0326h 02F6h, 01C6h, 01D6h	Reset Value 0000 0000b 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	IICM ₂	² C Mode Select Bit 2	0: Use NACK/ACK interrupt 1: Use transmit/receive interrupt	RW
	CSC	Clock Synchronous Bit (1)	0: Clock synchronization disabled 1: Clock synchronization enabled	RW
	SWC	SCL Wait Auto Insert Bit (2)	0: No wait-state/wait-state cleared 1: Hold the SCLi pin low after the eighth bit of the SCLi is received	RW
	ALS	SDA Output Auto Stop Bit (1)	If arbitration lost is detected, 0: Do not stop the SDAi output 1: Stop the SDAi output	RW
	STC	UARTi Auto Initialize Bit (2)	If the start condition is detected, 0: Do not initialize the circuit 1: Initialize the circuit	RW
	SWC ₂	SCL Wait Output Bit 2 (1)	0: Output the transmit/receive clock at the SCLi pin 1: Hold the SCLi pin low	RW
	SDHI	SDA Output Stop Bit (2)	0: Output data 1: Stop the output (high-impedance)	RW
	(b7)	Reserved	Should be written with 0	RW

Figure 18.11 Registers U0SMR2 to U6SMR2

3. The ERR bit is only set to 0. This setting is unchanged even if it is set to 1.
4. Bits DL2 to DL0 in 1^2C mode generate a digital delay for the output at the SDAi pin. These bits should be set
to 000b (no delay) in

Figure 18.12 Registers U0SMR3 to U6SMR3

Notes:

- 1. This bit is used in master mode of I²C mode. To set this bit to 1, preset the IICM bit in the UiSMR register to 1 (I^2C mode).
- 2. This bit becomes 0 when its condition is generated. The setting remains 1 when the condition is uncompleted.
- 3. The STSPSEL bit should be set to 1 after setting the STAREQ, RSTAREQ, or STPREQ bit to 1.
- 4. This bit is used in slave mode of I²C mode. To set this bit to 1, preset the IICM bit in the UiSMR register to 1 (I^2C mode).

Figure 18.13 Registers U0SMR4 to U6SMR4

Figure 18.14 Registers U0BRG to U8BRG

-
- 2. Bits OER, FER, PER, and SUM are set to 0 when bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (reception disabled). When bits OER, FER, and PER are all set to 0, the SUM bit is also set to 0. Bits FER and PER are set to 0 when the lower byte in the UiRB register is read.
- 3. When bits SMD2 to SMD0 are set to 001b (synchronous serial interface mode selected) or 010b (I²C mode selected), these error flags are disabled and read as an undefined value.

Figure 18.16 Registers U0RB to U6RB

- (serial interface disabled) or the RE bit in the UiC1 register is set to 0 (reception disabled). When bits OER, FER, and PER are all set to 0, the SUM bit is also set to 0. Bits FER and PER are set to 0 when the lower byte in the UiRB register is read.
2. When bits SMD2 to SMD0 are set to 001b (synchronous serial interface mode selected) or 010b (l²C mode
- selected), these error flags are disabled and read as an undefined value.

Figure 18.17 Registers U7RB and U8RB

1. This bit should be set to 0 to select the level sensitive input as trigger. To set this bit to 1, the POL bit in the corresponding INTIIC register ($i = 0$ to 5) should be set to 0 (falling edge).

Figure 18.18 IFSR0 Register

corresponding INTiIC register ($i = 6$ to 8) should be set to 0 (falling edge).

Figure 18.19 IFSR1 Register

Synchronous Serial Interface Mode 18.1

The synchronous serial interface mode allows data transmission/reception synchronized with transmit/ receive clock. Table 18.2 lists specifications of synchronous serial interface mode.

Notes:

- 1. In case external clock is selected, the following preconditions should be met:
	- . The CLKi pin is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge)
	- . The CLKi pin is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge)
- If an overrun error occurs, the UiRB register is undefined. The IR bit in the SiRIC register is not $2.$ changed to 1 (interrupts requested).

Table 18.3 and Table 18.4 list register settings. When UARTi (i = 0 to 8) operating mode is selected, a high is output at the TXDi pin until the transmission starts (the TXDi pin is high-impedance when the Nchannel open drain output is selected).

Figure 18.20 and Figure 18.21 show respectively an example of transmit/receive operation in synchronous serial interface mode.

Register	Bits	Function
UiMR	7 to 4	Set the bits to 0000b
	CKDIR	Select either the internal clock or the external clock
	SMD2 to SMD0	Set the bits to 001b
UiC0	UFORM	Select either LSB first or MSB first
	CKPOL	Select a transmit/receive clock polarity
	5	Set the bit to 0
	CRD	Select the CTS enabled or disabled
	TXEPT	Transmit register empty flag
	$\overline{2}$	Set the bit to 0
	CLK1 and CLK0	Select a count source for the UiBRG register
UiC1	7	Set the bit to 0
	UiLCH	Set the bit to 1 to use logical inversion
	UiRRM	Set the bit to 1 to use continuous receive mode
	UIIRS	Select a source for UARTi transmit interrupt
	RI.	Receive complete flag
	RE	Set the bit to 1 to enable data reception
	ΤI	Transmit buffer empty flag
	TE	Set the bit to 1 to enable data transmission/reception
UiSMR	7 to 0	Set the bits to 00h
UiSMR2	7 to 0	Set the bits to 00h
UiSMR3	7 to 0	Set the bits to 00h
UiSMR4	7 to 0	Set the bits to 00h
UiBRG	7 to 0	Set the bit rate
IFS0	IFS06	Select input pins for CLK3, RXD3, and CTS3
	IFS03 and IFS02	Select input pins for CLK6, RXD6, and CTS6
UiTB	7 to 0	Set the data to be transmitted
UiRB	OER	Overrun error flag
	7 to 0	Received data is read

Table 18.3 Register Settings in Synchronous Serial Interface Mode (for UART0 to UART6)

 $i = 0$ to 6

 $i = 7, 8$

Figure 18.20 Transmit Operation in Synchronous Serial Interface Mode

Figure 18.21 Receive Operation in Synchronous Serial Interface Mode

18.1.1 **Reset Procedure on Transmit/Receive Error**

When a transmit/receive error occurs in synchronous serial interface mode, a reset is required as the procedure below:

A. Reset procedure for the UiRB register ($i = 0$ to 8)

- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode selected).
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled).
- B. Reset procedure for the UiTB register
	- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode selected).
	- (3) Set the TE bit in the UiC1 register to 1 (transmission enabled) irrespective of the bit setting.

18.1.2 **CLK Polarity**

As shown in Figure 18.22, the polarity of the transmit/receive clock is selected using the CKPOL bit in the UiC0 register ($i = 0$ to 8).

Figure 18.22 Transmit/Receive Clock Polarity (i = 0 to 8)

LSB First and MSB First Selection 18.1.3

As shown in Figure 18.23, the bit order is selected using the UFORM bit in the UiC0 register ($i = 0$ to 8).

Figure 18.23 Bit Order ($i = 0$ to 8)

18.1.4 **Continuous Receive Mode**

In continuous receive mode, data reception is automatically enabled by a read access to the receive buffer register without any write of dummy data to the transmit buffer register. To start data reception, however, dummy data is required to read the receive buffer register.

When the UiRRM bit (i = 0 to 8) in registers U0C1 to U6C1 and U78CON is set to 1 (continuous receive mode enabled), the TI bit in the UiC1 register is set to 0 (data held in the UiTB register) by a read access to the UiRB register. In this UiRRM bit setting, any dummy data should not be written to the UiTB register.

18.1.5 **Serial Data Logical Inversion**

When the UiLCH bit in the UiC1 register ($i = 0$ to 6) is set to 1 (data logic-inverted), logical value written in the UiTB register is inverted to be transmitted. The UiRB register is read as logic-inverted receive data. Figure 18.24 shows the logical inversion of serial data.

Figure 18.24 Serial Data Logical Inversion ($i = 0$ to 6)

18.1.6 **CTS/RTS Function**

The CTS controls data transmission using the $\overline{\text{CTSi}}$ (i = 0 to 8). When an input level at the pin becomes low, data transmission is started. If the input level changes to high during transmit operation, the transmission of the next data is stopped.

In synchronous serial interface mode, the transmitter is required to operate even during the receive operation. If the CTS is enabled, the input level at the CTSI/RTSI pin should be low to start data reception as well.

The RTS indicates receiver status using the CTSI/RTSI pin. When data reception is ready, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

Asynchronous Serial Interface Mode (UART Mode) 18.2

The UART mode enables data transmission/reception synchronized with an internal clock generated by a trigger on the falling edge of the start bit. Table 18.5 lists specifications of UART mode.

Note:

1. When an overrun error occurs, the UiRB register is undefined. The IR bit in the SiRIC register does not change to 1 (interrupts requested).

Table 18.6 and Table 18.7 list register settings. When UARTi (i = 0 to 8) operating mode is selected, a high is output at the TXDi pin until the transmission starts (the TXDi pin is high-impedance when the Nchannel open drain output is selected). Figure 18.25 and Figure 18.26 show examples of transmit operation in UART mode. Figure 18.27 shows an example of receive operation.

Table 18.6 Register Settings in UART Mode (UART0 to UART6)

Note:

1. The bits to be used are as follows: 7-bit character length: bits 6 to 0

8-bit character length: bits 7 to 0 9-bit character length: bits 8 to 0

 $i = 7, 8$

Note:

1. The bits to be used are as follows: 7-bit character length: bits 6 to 0

8-bit character length: bits 7 to 0 9-bit character length: bits 8 to 0

Figure 18.25 Transmit Operation in UART Mode (1) ($i = 0$ to 8)

Figure 18.26 Transmit Operation in UART Mode (2) ($i = 0$ to 8)

Figure 18.27 Receive Operation in UART mode ($i = 0$ to 8)

18.2.1 **Bit Rate**

In UART mode, the bit rate is clock frequency which is divided by a setting value of the UiBRG register $(i = 0 to 8)$ and again divided by 16. Table 18.8 lists an example of bit rate setting.

Bit Rate (bps)	Count Source of BRG	Peripheral Clock: 30 MHz		Peripheral Clock: 32 MHz	
		Setting value of	Actual bit rate	Setting value of	Actual bit rate
		BRG: n	(bps)	BRG: n	(bps)
1200	f8	194 (C2h)	1202	207 (CHh)	1202
2400	f8	97(61h)	2392	103 (67h)	2404
4800	f8	48 (30h)	4783	51 (33h)	4808
9600	f ₁	194 (C2h)	9615	207 (CFh)	9615
14400	f1	129 (81h)	14423	138 (8Ah)	14388
19200	f1	97(61h)	19133	103 (67h)	19231
28800	f1	64 (40h)	28846	68 (44h)	28986
31250	f1	59 (3Bh)	31250	63 (3Fh)	31250
38400	f1	48 (30h)	38265	51 (33h)	38462
51200	f1	36 (24h)	50676	38 (26h)	51282

Table 18.8 **Bit Rate Setting**

18.2.2 Reset Procedure on Transmit/Receive Error

When a transmit/receive error occurs in UART mode, a reset is required as the procedure below:

- A. Reset procedure for the UiRB register ($i = 0$ to 8)
	- (1) Set the RE bit in the UiC1 register to 0 (reception disabled).
	- (2) Set the RE bit in the UiC1 register to 1 (reception enabled).
- B. Reset procedure for the UiTB register
	- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (2) Set again bits SMD2 to SMD0 to either of 001b, 101b, or 110b.
	- (3) Set the TE bit in the UiC1 register to 1 (transmission enabled) irrespective of the bit setting.

18.2.3 **LSB First and MSB First Selection**

As shown in Figure 18.28, the bit order is selected using the UFORM bit in the UiC0 register ($i = 0$ to 8). This function is available for the data format of 8-bit character length.

Figure 18.28 Bit Order ($i = 0$ to 8)

18.2.4 **Serial Data Logical Inversion**

When the UiLCH bit in the UiC1 register ($i = 0$ to 6) is set to 1 (data logic-inverted), logical value written in the UiTB register is inverted to be transmitted. The UiRB register is read as logic-inverted receive data. The parity bit is not inverted. Figure 18.29 shows the logical inversion of serial data.

Figure 18.29 Serial Data Logical Inversion (i = 0 to 6)

TXD and RXD I/O Polarity Inversion 18.2.5

The output level at the TXD pin and the input level at the RXD pin are inverted by this function. All I/O data levels, including the start bit, stop bit, and parity bit are inverted by setting the IOPOL bit in the UiMR register ($i = 0$ to 6) to 1 (inverted). Figure 18.30 shows TXD and RXD I/O polarity inversion.

Figure 18.30 TXD and RXD I/O Polarity Inversion ($i = 0$ to 6)

CTS/RTS Function 18.2.6

The CTS controls data transmission using the $\overline{\text{CTSi}}/\overline{\text{RTSi}}$ pin (i = 0 to 8). When an input level at the pin becomes low, data transmission is started. If the input level changes to high during transmit operation, the transmission of the next data is stopped.

The RTS indicates receiver status using the CTSI/RTSI pin. When the MCU is ready to receive data, the output level at the pin becomes low. It becomes high on the first falling edge of the CLKi pin.

18.3 Special Mode 1 (I²C Mode)

This mode uses an I²C-typed interface for communication. Table 18.9 lists specifications of the I²C mode.

Table 18.9 I²C Mode Specifications

Notes:

- 1. When an external clock is selected, the conditions should be met while the external clock signal is held high.
- If an overrun error occurs, the UiRB register is undefined. The IR bit in the SiRIC register is not $2.$ changed to 1 (interrupts requested).

Table 18.10 and Table 18.11 list respectively register settings and functions in I²C mode. Figure 18.31 shows a block diagram of I²C mode and Figure 18.32 shows timings for the transfer to the UiRB register $(i = 0$ to 6) and the interrupt.

As shown in Table 18.11, this mode is available when bits SMD2 to SMD0 in the UiMR register ($i = 0$ to 6) are set to 010b, and the IICM bit in the UiSMR register is set to 1. Since a transmit signal at the SDAi pin is output via the delay circuit, it changes after the SCLi pin is stably held low.

Figure 18.31 ²C Mode Block Diagram ($i = 0$ to 6)

Table 18.10 Register Settings in I²C Mode ($i = 0$ to 6)

	Synchronous	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)					
	Serial Interface	$IICM2 = 0$ $IICM2 = 1$					
Function	Mode	(ACK/NACK interrupt)		(Transmit/receive interrupt)			
	(SMD2 to SMD0	$CKPH = 0$	$CKPH = 1$				
	$= 001b,$	(Non clock	(Clock	$CKPH = 0$ (Non clock delayed)	$CKPH = 1$ (Clock delayed)		
	$IICM = 0$	delayed)	delayed)				
Source of software		Start condition or stop condition detection (Refer to Table 18.12)					
interrupt numbers 6, 39							
to 41 (1)							
(Refer to Figure 18.32)							
Source of software	UARTi	NACK detection: Rising		UARTi transmission:	UARTi transmission:		
interrupt numbers 2, 4, 17, 19, 33, 35, and 37 (1)	transmission: Transmission	edge of the ninth bit of SCLi		Rising edge of the ninth bit of SCLi	Falling edge of the ninth bit of SCLi		
(Refer to Figure 18.32)	started or						
	completed						
	(selected using						
	the UilRS						
	register)						
Source of software	UARTi reception:	ACK detection: Rising		UARTi reception: Falling edge of the eighth bit			
interrupt numbers 3, 5, 18, 20, 34, 36, and 38 (1)	Receiving at eighth bit	edge of the ninth bit of SCLi		of SCLi			
(Refer to Figure 18.32)	$CKPOL = 0$						
	(rising edge)						
	$CKPOL = 1$						
	(falling edge)						
Data transfer timing from	$CKPOL = 0$	Rising edge of the ninth		Falling edge of the	Falling edge of the		
the UART receive	(rising edge)	bit of SCLi		eighth bit of SCLi	eighth bit and rising		
register to the UiRB register	$CKPOL = 1$ (falling edge)				edge of the ninth bit of SCLi		
UARTi transmit output	Non delayed	Delayed					
delay							
Pins P6_3, P6_7, P7_0,	TXDi output	SDAi I/O					
P7_3, P7_6, P9_2,							
P9_6, P11_0, P12_0,							
P15_0, and P15_4							
Pins P6_2, P6_6, P7_1, P7_5, P8_0, P9_1,	RXDi input	SCLi I/O					
P9_7, P11_2, P12_2,							
P15_2, and P15_5							
Pins P6_1, P6_5, P7_2,	Select CLKi input						
P7_4, P7_7, P9_0,	or output	(Not used in I ² C mode)					
P9_5, P11_1, P12_1,							
P15_1, and P15_6							
Read level at pins RXDi and SCLi		Readable irrespective of the port direction bit					
Default output value at			High (Value set in the Port Pi register ($i = 0$ to 7) if the I/O port is selected by				
the SDAi pin		output function select registers)					
SCLi default and end		High	Low	High	Low		
values							
DMA source (Refer to	UARTi reception	ACK detection		UARTi reception: Falling edge of the eighth bit			
Figure 18.32)				of SCLi			

Table 18.11 ¹²C Mode Functions ($i = 0$ to 6)

Table 18.11 ¹²C Mode Functions ($i = 0$ to 6)

Notes:

- 1. Steps to change interrupt sources are as follows:
	- (1) Disable the interrupt of the corresponding software interrupt number.
	- (2) Change the source of interrupt.
	- (3) Set the IR bit of the corresponding software interrupt number to 0 (no interrupt requested).
	- (4) Set bits ILVL2 to ILVL0 of the corresponding software interrupt number.
- 2. The first data transfer to the UiRB register starts on the rising edge of the eighth bit of SCLi.
- 3. The second data transfer to the UiRB register starts on the rising edge of the ninth bit of SCLi.

Figure 18.32 Timings for the Transfer and Interrupt to the UiRB Register ($i = 0$ to 6)

18.3.1 **Start Condition and Stop Condition Detection**

The start condition and stop condition are detected by their respective detectors.

The start condition detection interrupt request is generated by a high-to-low transition at the SDAi pin while the SCLi $(i = 0 to 6)$ pin is held high. The stop condition detection interrupt request is generated by a low-to-high transition at the SDAi pin while the SCLi pin is held high.

The start condition detection interrupt shares interrupt control registers and vectors with the stop condition detection interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.

To detect a start condition or stop condition, both set-up and hold times require six cycles or more of the peripheral clock (f1) as shown in Figure 18.33. To meet the condition for the Fast-mode specification, f1 is required to be 10 MHz or more.

Figure 18.33 Start Condition and Stop Condition Detection Timing (i = 0 to 6)

18.3.2 **Start Condition and Stop Condition Generation**

The start condition, restart condition, and stop condition are generated by bits STAREQ, RSTAREQ, and STPREQ in the UiSMR4 register ($i = 0$ to 6), respectively. To output the start condition, the STSPSEL bit in the UiSMR4 register should be set to 1 (start condition/stop condition generator selected) after setting the STAREQ bit to 1 (start). To output the restart condition and stop condition, the STSPSEL bit should be set to 1 after setting respective bits RSTAREQ and STPREQ to 1. Table 18.12 and Figure 18.34 show the functions of the STSPSEL bit.

Function	$STSPSEL = 0$	$STSPSEL = 1$	
Start condition and stop condition generation	Output is provided by the program with port (no auto generation by hardware)	Start condition or stop condition is output according to the STAREQ, RSTAREQ, or STPREQ bit, respectively	
Start condition and stop condition interrupt request generating timing	When start condition or stop condition is detected	When start condition or stop condition generation is completed	

Table 18.12 STSPSEL Bit Functions

Figure 18.34 STSPSEL Bit Functions $(i = 0 to 6)$

18.3.3 **Arbitration**

The MCU determines whether the transmit data matches data input to the SDAi pin on the rising edge of the SCLi. If it does not match the input data, the arbitration takes place at the SDAi pin by switching off the data output stage.

The ABC bit in the UiSMR register ($i = 0$ to 6) determines the update timing for the ABT bit in the UiRB reaister.

When the ABC bit is set to 0 (update per bit), the ABT bit is set to 1 (arbitration is lost) as soon as a data discrepancy is detected. If not detected, the ABT bit is set to 0 (arbitration is won). When the ABC bit is set to 1 (update per byte), the ABT bit is set to 1 on the falling edge of the eighth bit of the SCLi if any discrepancy is detected. In this ABC bit setting, the ABT bit should be set to 0 to start the next 1-byte transfer.

When the ALS bit in the UiSMR2 register is set to 1 (SDA output stop enabled), an arbitration lost occurs. As soon as the ABT bit is set to 1, the SDAi pin becomes high-impedance.

18.3.4 **SCL Control and Clock Synchronization**

Data transmission/reception in I²C mode uses the transmit/receive clock as shown in Figure 18.32. The clock speed increase makes it difficult to secure the required time for ACK generation and data transmit procedure. The I²C mode supports a function of wait-state insertion to secure this required time and a function of clock synchronization with a wait-state inserted by other devices.

The SWC bit in the UiSMR2 register ($i = 0$ to 6) is used to insert a wait-state for ACK generation. When the SWC bit is set to 1 (the SCLi pin is held low after the eighth bit of the SCLi is received), the SCLi pin is held low on the falling edge of the eighth bit of the SCLi. When the SWC bit is set to 0 (no wait-state/ wait-state cleared), the SCLi line is released.

When the SWC2 bit in the UiSMR2 register is set to 1 (the SCLi pin is held low), the SCLi pin is forced low even during transmission or reception in progress. When the SWC2 bit is set to 0 (transmit/receive clock is output at the SCLi pin), the SCLi line is released to output the transmit/receive clock.

The SWC9 bit in the UiSMR4 register is used to insert a wait-state for checking received acknowledge bits. While the CKPH bit in the UiSMR3 register is set to 1 (clock delayed), when the SWC9 bit is set to 1 (the SCLi pin is held low after the ninth bit of the SCLi is received), the SCLi pin is held low on the falling edge of the ninth bit of the SCLi. When the SWC9 bit is set to 0 (no wait-state/wait-state cleared), the SCLi line is released.

Figure 18.35 Wait-state Insertion by Bits SWC or SWC9 ($i = 0$ to 6)

The CSC bit in the UiSMR2 register is to synchronize an internally generated clock with the clock applied to the SCLi pin. For example, if a wait-state is inserted from other devices, the two clocks are not synchronized. While the CSC bit is set to 1 (clock synchronization enabled) and the internal clock is held high, when a high at the SCLi pin changes to low, the internal clock becomes low in order to reload the value of the UiBRG register and to resume counting. While the SCLi pin is held low, when the internal clock changes from low to high, the count is stopped until the SCLi pin becomes high. That is, the UARTi transmit/receive clock is the logical AND of the internal clock and the SCLi. The synchronized period starts from one clock prior to the first synchronized clock and ends when the ninth clock is completed. The CSC bit can be set to 1 only when the CKDIR bit in the UiMR register is set to 0 (internal clock selected).

The SCLHI bit in the UiSMR4 register is used to leave the SCLi pin open when other master generates a stop condition while the master is in transmit/receive operation. If the SCLHI bit is set to 1 (output stopped), the SCLi pin is open (the pin is high-impedance) when a stop condition is detected and the clock output is stopped.

Figure 18.36 Clock Synchronization ($i = 0$ to 6)

18.3.5 **SDA Output**

Values set in bits 8 to 0 (D8 to D0) in the UiTB register ($i = 0$ to 6) are output starting from D7 to D0, and lastly D8, which is a bit for the acknowledge signal. When transmitting, D8 should be set to 1 to free the bus. When receiving, D8 should be set to ACK or NACK.

Bits DL2 to DL0 in the UiSMR3 register set a delay time of the SDAi on the falling edge of the SCLi. Based on the UiBRG count source, the delay time can be selected from zero cycles (no delay) and two to eight cycles.

When the SDHI bit in the UiSMR2 register is set to 1 (SDA output disabled), the SDAi pin forcibly becomes high-impedance. Output at the SDAi pin is low if the I/O port is selected for the SDAi and the pin is specified as the output port after selecting I²C mode. In this case, if the SDHI bit is set to 1, the SDAi pin becomes high-impedance.

When the SDHI bit is rewritten while the SCLi pin is held high, a start condition or stop condition is generated. When it is rewritten immediately before the rising edge of the SCLi, an arbitration lost may be accidently detected. Therefore, the SDHI bit should be rewritten so the SDAi pin level changes while the SCLi pin is low.

18.3.6 **SDA Input**

When the IICM2 bit in the UiSMR2 register $(i = 0 to 6)$ is set to 0, the first eight bits of received data (D7 to D0) are stored into bits 7 to 0 in the UiRB register and the ninth bit (ACK/NACK) is stored into bit 8. When the IICM2 bit is set to 1, the first seven bits of received data (D7 to D1) are stored into bits 6 to 0

in the UiRB register and eighth bit (D0) is stored into bit 8.

If the IICM2 bit is set to 1 and the CKPH bit in the UiSMR3 register is set to 1 (clock delayed), the same data that is set when the IICM2 bit is 0 can be read. To read this data, read the UiRB register after data in the ninth bit is latched on the rising edge of the SCLi.

18.3.7 Acknowledge

When data is to be received in master mode, the ACK is output after eight bits are received by setting the UiTB register to 00FFh as dummy data. When the STSPSEL bit in the UiSMR4 register ($i = 0$ to 6) is set to 0 (serial I/O circuit selected) and the ACKC bit is set to 1 (ACK data output), the value of the ACKD bit is output at the SDAi pin.

If the IICM2 bit is set to 0, the NACK interrupt request is generated when the SDAi pin is held high on the rising edge of the ninth bit of the SCLi. The ACK interrupt request is generated when the SDAi pin is held low.

If the DMA request source is "UARTi receive interrupt request or ACK interrupt request", the DMA transfer is activated when an ACK is detected.

18.3.8 **Initialization of Transmit/Receive Operation**

When the CKDIR bit in the UiMR register $(i = 0 to 6)$ is set to 1 (external clock selected) and the STC bit in the UiSMR2 register is set to 1 (the circuit is initialized), and a start condition is detected, the following three operations are performed:

- The transmit register is reset and the content of the UiTB register is transferred to the transmit register. The new data transmission starts on the falling edge of the first bit of the next SCLi as transmit clock. The content of the transmit register before the reset is output at the SDAi pin in the period from the falling edge of the SCLi until the first data output.
- The receive register is reset and the new data reception starts on the falling edge of the first bit of the next SCLi.
- The SWC bit in the UiSMR2 register is set to 1 (the SCL pin is held low after the eighth bit of the SCLi is received).

If UARTi transmission/reception is started with this function, the TI bit in the UiC1 register does not change.

18.4 **Special Mode 2**

Special mode 2 enables serial communication between one or multiple masters and multiple slaves. The $\overline{\text{SSI}}$ input pin ($i = 0$ to 6) controls the serial bus communication. Table 18.13 lists specifications of special mode 2.

Notes:

- In case external clock is selected, the following preconditions should be met: $1.$
	- The CLKi pin is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge)
	- . The CLKi pin is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge)
- 2. If an overrun error occurs, the UiRB register is undefined. The IR bit in the SiRIC register is not changed to 1 (interrupts requested).

Table 18.14 lists register settings in special mode 2.

18.4.1 \overline{SSi} Input Pin Function (i = 0 to 6)

Special mode 2 is selected by setting the SSE bit in the UiSMR3 register to 1 (SS enabled). The CTSi/ RTSi/SSi pin functions as SSi input.

The DINC bit in the UiSMR3 register determines which MCU performs as master or slave.

When multiple MCUs perform as master (multi-master system), the SSI pin setting determines which master MCU is active and when.

18.4.1.1 **SS Function in Slave Mode**

When the DINC bit is set to 1 (slave mode selected) while an input at the SSI pin is high, the STXDi pin becomes high-impedance and the clock input at the CLKi pin is ignored. When an input at the SSi pin is low, the clock input is valid and serial data is output from the STXDi pin to enable serial communication.

$18.4.1.2$ **SS Function in Master Mode**

When the DINC bit is set to 0 (master mode selected) while an input at the \overline{SS} pin is high, which means there is the only one master MCU or no other master MCU is active, the MCU as master starts communication. The master provides the transmit/receive clock output at the CLKi pin. When input at the SSi pin is low, which means that there are more masters, pins TXDi and CLKi become highimpedance. This error is called a mode fault. It can be verified using the ERR bit in the UiSMR3 register. The ongoing data transmission/reception is not stopped even if a mode fault occurs. To stop transmission/reception, bits SMD2 to SMD0 in the UiMR register should be set to 000b (serial interface disabled).

Figure 18.37 Serial Bus Communication Control with SSI Pin

18.4.2 **Clock Phase Setting**

The CKPH bit in the UiSMR3 register ($i = 0$ to 6) and the CKPOL bit in the UiC0 register select one of four combinations of transmit/receive clock polarity and serial clock phase.

The transmit/receive clock phase and polarity should be identical for the master device and the communicating slave device.

18.4.2.1 **Transmit/Receive Timing in Master Mode**

When the DINC bit is set to 0 (master mode selected), the CKDIR bit in the UiMR register should be set to 0 (internal clock selected) to generate the clock. Figure 18.38 shows transmit/receive timing of each clock phase.

Figure 18.38 Transmit/Receive Timing in Master Mode

18.4.2.2 **Transmit/Receive Timing in Slave Mode**

When the DINC bit is set to 1 (slave mode selected), the CKDIR bit in the UiMR register should be set to 1 (external clock selected).

When the CKPH bit is set to 0 (non clock delayed) while input at the \overline{SSi} pin is high, the STXDi pin becomes high-impedance. When input at the \overline{SS} pin is low, the conditions for data transmission are all met, but output is undefined. Then the data transmission/reception starts synchronizing with the clock. Figure 18.39 shows the transmit/receive timing.

When the CKPH bit is set to 1 (clock delayed) while an input at the \overline{SSi} pin is high, the STXDi pin becomes high-impedance. When an input at the SSi pin is low, the first data is output. Then the data transmission starts synchronizing with the clock. Figure 18.40 shows the transmit/receive timing.

Figure 18.39 Transmit/Receive Timing in Slave Mode (CKPH = 0)

Figure 18.40 Transmit/Receive Timing in Slave Mode (CKPH = 1)

18.5 Notes on Serial Interface

18.5.1 Changing the UiBRG Register ($i = 0$ to 8)

- . Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.
- . If a clock is input immediately after the UiBRG register is set to 00h, the counter reaches FFh. In this case, it requires an extra 256 clocks to reload 00h into the register. Once the 00h is reloaded, the counter performs the operation without dividing the count source according to the setting.

18.5.2 **Synchronous Serial Interface Mode**

18.5.2.1 **Selecting an External Clock**

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register $(i = 0 to 8)$ is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge):
	- The TE bit in the UiC1 register is set to 1 (transmission enabled).
	- The RE bit in the UiC1 register is set to 1 (reception enabled). This bit setting is not required in transmit operation only.
	- The TI bit in the UiC1 register is set to 0 (data held in the UiTB register).

18.5.2.2 **Receive Operation**

- . In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set the UARTi-associated registers ($i = 0$ to 8) for a transmit operation, even if the MCU is used only for receive operation. Dummy data is output from the TXDi pin while receiving if the TXDi pin is set to output mode.
- If data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register is not changed to 1.

18.5.3 Special Mode 1 (I²C Mode)

. To generate a start condition, stop condition, or restart condition, set the STSPSEL bit in the UiSMR4 register ($i = 0$ to 6) to 0. Then, wait a half or more clock cycles of the transmit/receive clock to change the respective condition generate bit (the STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1 .

18.5.4 **Reset Procedure on Communication Error**

- . Operations which result in communication errors such as rewritting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.
- A. Synchronous Serial Interface Mode
	- (1) Set the TE bit in the UiC1 register ($i = 0$ to 8) to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
	- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
	- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.
- **B.** UART Mode
	- (1) Set the TE bit in the UiC1 register to 0 (transmittion disabled) and the RE bit to 0 (reception disabled).
	- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
	- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

19. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter with a capacitive coupling amplifier.

The result of an A/D conversion is stored in the A/D registers corresponding to selected pins. It is stored in the AD00 register only when DMAC operating mode is enabled.

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). This bit setting enables the power supply from VREF pin to the resistor ladder to stop.

Table 19.1 lists specifications of the A/D converter. Figure 19.1 shows a block diagram of the A/D converter. Figure 19.2 to Figure 19.7 show registers associated with the A/D converter.

Table 19.1 A/D Converter Specifications

Notes:

- 1. Analog input voltage is not affected by with/without the sample and hold function.
- 2. The ϕ AD frequency should be as follows:
	- When $VCC = 4.2$ to 5.5 V, 16 MHz or below
	- When $VCC = 3.0$ to 4.2 V, 10 MHz or below
	- . Without the sample and hold function, 250 kHz or above
	- . With the sample and hold function, 1 MHz or above
- 3. When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.
- 4. Spec of the 144-pin package. In the 100-pin package, 26 channels are available.
- 5. Pins AN15_0 to AN15_7 are not available in the 100-pin package.

Figure 19.2 AD0CON0 Register

Notes:

- 1. When this register is rewritten during an A/D conversion, the converted result is undefined.
- 2. This bit setting is enabled in single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multi-port single sweep mode, or multi-port repeat sweep mode 0.
- 3. Either AN, ANO, AN2, or AN15 port should be selected by using bits APS1 and APS0 in the AD0CON2 register.
- 4. These pins are commonly used in the A/D conversion when the MD2 bit is set to 1.
- 5. Set bits SCAN0 and SCAN1 to 11b in multi-port single sweep mode or multi-port repeat sweep mode 0.
- 6. When the MSS bit in the AD0CON3 register is set to 1 (multi-port sweep mode enabled), the MD2 bit should he set to 0
- 7. Refer to the note on the CKS0 bit in the AD0CON0 register.
- 8. This bit controls the reference voltage to the A/D converter. It does not affect the VREF performance of the D/A converter.
- 9. The VCUT bit should not be set to 0 during the A/D conversion.
- 10. When the VCUT bit is switched from 0 to 1, the A/D conversion should be started after 1 us or more.
- 11. Bits OPA 0 and OPA1 can be set to 01b or 10b only in one-shot mode or repeat mode. They should be set to 00b or 11b in other modes.
- 12. When the MSS bit in the AD0CON3 register is set to 1 (multi-port sweep mode enabled), bits OPA0 and OPA 1 should be set to 00b.

Figure 19.3 AD0CON1 Register

3. Do not set bits APS1 and APS0 to 01b In the 100-pin package when the MSS bit in the AD0CON3 register is set to 0 (multi-port sweep mode disabled).

4. These bits can be set to 10b or 11b in single-chip mode only.

Figure 19.4 AD0CON2 Register

- 5. To transfer converted results by DMA, configure the DMAC.
- 6. To set the MSS bit to 1, the following bit settings should be done: -the MD2 bit in the AD0CON1 register: 0 (mode other than repeat sweep mode 1) -bits APS1 and APS0 in the AD0CON2 register: 01b (AN15_0 to AN15_7) -bits OPA1 and OPA0 in the AD0CON1 register: 00b (no use of ANEX0 or ANEX1).
- 7. Refer to the note on the CKS0 bit in the AD0CON0 register.
- 8. This bit setting is enabled when the MSS bit is set to 1. The read value is undefined when the MSS bit is set to 0.

Figure 19.5 AD0CON3 Register

4. When the MSS bit in the AD0CON3 register is set to 0 (multi-port sweep mode disabled), set bits MSP11 and MPS10 to 00b. When it is set to 1 (multi-port sweep mode enabled), set them to any value other than 00_b

Figure 19.7 Registers AD00 to AD07

Mode Descriptions 19.1

$19.1.1$ **One-shot Mode**

In one-shot mode, the analog voltage applied to a selected pin is converted into a digital code only once. Table 19.2 lists specifications of one-shot mode.

Repeat Mode 19.1.2

In repeat mode, the analog voltage applied to a selected pin is repeatedly converted into a digital code. Table 19.3 lists specifications of repeat mode.

Item	Specification
Function	Converts repeatedly the analog voltage input to a pin into a digital code. The pin is selected using bits CH2 to CH0 in the AD0CON0 register, OPA1 and OPA0 in the AD0CON1 register, and APS1 and APS0 in the AD0CON2 register
Start conditions	In the TRG bit setting in the AD0CON0 register to 0 (software trigger), the ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.
	In the TRG bit setting to 1 (external trigger or hardware trigger), external trigger request source is selected by the TRG0 bit in the AD0CON2 register.
	• When 0 is selected, an input signal at the ADTRG pin switches from high to low after the ADST bit is set to 1 by a program. • When 1 is selected,
	generation of a timer B2 interrupt request which has passed through the circuit to set interrupt generating frequency in the three-phase motor control timers after the ADST bit is set to 1 by a program.
Stop conditions	• The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
generation timing	disabled), no interrupt request is generated.
	In the DUS bit setting to 1 (DMAC operating mode enabled), every time an A/D
	conversion is completed, an interrupt request is generated
Analog voltage input pins	One pin is selected from among AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1
Reading of A/D	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
converted result	disabled),
	read the AD0j register ($j = 0$ to 7) corresponding to the selected pin
	In the DUS bit setting to 1 (DMAC operating mode enabled),
	. when the converted result is transferred by DMA,
	configure the DMAC (refer to 13. "DMAC"), then
	A/D converted result is stored in the AD00 register after the conversion is completed. The DMAC transfers the converted result from the AD00 register
	to given memory space.
	Do not read the AD00 register by a program
	• when the converted result is transferred by a program,
	read the AD00 register after the IR bit in the AD0IC register becomes 1. Set the IR bit back to 0

Table 19.3 Repeat Mode Specification

Single Sweep Mode $19.1.3$

In single sweep mode, the analog voltage applied to selected pins is converted one-by-one into a digital code. Table 19.4 lists specifications of single sweep mode.

Item	Specification
Function	Converts one-by-one the analog voltage input to a set of pins into a digital code.
	The pins are selected using bits SCAN1 and SCAN0 in the AD0CON1 register
	and APS1 and APS0 in the AD0CON2 register
Start conditions	In the TRG bit setting in the AD0CON0 register to 0 (software trigger),
	the ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by
	a program.
	In the TRG bit setting to 1 (external trigger or hardware trigger),
	external trigger request source is selected by the TRG0 bit in the AD0CON2
	register.
	. When 0 is selected,
	an input signal at the ADTRG pin switches from high to low after the ADST bit
	is set to 1 by a program.
	• When 1 is selected,
	generation of a timer B2 interrupt request which has passed through the
	circuit to set interrupt generating frequency in the three-phase motor control
	timers after the ADST bit is set to 1 by a program.
Stop conditions	. An A/D conversion is completed (the ADST bit is set to 0 when the software
	trigger is selected)
	. The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
generation timing	disabled), when a sweep is completed, an interrupt request is generated.
	In the DUS bit setting to 1 (DMAC operating mode enabled), every time an A/D
	conversion is completed, an interrupt request is generated
Analog voltage input	Selected from a group of 2 pins (ANi_0 and ANi_1) (i = none, 0, 2, 15), 4 pins
pins	(ANi_0 to ANi_3), 6 pins (ANi_0 to ANi_5), or 8 pins (ANi_0 to ANi_7)
Reading of A/D	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
converted result	disabled),
	read the AD0j register ($j = 0$ to 7) corresponding to the selected pin
	In the DUS bit setting to 1 (DMAC operating mode enabled),
	configure the DMAC (refer to 13. "DMAC"), then
	A/D converted result is stored in the AD00 register after the conversion is
	completed. The DMAC transfers the converted result from the AD00 register
	to given memory space.
	Do not read the AD00 register by a program

Table 19.4 Single sweep mode Specification

Repeat Sweep Mode 0 19.1.4

In repeat sweep mode 0, the analog voltage applied to selected pins is repeatedly converted into a digital code. Table 19.5 lists specifications of repeat sweep mode 0.

Item	Specification
Function	Converts repeatedly the analog voltage input to a set of pins into a digital code.
	The pins are selected using bits SCAN1 and SCAN0 in the AD0CON1 register
	and APS1 and APS0 in the AD0CON2 register
Start conditions	In the TRG bit setting in the AD0CON0 register to 0 (software trigger),
	the ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a program.
	In the TRG bit setting to 1 (external trigger or hardware trigger),
	external trigger request source is selected by the TRG0 bit in the AD0CON2
	register.
	• When 0 is selected,
	an input signal at the ADTRG pin switches from high to low after the ADST bit
	is set to 1 by a program.
	• When 1 is selected,
	generation of a timer B2 interrupt request which has passed through the
	circuit to set interrupt generating frequency in the three-phase motor control
	timers after the ADST bit is set to 1 by a program.
Stop conditions	. The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
generation timing	disabled), no interrupt request is generated.
	In the DUS bit setting to 1 (DMAC operating mode enabled), every time an A/D
	conversion is completed, an interrupt request is generated
Analog voltage input	Selected from a group of 2 pins (ANi_0 and ANi_1) $(i = none, 0, 2, 15)$, 4 pins
pins	(ANi_0 to ANi_3), 6 pins (ANi_0 to ANi_5), or 8 pins (ANi_0 to ANi_7)
Reading of A/D	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
converted result	disabled),
	read the AD0j register ($j = 0$ to 7) corresponding to the selected pin
	In the DUS bit setting to 1 (DMAC operating mode enabled),
	. when the converted result is transferred by DMA,
	configure the DMAC (refer to 13. "DMAC"), then
	A/D converted result is stored in the AD00 register after the conversion is
	completed. The DMAC transfers the converted result from the AD00 register
	to given memory space.
	Do not read the AD00 register by a program
	• when the converted result is transferred by a program,
	read the AD00 register after the IR bit in the AD0IC register becomes 1. Set
	the IR bit back to 0

Table 19.5 Repeat Sweep Mode 0 Specification

Repeat Sweep Mode 1 19.1.5

In repeat sweep mode 1, the analog voltage applied to eight selected pins including some prioritized pins is repeatedly converted into a digital code. Table 19.6 lists specifications of repeat sweep mode 1.

Item	Specification
Function	Converts repeatedly the analog voltage input to a set of eight pins into a digital
	code. A/some selected pin(s) is/are converted by priority
	e.g. When AN_0 is prioritized, the analog voltage is converted into a digital
	code in the following order: AN_0→AN_1→AN_0→AN_2→AN_0→AN_3…
	The eight pins are selected using bits SCAN1 and SCAN0 in the AD0CON1
	register and APS1 and APS0 in the AD0CON2 register
Start conditions	In the TRG bit setting in the AD0CON0 register to 0 (software trigger),
	the ADST bit in the AD0CON0 register is set to 1 (A/D conversion started) by a
	program.
	In the TRG bit setting to 1 (external trigger or hardware trigger),
	external trigger request source is selected by the TRG0 bit in the AD0CON2
	register.
	• When 0 is selected,
	an input signal at the ADTRG pin switches from high to low after the ADST bit
	is set to 1 by a program. Retrigger is invalid.
	• When 1 is selected,
	generation of a timer B2 interrupt request which has passed through the circuit
	to set interrupt generating frequency in the three-phase motor control timers
	after the ADST bit is set to 1 by a program.
Stop conditions	• The ADST bit is set to 0 (A/D conversion stopped) by a program
Interrupt request	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
generation timing	disabled), no interrupt request is generated.
	In the DUS bit setting to 1 (DMAC operating mode enabled), every time an A/D
	conversion is completed, an interrupt request is generated
Analog voltage input	8 (ANi \angle 0 to ANi \angle 7) (i = none, 0, 2, 15)
pins	
Prioritized pin(s)	Selected from a group of 1 pin (ANi_0), 2 pins (ANi_0 and ANi_1), 3 pins (ANi_0
	to ANi_2), or 4 pins (ANi_0 to ANi_3)
Reading of A/D	In the DUS bit setting in the AD0CON3 register to 0 (DMAC operating mode
converted result	disabled),
	read the AD0j register ($j = 0$ to 7) corresponding to the selected pin
	In the DUS bit setting to 1 (DMAC operating mode enabled),
	. when the converted result is transferred by DMA,
	configure the DMAC (refer to 13. "DMAC"), then
	A/D converted result is stored in the AD00 register after the conversion is
	completed. The DMAC transfers the converted result from the AD00 register to
	given memory space.
	Do not read the AD00 register by a program
	• when the converted result is transferred by a program,
	read the AD00 register after the IR bit in the AD0IC register becomes 1. Set the
	IR bit back to 0

Table 19.6 Repeat Sweep Mode 1 Specification

Multi-port Single Sweep Mode 19.1.6

In multi-port single sweep mode, the analog voltage applied to 16 selected pins is converted one-byone into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 19.7 lists specifications of multi-port single sweep mode.

Multi-port Repeat Sweep Mode 0 19.1.7

In multi-port repeat sweep mode 0, the analog voltage applied to 16 selected pins is repeatedly converted into a digital code. The DUS bit in the AD0CON3 register should be set to 1 (DMAC operating mode enabled). Table 19.8 lists specifications of multi-port repeat sweep mode 0.

19.2 **Functions**

$19.2.1$ **Resolution Selection**

The resolution is selected using the BITS bit in the AD0CON1 register. When the BITS bit is set to 1 (10-bit precision), the A/D converted result is stored into bits 9 to 0 in the AD0i register ($i = 0$ to 7). When the BITS bit is set to 0 (8-bit precision), the result is stored into bits 7 to 0 in the AD0i register.

$19.2.2$ **Sample and Hold Function**

This function improves the conversion rate per pin to 28 ϕ AD cycles at 8-bit resolution and 33 ϕ AD cycles for 10-bit resolution. To use this function, which is available in all operating modes, set the SMP bit in the AD0CON2 register to 1 (with sample and hold function). Start the A/D conversion after setting the SMP bit

$19.2.3$ **Trigger Selection**

A trigger to start A/D conversion is specified by the combination of TRG bit in the AD0CON0 register and the TRG0 bit in the AD0CON2 register. Table 19.9 lists the settings of the trigger selection.

Table 19.9 Trigger Selection Settings

Notes:

1. The A/D converter starts operating if a trigger is generated while the ADST bit is set to 1 (A/D conversion started).

If an external trigger or a hardware trigger is generated during an A/D conversion, the A/D converter $2.$ aborts the operation in progress. Then, it resumes the operation.

19.2.4 **DMAC Operating Mode**

The DMAC operating mode is available in all operating modes. When the A/D converter is in multi-port single sweep mode or multi-port repeat sweep mode 0, the DMAC operating mode should be used definitely. When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled), all A/D converted results are stored into the AD00 register. The DMAC transfers the data from the AD00 register to a given memory space every time an A/D conversion is completed at a pin. 8-bit DMA transfer should be selected for 8-bit resolution. For 10-bit resolution, 16-bit DMA transfer should be selected. Refer to 13. "DMAC" for details.

19.2.5 **Function-extended Analog Input Pins**

In one-shot mode and repeat mode, pins ANEX0 and ANEX1 are available as analog input by setting bits OPA1 and OPA0 in the AD0CON1 register (refer to Table 19.10). The A/D converted result of pins ANEX0 and ANEX1 are respectively stored into registers AD00 and AD01. However, when the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled), all results are stored into the AD00 reaister.

To use function-extended analog input pins, bits APS1 and APS0 in the AD0CON2 register should be set to 00b (AN0 to AN7, ANEX0, ANEX1 as analog input port) and the MSS bit in the AD0CON3 register to 0 (multi-port sweep mode disabled).

AD0CON1 Register		ANEX ₀	ANEX ₁
OPA ₁	OPA ₀		
		Not used	INot used
		Analog input	Not used
		lNot used	Analog input
		Output to an external op-amp	Input from an external op-amp

Table 19.10 Function-extended Analog Input Pin Settings

$19.2.6$ **External Operating Amplifier (Op-AMP) Connection Mode**

In external op-amp connection mode, multiple analog inputs can be amplified by one external op-amp using function-extended analog input pins ANEX0 and ANEX1.

When bits OPA1 and OPA0 in the AD0CON1 register are set to 11b (external op-amp connected). the voltage applied to pins AN0 to AN7 are output from the ANEX0 pin. This output signal should be amplified by an external op-amp and applied to the ANEX1 pin.

The analog voltage applied to the ANEX1 pin is converted into a digital code. The converted result is stored into the corresponding AD0i register ($i = 0$ to 7). The conversion rate varies with the response of the external op-amp. The ANEX0 pin should not be connected to the ANEX1 pin directly.

To use external op-amp connection mode, bits APS1 and APS0 in the AD0CON2 register should be set to 00b (AN0 to AN7, ANEX0, ANEX1 as analog input port).

Figure 19.8 shows an example of an external op-amp connection.

Figure 19.8 External Op-Amp Connection

19.2.7 **Power Saving**

When the A/D converter is not in use, power consumption can be reduced by setting the VCUT bit in the AD0CON1 to 0 (VREF disconnected). With this bit setting the reference voltage input pin (VREF) can be disconnected from the resistor ladder, which enables the power supply from the VREF to the resistor ladder to stop.

To use the A/D converter, the VCUT bit should be set to 1 (VREF connected) and 1 µs or more after, the ADST bit in the AD0CON0 register should be set to 1 (A/D conversion started). Bits ADST and VCUT should not be set to 1 simultaneously. The VCUT bit should not be set to 0 during the A/D conversion. The VCUT bit does not affect the VREF performance of the D/A converter (Refer to Figure 19.9).

Figure 19.9 Power Supply by VCUT Bit

19.2.8 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

Figure 19.10 shows an analog input pin and external sensor equivalent circuit.

To perform A/D conversion correctly, internal capacitor (C) charging, shown in Figure 19.10, should be completed within the specified period. This period, called sampling time, is 2 ϕ AD cycles for conversion without the sample and hold function and 3 ϕ AD cycles for conversion with this function.

Figure 19.10 Analog Input Pin and External Sensor Equivalent Circuitry

The voltage between pins (VC) is expressed as follows:

$$
VC = \text{VIN}\left\{1 - e^{-\frac{t}{C(R0 + R)}}\right\}
$$

When $t = T$ and the precision (error) is x or less,

$$
VC = VIN - \frac{x}{y} VIN = VIN \left(1 - \frac{x}{y}\right)
$$

Thus, output impedance of the sensor equivalent circuit (R0) is determined by the following formulas:

$$
e^{-\frac{T}{C(R0+R)}} = \frac{x}{y}
$$

$$
-\frac{T}{C(R0+R)} = \ln \frac{x}{y}
$$

$$
R0 = -\frac{T}{C\ln \frac{x}{y}} - R
$$

where:

 $T[s] =$ Sampling time $R0[\Omega]$ = Output Impedance of the sensor equivalent circuit $VC = Potential difference between edges of the capacitor $C$$ $R[\Omega]$ = Internal resistance of the MCU $x[LSB]$ = Precision (error) of the A/D converter $y[step]$ = Resolution of the A/D converter (1024 steps @10-bit mode, 256 steps @ 8-bit mode)

When ϕ AD = 10 MHz, the A/D conversion mode is 10-bit resolution with the sample and hold function, the output impedance (R0) with the precision (error) of 0.1 LSB or less is determined by the following formula:

Using T = 0.3 µs, R = 2.0 k Ω (reference value), C = 6.5 pF (reference value), x = 0.1, y = 1024,

$$
RO = -\frac{0.3 \times 10^{-6}}{6.5 \times 10^{-12} \times 10 \frac{0.1}{1024}} - 2.0 \times 10^{3}
$$

$$
= 2998
$$

Thus, the allowable output impedance of the sensor equivalent circuit (R0), making the precision (error) of 0.1 LSB or less, should be less than 3 k Ω .

Actual error, however, is the value of absolute precision added to 0.1 LSB mentioned above.

19.3 **Notes on A/D Converter**

$19.3.1$ **Notes on Designing Boards**

• Three capacitors should be respectively placed between the AVSS pin and such pins as AVCC, VREF, and analog inputs (AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, and AN15_0 to AN15 7) to avoid error operations caused by noise or latchup, and to reduce conversion errors. Figure 19.11 shows an example of pin configuration for A/D converter.

Figure 19.11 Pin Configuration for A/D Converter

- . Do not use any of the four pins AN_4 to AN_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.

19.3.2 **Notes on Programming**

- The following registers should be written while the A/D conversion is stopped, that is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, and AD0CON4.
- . If the VCUT bit in the AD0CON1 register is switched from 0 (VREF connected) to 1 (VREF disconnected), the A/D conversion should be started after 1 us or more. Set the VCUT bit to 0 when A/D conversion is not used to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (the port is used as A/D input).
- If the TRG bit in the AD0CON0 register is set to 1 (external trigger or hardware trigger is selected), set the corresponding port direction bit (PD9 7 bit) for the ADTRG pin to 0 (input).
- The ϕ AD frequency should be 16 MHz or below when VCC is 4.2 to 5.5 V, and 10 MHz or below when VCC is 3.0 to 4.2 V. It should be 1 MHz or above if the sample and hold function is enabled. If not, it should be 250 kHz or above.
- . If A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, re-select analog input pins by using bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register ($i = 0$ to 7) is read when the A/D converted result is stored to the register, the stored value may have an error. Read the AD0i register after the A/D conversion has been completed.

In one-shot mode or single sweep mode, read the respective AD0i register after the IR bit in the AD0IC register has become 1 (interrupt requested).

In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time when an A/D conversion has been completed if the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register has become 1 (interrupt requested).

- . If the A/D conversion in progress is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- The external trigger cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD0i register by a program.
- If, in single sweep mode, the A/D conversion in progress is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt the A/D conversion, first disable interrupts, then set the ADST bit to 0.

20. D/A Converter

The MCU has two separate 8-bit R-2R resistor ladder D/A converters.

Digital code is converted to an analog voltage when a value is written to the corresponding DAi register $(i = 0,1)$. The DAIE bit in the DACON register determines whether the D/A conversion result is output or not. To output the converted value, the DAiE bit should be set to 1 (output enabled). This bit setting disables a pull-up resistor for the corresponding port.

Analog voltage to be output (V) is calculated based on the value (n) set in the DAi register ($n =$ decimal).

$$
V = \frac{VREF \times n}{256} \qquad (n = 0 \text{ to } 255)
$$

VREF: reference voltage

Table 20.1 lists specifications of the D/A converter. Figure 20.1 shows a block diagram of the D/A converter. Figure 20.2 and Figure 20.3 show registers associated with the D/A. Figure 20.4 shows a D/A converter equivalent circuit.

When the D/A converter is not used, the DAi register should be set to 00h and the DAiE bit should be set to 0 (output disabled).

Table 20.1 D/A Converter Specifications

Figure 20.1 D/A Converter Block Diagram

Figure 20.2 DACON Register

Figure 20.4 D/A Converter Equivalent Circuitry

RENESAS

21. CRC Calculator

The CRC (Cyclic Redundancy Check) calculator is used for error detection in data blocks. A generator polynomial of CRC-CCITT (X^{16} + X^{12} + X^5 + 1) generates a CRC.

The CRC is a 16-bit code generated for given blocks of 8-bit data. It is set in the CRCD register every time 1-byte data is written to the CRCIN register after a default value is set to the CRCD register.

Figure 21.1 shows a block diagram of the CRC calculator. Figure 21.2 and Figure 21.3 show registers associated with the CRC. Figure 21.4 shows an example of the CRC calculation.

Figure 21.1 CRC Calculator Block Diagram

Figure 21.2 CRCD Register

Figure 21.3 CRCIN Register

Figure 21.4 CRC Calculation

22. X-Y Conversion

The X-Y conversion rotates a 16 \times 16-bit matrix data 90 degrees or reverses the bit position of 16-bit data. The X-Y conversion is set using the XYC register shown in Figure 22.1.

Data is written in write-only XiR registers ($i = 0$ to 15) and converted data is read in read-only YjR register $(i = 0$ to 15). These registers are allocated to the same address. Figure 22.2 and Figure 22.3 show registers XiR and YiR, respectively. A write/read access from an even address to the XiR/YiR registers should be performed every 16 bits. 8-bit access operation results are undefined.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol XYC	Address 02E0h	XXXX XX00b	Reset Value
	Bit Symbol	Bit Name	Function	RW
	XYC ₀	Read Mode Set Bit	0: Data rotation 1: No data rotation	RW
	XYC ₁	Write Mode Set Bit	0: No bit position reverse 1: Bit position reverse	RW
	$(b7-b2)$	value	No register bits; should be written with 0 and read as undefined	

Figure 22.1 XYC Register

Figure 22.3 Registers Y0R to Y15R

22.1 **Data Conversion on Reading**

The XYC0 bit in the XYC register selects a read mode for the YjR register. When the XYC0 bit is set to 0 (data rotation), bit j in the corresponding registers X0R to X15R is automatically read on reading the YjR register ($i = 0$ to 15).

More concretely, on reading bit i ($i = 0$ to 15) in the Y0R register, the data of each bit 0 in the XiR register is read. That is, a read data of bit 0 in the Y15R register means the data of bit 15 in the X0R register and the data of bit 15 in the Y0R register is identical to that of bit 0 in the X15R register.

Figure 22.4 shows the conversion table when the XYC0 bit is set to 0 and Figure 22.5 shows an example of X-Y conversion.

Figure 22.4 Conversion Table (XYC0 Bit = 0)

Figure 22.5 X-Y Conversion

When the XYC0 bit is set to 1 (no data rotation), the data of each bit in the YjR register is identical to that written in the XiR register. Figure 22.6 shows the conversion table when the XYC0 bit is set to 1.

Figure 22.6 Conversion Table (XYC0 Bit = 1)

22.2 **Data Conversion on Writing**

The XYC1 bit in the XYC register selects a write mode for the XiR register.

When the XYC1 bit is set to 0 (no bit position reverse), the data is written in order. When it is set to 1 (bit position reverse), the data is written in reversed order. Figure 22.7 shows the conversion table when the XYC1 bit is set to 1.

Figure 22.7 Conversion Table (XYC1 Bit = 1)

23. Intelligent I/O

The intelligent I/O is a multifunctional I/O port for time measurement, waveform generation, variable character length synchronous serial interface, and IEBus.

It consists of three groups each of which has one free-running 16-bit base timer and eight 16-bit registers for time measurement or waveform generation.

Table 23.1 lists functions and channels of the intelligent I/O.

Notes:

- 1. Functions time measurement and waveform generation share a pin.
- 2. Contact a Renesas Electronics sales office to use the optional features.

Each channel individually selects a function from the time measurement and the waveform generation.

Figure 23.1 to Figure 23.3 show block diagrams of the intelligent I/O.

Intelligent I/O Group 0 Block Diagram ($j = 0$ to 7) Figure 23.1

Figure 23.2 Intelligent I/O Group 1 Block Diagram ($j = 0$ to 7)

Figure 23.3 Intelligent I/O Group 2 Block Diagram (j = 0 to 7)

RENESAS

Figure 23.4 to Figure 23.17 show registers associated with the intelligent I/O base timer, the time measurement, and the waveform generation (For registers associated with the serial interface, refer to Figure 23.33 to Figure 23.40).

Figure 23.4 Registers G0BT to G2BT

1. This bit setting is enabled only when bits UD1 and UD0 in the GjBCR1 register $(j = 0, 1)$ are set to 10b (twophase pulse signal processing mode). Bits BCK1 and BCK0 should not be set to 10b in other modes or in group 2.

Figure 23.5 Registers G0BCR0 to G2BCR0

Notes:

- 1. The group 0 base timer is reset by synchronizing with the reset of group 1 base timer, and vice versa.
- 2. The base timer is reset after two fBTi clock cycles if the base timer value has matched the GiPO0 register setting (Refer to Figure 23.14 for the details on the GiPO0 register). When the RST1 bit is set to 1, the value of GiPOj register ($j = 1$ to 7) to be used for the waveform generation should be smaller than that of the GiPO0 register.
- 3. The base timer is reset by an input of low signal to the external interrupt input pin selected for the UDiZ signal by the IFS2 register.
- 4. To start base timers groups 0 and 1 individually, the BTS bit should be set to 1 after setting the BTkS bit ($k = 0$, 1) in the BTSR register to 0 (base timer is reset).
- 5. To start the base timers of two or all groups simultaneously, the BTSR register should be used. The BTS bit should be set to 0.
- 6. In two-phase pulse signal processing mode, the base timer is not reset, even though the RST1 bit is set to 1, if the timer counter decrements the count after two clock cycles when the base timer value matches the GiPO0 register.

Figure 23.6 Registers G0BCR1 and G1BCR1

3. To start the base timers of two or all groups simultaneously, the BTSR register should be used. The BTS bit should be set to 0.

4. This bit setting is enabled when the RTP bit in the G2POCRi register is set to 1 (real-time port used).

Figure 23.7 G2BCR1 Register

Figure 23.8 BTSR Register

2. These bit settings are enabled when the GT bit is set to 1.

3. The GOC bit becomes 0 after gating is cleared.

Figure 23.11 Registers G0TM0 to G0TM7 and G1TM0 to G1TM7

Notes:

1. This bit setting is enabled only for even channels. In SR waveform output mode, the corresponding odd channel (the next channel after an even channel) setting is ignored. Waveforms are only output from even channels.

2. The setting value is output by a write to the IVL bit if the FSCj bit in the GiFS register is set to 0 (the waveform generation selected) and the IFE bit in the GiFE register is set to 1 (the function for channel j enabled).

3. This bit is available only in the GiPOCR0 register. Bit 6 in registers GiPOCR1 to GiPOCR7 should be set to 0. 4. To set the BTRE bit to 1, bits BCK1 and BCK0 in the GiBCR0 register should be set to 11b (f1) and bits UD1 and UD0 in the GiBCR1 register should be set to 00b (increment counting mode).

5. The output level inversion is the final step in waveform generation process. When the INV bit is set to 1 (output level is inverted), high is output by setting the IVL bit to 0 (output low as default value), and vice versa.

Notes:

1. When the RTP bit is set to 1, the settings of bits MOD2 to MOD0 are disabled.

2. This bit setting is enabled only for even channels. In SR waveform output mode, the corresponding odd channel (the next channel after an even channel) setting is ignored. Waveforms are not output from odd channels but even channels.

3. This bit setting is enabled only for channels 0 and 1 of the group 2. To use the ISTXD2 or IEOUT pin as an output, bits MOD2 to MOD0 in the G2POCR0 register should be set to 111b. To use the ISCLK2 pin, the same bits in the G2POCR1 register should be set to 111b. This bit setting should not be done in other channels than 0 and 1.

4. This bit setting is enabled when the RTP bit is set to 1 (real-time port used) and the PRP bit in the G2BCR1 register is set to 1 (parallel RTP output mode).

5. The output level inversion is the final step in waveform generation process. When the INV bit is set to 1 (output level is inverted), high is output by setting the IVL bit to 0 (output low as default value), and vice versa.

Figure 23.14 Registers G0PO0 to G0PO7, G1PO0 to G1PO7, and G2PO0 to G2PO7

Figure 23.15 Registers G0FS and G1FS

b7 b6 b5 b4 b3 b2 b1 b0	Symbol GOFE to G2FE	Address	Reset Value 01A6h, 0126h, 0166h 0000 0000b	
	Bit Symbol	Bit Name	Function	RW
	IFE0	Channel 0 Function Enable Bit		RW
	IFE ₁	Channel 1 Function Enable Bit		RW
	IFE ₂	Channel 2 Function Enable Bit	0: Disable the function for channel j 1: Enable the function for channel j	RW
	IFE ₃	Channel 3 Function Enable Bit		RW
	IFE4	Channel 4 Function Enable Bit	$(i = 0 to 7)$	RW
	IFE ₅	Channel 5 Function Enable Bit		RW
	IFE ₆	Channel 6 Function Enable Bit		RW
	IFE7	Channel 7 Function Enable Bit		RW

Figure 23.16 Registers G0FE to G2FE

Figure 23.17 G2RTP Register

23.1 Base Timer (for Groups 0 to 2)

The base timer is a free-running counter that counts an internally generated count source. Table 23.2 lists specifications of the base timer. Figure 23.4 to Figure 23.17 show registers associated with the base timer. Figure 23.18 shows a block diagram of the base timer. Figure 23.19, Figure 23.20, and Figure 23.21 show respectively an operation example of the base timer (for groups 0 and 1) in increment counting mode, in increment/decrement counting mode, and in two-phase pulse signal processing mode.

Item	Specification		
Count source (fBTi)	f1 divided by 2(n+1) (for groups 0 to 2), two-phase pulse input divided by		
	$2(n+1)$ (for groups 0 and 1)		
	n: setting value using bits DIV4 to DIV0 in the GiBCR0 register		
	$n = 0$ to 31; however no division when $n = 31$		
Count operations	• Increment counting		
	• Increment/decrement counting		
	• Two-phase pulse signal processing		
Count start conditions	. To start each base timer individually,		
	the BTS bit in the GiBCR1 register is set to 1 (count starts)		
	. To start base timers of two or all groups simultaneously,		
	the BTiS bit in the BTSR register is set to 1 (count starts)		
Count stop condition	The BTiS bit in the BTSR register is set to 0 (base timer is reset) and the BTS		
	bit in the GiBCR1 register is set to 0 (base timer is reset)		
Reset conditions	• The base timer value matches the GiPO0 register setting		
	. An input of low signal into the external interrupt pin as follows:		
	for group 0: selected using bits IFS23 and IFS22 in the IFS2 register		
	for group 1: selected using bits IFS27 and IFS26 in the IFS2 register		
	• The overflow of bit 15 or 9 in the base timer		
	• The base timer reset request from the communication functions (group 2)		
Reset value	0000h		
Interrupt request	When the BTiR bit in the interrupt request register is set to 1 (interrupts		
	requested) by the overflow of bit 9, 14, or 15 in the base timer (refer to Figure		
	11.12		
Read from base timer	• The GiBT register indicates a counter value while the base timer is running		
	• The GiBT register is undefined while the base timer is being reset		
Write to base timer	When a value is written while the base timer is running, the timer counter		
	immediately starts counting from this value. No value can be written while the		
	base timer is being reset		

Table 23.2 Base Timer Specifications ($i = 0$ to 2)

Figure 23.18 Base Timer Block Diagram (i = 0 to 2)

Table 23.3 Base Timer Associated Register Settings (Common Settings for Time Measurement, Waveform Generation, and Serial Interface) (i = 0 to 2)

ıg q ני GiPO0 register).

Bit configurations and functions vary with the groups.

Figure 23.19 Base Timer Increment Counting Mode ($i = 0, 1$) (for Groups 0 and 1)

Figure 23.20 Base Timer Increment/Decrement Counting (i = 0, 1) (for Groups 0 and 1)

Figure 23.21 Base Timer Two-phase Pulse Signal Processing Mode (i = 0, 1) (for Groups 0 and 1)

23.2 Time Measurement (for Groups 0 and 1)

Every time an external trigger is input, the base timer value is stored into the GiTMj register ($i = 0, 1$; $j = 0$ to 7). Table 23.4 lists specifications of the time measurement and Table 23.5 lists its register settings. Figure 23.22 and Figure 23.23 show operation examples of the time measurement and Figure 23.24 shows operation examples with the prescaler or gate function.

Item	Specification
Time measurement	Group 0: Channels 0 to 7
channels	Group 1: Channels 0 to 7
Trigger input polarity	Rising edge, falling edge, or both edges of the IIOi_j pin
Time measurement	The IFE jbit in the GiFE register is set to 1 (function for channel j enabled) while the
start condition	FSCj bit in the GiFS register is set to 1 (time measurement selected)
Time measurement	The IFE jbit is set to 0 (function for channel j disabled)
stop condition	
Time measurement	. Without the prescaler: every time a trigger is input
timing	• With the prescaler (for channels 6 and 7): every (GiTPRk register ($k = 6, 7$) value + 1) times a trigger is input
Interrupt request	When the TMijR bit in the interrupt request register is set to 1 (interrupts requested)
	(Refer to Figure 11.12)
IIOi_j input pin	Trigger input
function	
Selectable functions	• Digital filter
	The digital filter determines a trigger input level every f1 or fBTi cycle and passes
	the signals holding the same level during three sequential cycles
	• Prescaler (for channels 6 and 7)
	Time measurement is executed every (GiTPRk register value + 1) times a trigger is input
	• Gating (for channels 6 and 7)
	This function disables any trigger input to be accepted after the time
	measurement by the first trigger input. However, the trigger input can be
	accepted again if any of following conditions are met while the GOC bit in the GITMCRk register is set to 1 (the gating is cleared when the base timer matches
	the GiPOp register) ($p = 4$, 5; $p = 4$ when $k = 6$; $p = 5$ when $k = 7$):
	. The base timer value matches the GiPOp register setting
	. The GSC bit in the GiTMCRk register is set to 1

Table 23.4 Time Measurement Specifications ($i = 0, 1$; $j = 0$ to 7)

Bit configurations and functions vary with the channels or groups.

Registers associated with the time measurement should be set after setting the base timer-associated registers.

Figure 23.23 Time Measurement Operation (2) ($i = 0, 1$; $j = 0$ to 7)

Figure 23.24 Prescaler and Gate Operations ($i = 0, 1$; $j = 6, 7$)

RENESAS

Waveform Generation (for Groups 0 to 2) 23.3

Waveforms are generated when the base timer value matches the GiPOj register setting ($i = 0$ to 2; $j = 0$ to 7).

Waveform generation has the following six modes:

- Single-phase waveform output mode (for groups 0 to 2)
- Inverted waveform output mode (for groups 0 to 2)
- Set/reset waveform output (SR waveform output) mode (for groups 0 to 2)
- Bit modulation PWM output mode (for group 2)
- Real-time port output (RTP output) mode (for group 2)
- Parallel real-time port output (parallel RTP output) mode (for group 2)

Table 23.6 lists registers associated with the waveform generation.

Bit configurations and functions vary with channels or groups.

Registers associated with the waveform generation should be set after setting the base timer-associated registers.

Note:

1. This bit is available in the G2POCRj register only. Neither the G0POCRj nor G1POCRj register has it.

Single-phase Waveform Output Mode (for Groups 0 to 2) 23.3.1

The output level at the IIOi_j pin (or OUTC2_j pin for Group 2) becomes high when the base timer value matches the GiPOj register ($i = 0$ to 2; $j = 0$ to 7). It switches to low when the base timer reaches 0000h. If the IVL bit in the GiPOCR_i register is set to 1 (high level is output as default value), a high level output is provided when a waveform output starts. If the INV bit is set to 1 (output level is inverted), a waveform with inverted level is output. Refer to Figure 23.25 for details on single-phase waveform mode operation.

Table 23.7 lists specifications of single-phase waveform output mode.

Item	Specification		
Output waveform (1)	. Free-running operation (when bits RST2 to RST0 in the GiBCR1 register are set to 000b)		
	65536 Cycle: fBTi		
	\boldsymbol{m} Low level width: fBTi		
	$65536 - m$ High level width: fBTi		
	m: GiPOj register ($j = 0$ to 7) setting value, 0000h to FFFFh . The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are set to 010b)		
	$n+2$ Cycle: fBTi		
	$\frac{m}{fBTi}$ Low level width:		
	$\frac{n+2-m}{fBTi}$ High level width:		
	m: GiPOj register ($j = 1$ to 7) setting value, 0000h to FFFFh n: GiPO0 register setting value, 0001h to FFFDh If $m \ge n + 2$, the output level is fixed to low		
Waveform output start condition ⁽²⁾	The IFEj $(j = 0 to 7)$ bit in the GiFE register is set to 1 (the function for channel j is enabled)		
Waveform output stop condition	The IFEj bit is set to 0 (the function for channel j is disabled)		
Interrupt request	When the POijR bit in the intelligent I/O interrupt request register is set to 1 (interrupts requested) by matching the base timer value with the GiPOj register setting (Refer to Figure 11.12)		
IIOi_j output pin (or OUTC2_j pin for Group 2)	Pulse signal output		
function			
Selectable functions	• Default value setting This function determines the starting waveform output level • Output level inversion This function inverts the waveform output level and output the inverted		
	signal from the IIOi_j pin (or OUTC2_j pin for Group 2)		

Table 23.7 Single-phase Waveform Output Mode Specifications (i= 0 to 2)

Notes:

- 1. When the INV bit in the GiPOCRj register is set to 1 (output level is inverted), widths low and high are inverted.
- $2.$ To use channels shared by time measurement and waveform generation, the FSCj bit in the GiFS register should be set to 0 (waveform generation is selected).

RENESAS

RENESAS

23.3.2 Inverted Waveform Output Mode (for Groups 0 to 2)

The output level at the IIOi_j pin (or OUTC2_j pin for Group 2) is inverted every time the base timer value matches the GiPOj register setting $(i = 0 to 2; j = 0 to 7)$.

Table 23.8 lists specifications of the inverted waveform output mode. Figure 23.26 shows an example of the inverted waveform output mode operation.

Item	Specification		
Output waveform		. Free-running operation (when bits RST2 to RST0 in the GiBCR1 register	
	are set to 000b)		
	Cycle:	65536×2 fBTi	
	High or low level width: $\frac{65536}{fBTi}$		
		m: GiPOj register ($j = 0$ to 7) setting value, 0000h to FFFFh	
		. The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are set to 010b)	
	Cycle:	$\frac{2(n+2)}{fBTi}$	
	High or low level width: $\frac{n+2}{fBTi}$		
		n: GiPO0 register setting value, 0001h to FFFDh	
	GiPOj register ($j = 1$ to 7) setting value, 0000h to FFFFh		
		If the GiPOj register setting \geq n+2, the output level is not inverted	
Waveform output start		The IFE jbit in the GiFE register $(i = 0 to 7)$ is set to 1 (the function for channel	
condition (1)	j is enabled)		
Waveform output stop		The IFEj bit is set to 0 (the function for channel j is disabled)	
condition			
Interrupt request		When the POijR bit in the intelligent I/O interrupt request register is set to 1	
		(interrupts requested) by matching the base timer value with the GiPOj	
	register setting (Refer to Figure 11.12)		
IIOi_j output pin (or	Pulse signal output		
OUTC2_j pin for Group 2)			
function			
Selectable functions	• Default value setting		
		This function determines the starting waveform output level	
	• Output level inversion		
		This function inverts the waveform output level and outputs the inverted	
		signal from the IIOi_j pin (or OUTC2_j pin for Group 2)	

Inverted Waveform Output Mode Specifications (i = 0 to 2) **Table 23.8**

Note:

1. To use channels shared by time measurement and waveform generation, the FSCj bit in the GiFS register should be set to 0 (waveform generation is selected).

Figure 23.26 Inverted Waveform Output Mode Operation ($i = 0$ to 2)

Set/Reset Waveform Output Mode (SR Waveform Output Mode) (for 23.3.3 Groups 0 to 2)

The output level at the IIOi_j pin (or OUTC2_j pin for Group 2) becomes high when the base timer value matches the GiPOj register setting ($i = 0$ to 2; $j = 0, 2, 4, 6$). It switches to low when the base timer value matches the GiPOk register setting $(k = j + 1)$ or the base timer reaches 0000h. If the IVL bit in the GiPOCRj register ($j = 0$ to 7) is set to 1 (high level is output as default value), a high output level is provided when a waveform output starts. If the INV bit is set to 1 (output level is inverted), a waveform with inverted level is output. Refer to Figure 23.27 for details on SR waveform mode operation. Table 23.9 lists specifications of SR waveform output mode.

Item		Specification
Output waveform (1)		• Free-running operation (when bits RST2 to RST0 in the GiBCR1 register
	are set to 000b)	
	(1) m < n	
	High level width:	$\frac{n-m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$ (2) + $\frac{65536-n}{fBTi}$ (3)
	(2) m \geq n	
	High level width:	$\frac{65536-m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
		m: GiPOj register ($j = 0, 2, 4, 6$) setting value, 0000h to FFFFh n: GiPOk register ($k = j + 1$) setting value, 0000h to FFFFh
	(1) m < n < p+2	. The base timer is reset by matching the base timer value with the GiPO0 register setting (when bits RST2 to RST0 are set to 010b) (4)
	High level width:	$\frac{n+m}{fBTi}$
	Low width:	$\frac{m}{fBTi}$ (2) + $\frac{p+2-n}{fBTi}$ (3)
	(2) $m < p + 2 \le n$	
	High level width:	$\frac{p+2-m}{fBTi}$
	Low level width:	$\frac{m}{fBTi}$
	(3) $m \geq p+2$, output level is fixed to low	
		p: GiPO0 register setting value, 0001h to FFFDh
		m: GiPOj register ($j = 2, 4, 6$) setting value, 0000h to FFFFh n: GiPOk register ($k = j + 1$) setting value, 0000h to FFFFh
Waveform output start		The IFEq bit $(q = 0 to 7)$ in the GiFE register is set to 1 (the function for
Condition (5)	channel q is enabled)	
Waveform output stop condition		The IFEq bit is set to 0 (the function for channel q is disabled)

SR Waveform Output Mode Specifications ($i = 0$ to 2) **Table 23.9**

Notes:

- 1. When the INV bit in the GiPOCRj register is set to 1 (output is inverted), widths low and high are inverted.
- 2. Output period from a base timer reset until when the output level becomes high.
- 3. Output period from when the output level becomes low until the next base timer reset.
- 4. When the GiPO0 register resets the base timer, channels 0 and 1 SR waveform generation functions are not available.
- 5. To use channels shared by time measurement and waveform generation, the FSCj bit in the GiFS register should be set to 0 (waveform generation is selected).

Figure 23.27 SR Waveform Output Mode Operation ($i = 0$ to 2)

Bit Modulation PWM Output Mode (for Group 2) 23.3.4

In bit modulation PWM output mode, a PWM output has a 16-bit resolution.

Pulses are output in repetitive cycles, each cycle consisting of span t repeated 1024 times. The span t

has a cycle of $\frac{64}{fBT2}$. The six upper bits in the G2POj register (j = 0 to 7) determine the base low width.

The ten lower bits determine the number of span t, within a cycle, in which low width is extended by the minimum resolution bit width, that is, 1 clock cycle.

If the INV bit is set to 1 (output level is inverted), the waveform with inverted level is output.

Table 23.10 lists specifications of bit modulation PWM output mode. Table 23.11 lists the number of modulated spans and span ts to be extended with the minimum resolution bit width. Figure 23.28 shows an example of bit modulation PWM output mode operation.

Item	Specification		
Output waveform (1, 2)		PWM-repeated cycle T: $\frac{65536}{fBT2}$ (= $\frac{64}{fBT2}$ × 1024)	
	Cycle of span t:	$\frac{64}{fBT2}$	
	Low width:	$\frac{n+1}{fRT2}$ of m spans	
		$\frac{n}{fBT2}$ of (1024-m) spans	
	Mean low width:	$\frac{1}{fRT2} \times (n + \frac{m}{1024})$	
		n: G2POj register ($j = 0$ to 7) setting value (6 upper bits), 00h to 3Fh m: G2POj register ($j = 0$ to 7) setting value (10 lower bits), 000h to 3FFh	
Waveform output start condition	j is enabled)	The IFEj bit in the G2FE register ($j = 0$ to 7) is set to 1 (the function for channel	
Waveform output stop condition		The IFEj bit is set to 0 (the function for channel j is disabled)	
Interrupt request		When the PO2jR bit in the interrupt request register is set to 1 (interrupts requested) by matching the 6 lower bits of the base timer value with the 6 upper bits of the G2POj register setting (Refer to Figure 11.12)	
OUTC2_j pin function	Pulse signal output pin		
Selectable functions	• Default value setting • Output level inversion signal from the OUTC2_j pin	This function determines the starting waveform output level This function inverts the waveform output level and output the inverted	

Table 23.10 Bit Modulation PWM Output Mode Specifications

Notes:

1. Bits RST2 and RST0 in the G2BCR1 register should be set to 000b to use bit modulation PWM output mode.

2. When the INV bit in the G2POCRi register is set to 1 (output level is inverted), widths low and high are inverted

Figure 23.28 Bit Modulation PWM Output Mode Operation

Real-Time Port Output Mode (RTP Output Mode) (for Group 2) 23.3.5

The OUTC2_j pin ($j = 0$ to 7) outputs the G2RTP register setting value in one-bit units when the base timer value matches the G2POj register setting. Table 23.12 lists specifications of RTP output mode. Figure 23.29 shows a block diagram of RTP output and Figure 23.30 shows an example of RTP output mode operation.

Note:

 $1.$ The G2PO0 register should be set to between 0001h and FFFDh to set the base timer value to 0000h (bits RST2 to RST0 are set to 010b) when the base timer value matches the G2PO0 register setting.

Figure 23.29 RTP Output Block Diagram

Figure 23.30 RTP Output Mode Operation

Parallel Real-Time Port Output Mode (RTP Output Mode) (for Group 2) 23.3.6

The OUTC2 i pin ($i = 0$ to 7) outputs all the G2RTP register setting values in one-byte units when the base timer value matches the G2POj register setting. Table 23.13 lists specifications of parallel RTP output mode. Figure 23.7 shows the G2BCR1 register. Figure 23.31 shows a block diagram of parallel RTP output and Figure 23.32 shows an example of parallel RTP output mode operation.

Note:

The G2PO0 register should be set to between 0001h and FFFDh to set the base timer value to $1.$ 0000h (bits RST2 to RST0 are set to 010b) when the base timer value matches the G2PO0 register setting.

Figure 23.31 Parallel RTP Output Mode Block Diagram

Figure 23.32 Parallel RTP Output Mode Operation

23.4 **Group 2 Serial Interface**

Two 8-bit shift registers and waveform generation enable the serial interface function. In group 2 of the intelligent I/O, the variable synchronous serial interface and IEBus (optional (1)) are available. Figure 23.33 to Figure 23.40 show associated registers.

Note:

1. Contact a Renesas Electronics sales office to use the optional features.

Figure 23.33 G2TB Register

Figure 23.34 G2RB Register

Figure 23.35 G2MR Register

1. The group 2 base timer may be reset when these bits are rewritten. To avoid unexpected resets, the RST2 bit in the G2BCR1 register should be set to 0 (base timer is not reset by a reset request from the serial interface).

2. One fBT2 cycle or more is required after the IEB bit is set to 0. To set this bit to 1, bits BCK1 and BCK0 in the G2BCR0 register should be set to 00b (clock is stopped).

Figure 23.37 IECR Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol IERIF	Address 0174h		Reset Value XXX0 0000b
	Bit Symbol	Bit Name	Function	RW
	IERNF	Normal Completion Flag	0: Reception is completed in error 1: Reception is successfully completed ⁽¹⁾	RW
	IEPAR	Parity Error Flag	0: No error detected 1: Error detected (1)	RW
	IERMB	Maximum Receive byte Error Flag	0: No error detected 1: Error detected (1)	RW
	IERT	Timing Error Flag	0: No error detected 1: Error detected (1)	RW
	IERETC	Error by Other Sources Flag	0: No error detected 1: Error detected (1)	RW
	$(b7-b5)$	value	No register bits; should be written with 0 and read as undefined	
Note: register should be set to 0 (IEBus disabled).			1. This bit can be set to 0 by a program but cannot be set to 1. To set this bit to 0, the IEB bit in the IECR	

Figure 23.40 IERIF Register

23.4.1 Variable Synchronous Serial Interface Mode (for Group 2)

This mode allows 1-bit to 8-bit data transmission/reception synchronized with the transmit/receive clock. The character length is selectable from 1 to 8 bits. Table 23.14 lists specifications of the group2 variable synchronous serial interface mode and Table 23.15 lists its settings. Figure 23.41 shows an operation example of data transmission/reception.

Item	Specification		
Data format	1- to 8-bit character length		
Transmit/receive clock	. The CKDIR bit in the G2MR register is set to 0 (internal clock selected):		
	fBT2		
	$\frac{1}{2(n+2)}$		
	n: G2PO0 register setting value, 0000h to FFFFh (1)		
	The bit rate is set using the G2PO0 register. The clock is generated in the		
	inverted waveform output mode of the channel 2 waveform generation		
	• The CKDIR bit is set to 1 (external clock selected): input into the ISCLK2 pin		
	(2)		
Transmit start conditions	The conditions for starting data transmission are as follows:		
	• The TE bit in the G2CR register is set to 1 (transmission enabled)		
	• The TI bit in the G2CR register is set to 0 (data held in the G2TB register)		
Receive start conditions	The conditions for starting data reception are as follows:		
	• The RE bit in the G2CR register is set to 1 (reception enabled)		
	• The TE bit in the G2CR register is set to 1 (transmission enabled)		
	• The TI bit in the G2CR register is set to 0 (data held in the G2TB register)		
Interrupt request	In transmit interrupt, either of the following conditions is selected to set the		
	SIO2TR bit in the IIO6IR register to 1 (interrupts requested) (Refer to Figure		
	11.12 :		
	• The IRS bit in the G2MR register is set to 0 (transmit buffer in the G2TB		
	register is empty):		
	when data is transferred from the G2TB register to the transmit shift register		
	(when the transmission has started)		
	• The IRS bit is set to 1 (transmission is completed):		
	when data transmission from the transmit shift register is completed		
	In receive interrupt,		
	When data is transferred from the receive shift register to the G2RB register		
	(when the reception is completed), the SIO2PR bit in the IIO5IR register is		
	set to 1 (interrupts requested) (Refer to Figure 11.12)		
Error detection	Overrun error (3)		
	This error occurs when the last bit of the next data has been received before		
	reading the G2RB register		
Selectable functions	• Bit order selection		
	Selectable either LSB first or MSB first		
	• ISTXD2 and ISRXD2 I/O polarity		
	Output level from the ISTXD2 pin and input level to the ISRXD2 pin can be		
	respectively inverted		
	• Character length for data transmission/reception Selectable a character length from 1 to 8 bits		

Table 23.14 Group 2 Variable Synchronous Serial Interface Mode Specifications

Notes:

1. When using the serial interface, set 1 or above to the G2PO0 register.

2. The highest transmit/receive clock frequency should be fBT2 divided by 20.

3. If an overrun error occurs, the G2RB register is undefined.

Figure 23.41 Group 2 Variable Synchronous Serial Interface Mode Transmit/Receive Operation

24. Multi-master I²C-bus Interface

The multi-master I²C-bus interface (MMI2C) is capable of serial, bi-directional data transfer in the I²C-bus data transmit and receive format. It contains an arbitration lost detector and a clock synchronization function. Table 24.1 lists specifications of the multi-master I²C-bus interface. Table 24.2 lists detectors of the multi-master I²C-bus interface. Figure 24.1 shows a block diagram of the multi-master I²C-bus interface.

Item	Specification
Data format	Compliant with the I ² C-bus specification • 7-bit addressing format • Fast-mode • Standard-mode
Master/Slave device	Selectable
I/O pins	Serial data line: MSDA (SDA) Serial clock line: MSCL (SCL)
Transmit/Receive clock	16.1 to 400 kbps (ϕ IIC = 4 MHz) ϕ IIC: I ² C-bus system clock
Transmit/Receive modes	Compliant with the I ² C-bus specification • Master-transmit mode • Master-receive mode • Slave-transmit mode • Slave-receive mode
Interrupt request sources	• Six I ² C-bus interface interrupts: Successful transmit, successful receive, slave address match detection, general call address detection, STOP condition detection, and timeout detection . Two I ² C-bus line interrupts: Rising or falling edge of pins MSDA and MSCL
Selectable functions	• Timeout detector This function detects that the MSCL pin level is held high for longer than the specified time while the bus is busy • Free data format selector This function selects the free data format to generate an interrupt request, regardless of the slave address value, when the first byte is received

Table 24.1 Multi-master I²C-bus Interface Specifications

Figure 24.1 Multi-master I²C-bus Interface Block Diagram

24.1 Multi-master I²C-bus Interface-associated Registers

$24.1.1$ I²C-bus Transmit/Receive Shift Register (I2CTRSR)

Figure 24.2 I2CTRSR Register

The I2CTRSR register is an 8-bit shift register where received data is stored and transmit data is written. When transmit data is written to this register, the data is synchronized with the SCL clock and shifted out in descending order from bit 7. Every time a bit is shifted out, the data is shifted to the left by 1 bit. During a receive operation, the data is synchronized with the SCL clock and stored in order starting from bit 0.1 bit of data is shifted (to the left) for every bit that is input. Figure 24.3 shows the timing when the received data is stored to the I2CTRSR register.

The I2CTRSR register is write enabled when the ICE bit in the I2CCR0 register is 1 (I²C-bus interface enabled). When the ICE bit is 1 and the MST bit in the I2CSR register is 1 (master mode), writing data to the I2CTRSR register resets the bit counter and the SCL clock is output.

Write to the I2CTRSR register when a START condition is generated or the MSCL pin is low. The register can always be read.

Figure 24.3 Received Data Storing Timing to the I2CTRSR Register

RENESAS

24.1.2 I²C-bus Slave Address Register (I2CSAR)

Figure 24.4 I2CSAR Register

The I2CSAR register stores a slave address to automatically recognize itself as a slave device. When the received address matches the slave address, the device operates as a slave device.

24.1.2.1 **Bits SAD6 to SAD0**

Bits SAD6 to SAD0 store a slave address. When the addressing format is enabled, the received 7-bit address and the slave address set in bits SAD6 to SAD0 are compared. When a match is detected, the device operates as a slave device.

$24.1.3$ I²C-bus Control Register 0 (I2CCR0)

- When a START or STOP condition is detected

- When data transmission is completed

- When data reception is completed

Figure 24.5 I2CCR0 Register

The I2CCR0 register controls data communication format.

$24.1.3.1$ **Bits BC2 to BC0**

Bits BC2 to BC0 set the data bit length to be sent or received next. When the data bit length set with bits BC2 to BC0 (acknowledge clock pulse is included in the number when the ACKCLK bit in the I2CCCR register is 1) is sent or received, an I²C-bus interface interrupt request is generated. Consequently, bits BC2 to BC0 become 000b. Note that these bits also become 000b when a START condition is detected. Address data is sent or received in 8 bits regardless of their setting.

24.1.3.2 **ICE Bit**

The ICE bit enables the $12C$ -bus interface. Set this bit to 1 to enable the $12C$ -bus interface and 0 to disable it. When this bit is 0, pins MSDA and MSCL are fixed high (these pins are high-impedance when the corresponding NOD bits in registers P7_0S and P7_1S are 1), therefore the I²C-bus interface cannot be used.

When the ICE bit is set to 0, the following occurs:

- . Bits ADZ, AAS, AL, BBSY, TRS, and MST in the I2CSR register become 0, and the IRF bit becomes 1.
- Writing to the I2CTRSR register is disabled.
- The I²C-bus system clock (ϕ IIC) is stopped, and the internal counter and flags are reset.
- The TOF bit in the I2CCR2 register becomes 0 (timeout not detected).

24.1.3.3 **DFS Bit**

The DFS bit enables the automatic recognition of a slave address. When the DFS bit is set to 0, the addressing format is selected and the slave address is automatically recognized. In this setting, data is received only when a general call address is received or a slave address match is detected. When the DFS bit is set to 1, the free data format is selected. In this setting, the slave address is not recognized, so all data are received.

24.1.3.4 **RST Bit**

The RST bit resets the I²C-bus interface when a communication error occurs. When the ICE bit is set to 1 (I²C-bus interface enabled), writing 1 (reset) to the RST bit has the following effects on the I²Cbus interface:

- . Bits ADZ, AAS, AL, BBSY, TRS, and MST in the I2CSR register become 0, and the IRF bit becomes 1.
- The TOF bit in the I2CCR2 register becomes 0 (timeout not detected).
- The internal counter and flags are reset.

When the RST bit is written with 1, the multi-master $1²C$ -bus interface is reset within a maximum of 2.5 ¢IIC cycles. Consequently, the RST bit automatically becomes 0.

Figure 24.6 shows the timing when the I²C-bus interface is reset.

Figure 24.6 I²C-bus Interface Reset Timing

24.1.4 I²C-bus Clock Control Register (I2CCCR)

Figure 24.7 **I2CCCR Register**

The I2CCCR register controls ACK and sets SCL mode and SCL clock frequency. While data is being transmitted or received, only rewrite the ACKD bit.

24.1.4.1 **Bits CKS4 to CKS0**

Bits CKS4 to CKS0 set the SCL clock frequency. The SCL clock frequency varies as shown in the Table 24.3, where n is a setting value of bits CKS4 to CKS0 (n = 3 to 31). Do not rewrite these bits while data is being transmitted or received.

Bits CKS4 to CKS0 Setting Value (n)	SCL Frequency (When ϕ IIC = 4 MHz) (1)				
	Standard-mode	Fast-mode			
0 to 2	Do not set (2)	Do not set (2)			
3	Do not set (3)	333 kHz (ϕ IIC/4n)			
4	Do not set (3)	250 kHz (ϕ IIC/4n)			
5	100 kHz (ϕ IIC/8n)	400 kHz (φIIC/2n) ⁽⁴⁾			
6 to 31	83 to 16 kHz (ϕ IIC/8n)	166 to 32 kHz (ϕ IIC/4n)			

I2CCCR Register Setting Values and SCL Frequencies Table 24.3

Notes:

- $1¹$ The CKS value must be set so the SCL clock frequency is 100 kHz or less in Standard-mode or 400 kHz or less in Fast-mode. The high period of the SCL clock has a margin of error of +2 to -4 ϕ IIC in Standard-mode, and +2 to -2 ϕ IIC in Fast-mode. Note that if the high period is shortened, the low period is lengthened, so the frequency remains unchanged.
- $2.$ Do not set the CKS value to 0 to 2 regardless of the ϕ IIC frequency.
- 3. When ϕ IIC is 4 MHz or higher, do not set the CKS value to 3 or 4. The SCL clock frequency will extend beyond the specified range.
- The normal duty cycle of the SCL clock is 50%. When the CKS value is 5 in Fast-mode, it varies from 4. 35% to 45%

$24.1.4.2$ **CLKMD Bit**

Set the CLKMD bit to select the SCL mode. Set this bit to 0 to select Standard-mode and 1 for Fastmode. To use the device under the Fast-mode I²C-bus specification (up to 400 kbit/s), set ϕ IIC to be 4 MHz or higher.

24.1.4.3 **ACKD Bit**

Set the ACKD bit to select the state of the MSDA pin with the ACK clock. When the ACKD bit is set to 0, the MSDA pin becomes low (acknowledged) by an ACK. When the ACKD bit is 1, the MSDA pin is held high with the ACK clock.

Table 24.4 lists the MSDA pin state with the ACK clock.

Received Content	DFS Bit	ACKD Bit	Slave Address	MSDA Pin State
Slave address		0	Match	Low (ACK)
	0		No match	High (NACK)
				High (NACK)
		0		Low (ACK)
				High (NACK)
Data				Low (ACK)
				High (NACK)

MSDA Pin States with the ACK Clock Table 24.4

ACKCLK Bit $24.1.4.4$

Set the ACKCLK bit to select whether or not to generate an ACK handshake. When this bit is 1 (ACK clock generated), an ACK clock pulse is generated after 1 byte of data is transmitted or received. When this bit is 0 (ACK clock not generated), the ACK clock is not generated after 1 byte of data is transmitted or received. In this case, the IR bit in the I2CIC register becomes 1 (I²C-bus interface interrupt requested) on the last falling edge of the clock for data transmission or reception.

$24.1.5$ I²C-bus START and STOP Conditions Control Register (I2CSSCR)

Figure 24.8 I2CSSCR Register

The I2CSSCR register controls the detection and generation of START and STOP conditions.

$24.1.5.1$ **Bits SSC4 to SSC0**

Bits SSC4 to SSC0 select the parameters for detecting the START and STOP conditions by setting the high period of SCL pin, set-up, and hold times. This parameter is set by referencing the I²C-bus system clock (bllC). Therefore, it will change according to the XIN frequency and the setting of the I²C-bus system clock select bits (i.e. bits ICK4 to ICK0 in registers I2CCR2 and I2CCR1). Do not set an odd number or 00000b to bits SSC4 to SSC0. To detect a START or STOP condition, set the ICE bit in the I2CCR0 register to 1 (I²C-bus interface enabled). Table 24.11 lists the recommended values for bits SSC4 to SSC0.

$24.1.5.2$ **SIP Bit**

Set the SIP bit to select which of the edges of MSCL or MSDA pin generates the I²C-bus line interrupt. Set this bit to 0 to select the falling edge, and 1 to select the rising edge.

24.1.5.3 **SIS Bit**

Set the SIS bit to select the input signal to be used as an I²C-bus line interrupt source. To select the MSDA pin as an I²C-bus line interrupt source, set this bit to 0. To select the MSCL pin, set this bit to $1.$

$24.1.5.4$ **STSPSEL Bit**

Set the STSPSEL bit to select the set-up and hold times when START and STOP conditions are generated. Set this bit to 0 to select short mode and 1 to select long mode. The STSPSEL bit must be set to 1 (long mode) when the ϕ IIC frequency is higher than 4 MHz. Figure 24.16 shows the START condition generation timing. Table 24.9 lists the set-up and hold times when START and STOP conditions are generated.

$24.1.6$ I²C-bus Control Register 1 (I2CCR1)

3. These bits are enabled when bits ICK4 to ICK2 in the I2CCR2 register are 000b.

Figure 24.9 I2CCR1 Register

The I2CCR1 register controls the I²C-bus interface.

24.1.6.1 **STIE Bit**

The STIE bit enables the STOP condition detection interrupt. Set this bit to 1 to enable the I²C-bus interface interrupt when a STOP condition is detected. Consequently, the STOP bit in the I2CCR2 register becomes 1 (STOP condition detection interrupt requested) and the IR bit in the I2CIC register becomes 1 (I²C-bus interface interrupt requested).

24.1.6.2 **RIE Bit**

When the ACKCLK bit in the I2CCCR register is 1 (ACK clock generated), the RIE bit enables the interrupt which is generated when receiving the last bit of data. When the RIE bit is 1, the I²C-bus interface interrupt is generated when the last bit (the eighth falling edge of the SCL) of data is received.

Note that the I²C-bus interface interrupt is always generated when the ACK bit (the ninth falling edge of the SCL) is received regardless of the RIE bit setting. Therefore, when the RIE bit is set to 1, two I²C-bus interface interrupts are generated per data. The source of the interrupt can be identified by reading the RIE bit. The read value indicates the internal WAIT flag state. When the read value is 1, the last bit of data is the interrupt source. When the read value is 0, the ACK bit is the interrupt source.

Set the RIE bit to 0 when the ACKCLK bit in the I2CCCR register is 0 (ACK clock not generated). When the device is transmitting data or receiving a slave address, the I²C-bus interface interrupt is generated only by the ACK bit (the ninth falling edge of the SCL) regardless of the RIE bit setting. In both cases, the internal WAIT flag is 0.

I²C-bus Interrupt Request Generating Timings when Data are Received and Resuming **Table 24.5** Communication

Figure 24.10 Interrupt Request Generating Timing in Receive Mode

24.1.6.3 **Bits SDAO and SCLO**

Bits SDAO and SCLO are read-only bits, and are used to monitor the logical values of the internal SDA output signal and internal SCL output signal, respectively. Only set these bits to 0. Note that the levels of the internal SDA and SCL output signals read from bits SDAO and SCLO are pre-influenced by the external devices, and do not indicate MSDA and MSCL pin states.

$24.1.6.4$ **Bits ICK1 and ICK0**

Set bits ICK1 and ICK0 to select the I²C-bus system clock frequency (ϕ IIC). These bits are enabled when bits ICK4 to ICK2 in the I2CCR2 register are 000b. Rewrite these bits when the ICE bit in the I2CCR0 register is 0 (I²C-bus interface disabled). The I²C-bus system clock frequency (ϕ IIC) is selected from fIIC divided-by-2, -4, and -8 by setting these bits. fIIC divided-by-2.5, -3, -5, and -6 are also available by setting bits ICK4 to ICK2 in the I2CCR2 register. However, the bits ICK1 and ICK0 are disabled in this case.

Table 24.6 I²C-bus System Clock (ollC) Select Bit Settings

Only set the values listed above.

24.1.7 I²C-bus Control Register 2 (I2CCR2)

Figure 24.11 I2CCR2 Register

The I2CCR2 register controls communication error detection. If the SCL clock stops, each device connected to the bus is halted suspending communication. To avoid this, the multi-master I²C-bus interface supports a function to generate an I²C-bus interface interrupt when the SCL clock is held high for a specified period of time during transmission or reception.

24.1.7.1 **TOE Bit**

The TOE bit enables the timeout detector. When this bit is set to 1, the timeout detector is enabled. and when the SCL clock is held high for a specified period of time while the BBSY bit in the I2CSR register is 1 (bus is busy), an I²C-bus interface interrupt request is generated.

The timeout detection period is determined by 1) the internal counter that uses ϕ IIC as a count source, and 2) the TOSEL bit setting (selects the timeout detection period to be either long or short). Refer to 24.1.7.3 "TOSEL bit" for details.

When a timeout is detected, set the ICE bit in the I2CCR0 register to 0 (I²C-bus interface disabled) and initialize the I²C-bus interface.

TOF Bit 24.1.7.2

The TOF bit is a flag that indicates the state of a timeout detection. This bit is enabled when the TOE bit is 1. When the TOF bit becomes 1 (timeout detected), the IR bit in the I2CIC register becomes 1 (I²C-bus interface interrupt requested) simultaneously.

24.1.7.3 **TOSEL Bit**

The TOSEL bit selects a long or short length for a timeout detection period. This bit is enabled when the TOE bit is 1 (timeout detector enabled). Set this bit to 0 to select the long timeout period. In this setting, the internal counter functions as a 16-bit counter. Set this bit to 1 to select the short timeout period. In this setting, the internal counter functions as a 14-bit counter.

The internal counter increments using the 1^2C -bus system clock (ϕ IIC) as a count source. Table 24.7 lists timeout detection periods.

Table 247 **Example Timeout Detection Periods**

24.1.7.4 **Bits ICK4 to ICK2**

Set bits ICK4 to ICK2 to select the I²C-bus system clock frequency (ϕ IIC). Rewrite these bits when the ICE bit in the I2CCR0 register is 0 (I²C-bus interface disabled).

The I²C-bus system clock frequency (ϕ IIC) can be selected from fIIC divided-by-2.5, -3, -5, and -6. Or, when bits ICK4 to ICK2 are 000b, the I²C-bus system clock frequency (oIIC) can be selected from fIIC divided-by-2, -4, and -8 by setting bits ICK1 and ICK0 in the I2CCR1 register. Refer to Table 24.6.

24.1.7.5 **STOP Bit**

The STOP bit monitors the STOP condition detection interrupt. When the I²C-bus interface interrupt is generated by the detection of a STOP condition, the STOP bit becomes 1. This bit is enabled when the STIE bit in the I2CCR1 register is 1 (STOP condition detection interrupt is enabled). This bit can only be set to 0. Writing 1 to this bit has no effect.

24.1.8 I²C-bus Status Register (I2CSR)

Notes:

1. Write 1111b to the lower four bits of this register to set the TRS or MST bit to 1 without generating a START or STOP condition.

2. These bits are read-only when using them to check the status.

3. This bit is read-only. Only set this bit to 0.

Figure 24.13 I2CSR Register

The I2CSR register monitors the state of the I²C-bus interface. Write to this register only when using the functions listed in Table 24.8, and only set the values that are listed. Note that the lower six bits are not rewritten even though a value from Table 24.8 is written.

Values Written to the I2CSR Register			Function															
MST	TRS	BBSY	IRF	AL	AAS	ADZ	LRB											
0	0							Select slave-receive mode										
0		X	0										Select slave-transmit mode					
													Select master-receive mode					
		0	ი	0		0		0	Select master-transmit mode and set the device to be on STOP condition standby.									
											Select master-transmit mode and set the device to be on START condition standby.							

Table 24.8 I2CSR Register Settings and Functions

24.1.8.1 **LRB Bit**

The LRB bit stores the data of the last received bit. It is used to check whether an ACK is received. When the ACKCLK bit in the I2CCCR register is 1 (ACK clock generated), the LRB bit becomes 0 when the ACK is received, and 1 when the ACK is not received. When the ACKCLK bit is 0 (ACK clock not generated), the last bit of data is stored to the LRB bit. When a value is written to the I2CTRSR register, the LRB bit becomes 0.

24.1.8.2 **ADZ Bit**

The ADZ bit is a flag that indicates that the general call address was received. When the DFS bit in the I2CCR0 register is 0 (addressing format) in slave-receive mode, the ADZ bit becomes 1 when the general call address is received.

The ADZ bit becomes 0 in any of the following cases:

- When a STOP or START condition is detected
- . When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I²C-bus interface reset)

24.1.8.3 **AAS Bit**

The AAS bit is a flag that indicates whether the received address matches its own slave address. The AAS bit becomes 1 when the received address matches its own slave address in bits SAD6 to SAD0 in the I2CSAR register, when the DFS bit in the I2CCR0 register is 0 (addressing format) in slavereceive mode, or when the received address is the general call address.

The AAS bit becomes 0 in any of the following cases:

- . When data is written to the I2CTRSR register
- When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I²C-bus interface reset)

24.1.8.4 **AL Bit**

The AL bit is a flag that indicates arbitration lost detection. In master transmit mode, if the MSDA pin is changed to low by another device, then the AL bit becomes 1. Consequently, the TRS bit in the I2CSR register becomes 0 (receive mode), and then the MST bit becomes 0 (slave mode) at the end of the byte in which an arbitration lost is detected.

The AL bit becomes 0 in any of the following cases:

- . When data is written to the I2CTRSR register
- When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I²C-bus interface reset)

24.1.8.5 **IRF Bit**

Set the IRF bit to generate the I²C-bus interface interrupt request signal. When the I²C-bus interface interrupt source is generated, first the IRF bit becomes 0, then the I²C-bus interface interrupt is generated on the falling edge of the IRF bit. Refer to Figure 24.10 for the timing.

The IRF bit becomes 0 in any of the following cases:

- . When 1-byte data transmission is completed (including when an arbitration lost is detected)
- . When 1-byte data reception is completed
- . When the slave address is matched in addressing format in slave-receive mode
- When the general call address is received in addressing format in slave-receive mode
- . When address data reception is completed in free data format in slave-receive mode

The IRF bit becomes 1 in any of the following cases:

- . When data is written to the I2CTRSR register
- . When data is written to the I2CCCR register (internal WAIT flag is 1)
- When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I2C-bus interface reset)

BBSY Bit 24.1.8.6

The BBSY bit is a flag that indicates the availability of the I²C-bus. The BBSY bit becomes 1 when a START condition is detected, and 0 when a STOP condition is detected. When the BBSY bit is 0, the I²C-bus is not in use, and is available for the device to generate a START condition.

The detection of a START or STOP condition is dependent on the setting of bits SSC4 to SSC0 in the I2CSSCR register.

The BBSY bit becomes 0 in any of the following cases:

- When a STOP condition is detected
- When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I²C-bus interface reset)

24.1.8.7 **TRS Bit**

The TRS bit determines the direction of data communication. When this bit is set to 0, the device enters receive mode and waits for data to be sent from another device. When this bit is set to 1, the device enters transmit mode and transmits data and address to the SDA line synchronized with the SCI clock

The TRS bit automatically becomes 1 (transmit mode) when the received address matches its own slave address and the received R/\overline{W} bit is 1 (data requested) in addressing format in slave-receive mode.

The TRS bit becomes 0 in any of the following cases:

- . When this bit is set to 0
- . When an arbitration lost is detected
- When a STOP condition is detected
- . When the START condition redundancy prevention function is activated
- When a START condition is detected in slave mode
- When a NACK is received in slave mode
- When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- . When the RST bit in the I2CCR0 register is written with 1 (I2C-bus interface reset)

24.1.8.8 **MST Bit**

Set the MST bit to select master or slave mode. To enter slave mode, set this bit to 0. Communication is initiated in synchronization with the SCL clock generated by the master device. Set this bit to 1 to enter master mode. The device generates the SCL clock to initiate communication.

The MST bit becomes 0 in any of the following cases:

- . When the MST bit is set to 0
- . When an arbitration lost is detected, and transmission of the corresponding byte is completed
- . When a STOP condition is detected
- . When a START condition is detected
- . When the START condition redundancy prevention function is enabled
- . When the ICE bit in the I2CCR0 register is set to 0 (I²C-bus interface disabled)
- When the RST bit in the I2CCR0 register is written with 1 (I²C-bus interface reset)

24.1.9 I²C-bus Mode Register (I2CMR)

Figure 24.14 I2CMR Register

The I2CMR register selects signals for the I²C-bus interface and to select the clock source. Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting this register.

24.1.9.1 **I2CEN Bit**

The I2CEN bit switches between signals for UART2 and the I²C-bus interface. Set this bit to 1 to use the following signals: MSDA, MSCL, the I²C-bus interface interrupt, and the I²C-bus line interrupt. When this bit is set to 0, signals for UART2 are enabled.

24.1.9.2 **Bits CLK2 to CLK0**

Bits CLK2 to CLK0 select the clock source for the I²C-bus interface clock (fIIC). It is selected from f1 divided-by-2, f8 divided-by-2, f2n divided-by-2, f1, f8, or f2n.

The clock source selected for the I²C-bus interface (fIIC) is used as the clock source for the I²C-bus system clock (ϕ IIC).

24.2 **Generating a START Condition**

To enter a START condition standby state, write E0h to the I2CSR register while the ICE bit in the I2CCR0 register is 1 (I²C-bus interface enabled) and the BBSY bit in the I2CSR register is 0 (bus is free). When in standby, write a slave address to the I2CTRSR register to generate a START condition. Consequently, the bit counter becomes 000b, 1 byte of the SCL clock is output, and the slave address is transmitted. Figure 24.15 shows how to generate a START condition.

Note that after a STOP condition is generated, writing to the I2CSR register is disabled for 1.5 cycles of ollC after the BBSY bit becomes 0 (bus is free). To generate a START condition immediately after generating a STOP condition, first write E0h to the I2CSR register, then confirm that bits STR and MST in the I2CSR register are 1. After that, write a slave address to the I2CTRSR register.

Figure 24.15 Generating a START Condition

The timing to generate a START condition differs between Standard-mode and Fast-mode. Figure 24.16 shows START condition generating timing. Table 24.9 lists the set-up and hold times when a START or STOP condition is generated.

Figure 24.16 START Condition Generating Timing

Set-up and Hold Times When Generating a START or STOP Condition **Table 24.9**

CLKMD: Bit in the I2CCCR register

STSPSEL: Bit in the I2CSSCR register

φIIC cycle numbers are in parentheses.

24.3 **Generating a STOP Condition**

To enter a STOP condition standby state, write C0h to the I2CSR register while the ICE bit in the I2CCR0 register is 1 (I²C-bus interface enabled). Consequently, the MSDA pin becomes low. When in a standby state, write dummy data to the I2CTRSR register to generate a STOP condition. Figure 24.17 shows how to generate a STOP condition.

Figure 24.17 Generating a STOP Condition

The timing for generating a STOP condition differs between Standard-mode and Fast-mode. Figure 24.18 shows STOP condition generating timing. Table 24.9 lists the set-up and hold times when a START or STOP condition is generated.

Figure 24.18 STOP Condition Generating Timing

To ensure the successful generation of a STOP condition, after the standby setting, do not write to the I2CSR or I2CTRSR register before the BBSY bit in the I2CSR register becomes 0 (bus is free), otherwise the STOP condition might not be generated successfully.

Furthermore, after the standby setting, if the MSCL pin input signal becomes low after the MSCL pin level becomes high, before the BBSY bit in the I2CSR register becomes 0 (bus is free), then the internal SCL output becomes low. In this case, low output from the MSCL pin is stopped (clock line released) by generating a STOP condition, by setting the ICE bit in the I2CCR0 register to 0 (I²C-bus interface disabled), or by setting the RST bit to 1 (I²C-bus interface reset)

START Condition Redundancy Prevention Function 24.4

A START condition is generated when the bus is free (confirmed with the BBSY bit in the I2CSR register). However, before a START condition is generated, if a different master device generates another START condition, the BBSY bit may become 1. In this case, the START condition redundancy prevention function terminates the generation of its own START condition.

The START condition redundancy prevention functions as follows:

- The START condition standby setting is disabled (exits from standby state)
- . Writing to the I2CTRSR register is disabled (generation of the START condition trigger is disabled)
- . Bits MST and TRS in the I2CSR register become 0 (enters into slave-receive mode)
- The AL bit in the I2CSR register becomes 1 (arbitration lost is detected)

Figure 24.19 shows the operation of the START condition redundancy prevention function.

Figure 24.19 Example Operation of the START Condition Redundancy Prevention Function

The START condition redundancy prevention function is enabled from the falling edge of an SDA line in a START condition until the slave address is completely received. This means, when registers I2CSR and I2CTRSR are written during this period, then the START condition redundancy prevention function is enabled. Figure 24.20 shows the duration.

Figure 24.20 Enabled Duration of the START Condition Redundancy Prevention Function

24.5 **Detecting START and STOP Conditions**

Figure 24.21 shows START condition detection, Figure 24.22 shows STOP condition detection, and Table 24.10 lists the parameters for detecting START and STOP conditions. The parameters to detect START and STOP conditions are set with bits SSC4 to SSC0 in the I2CSSCR register. These parameters are detectable only when the input signals of pins MSCL and MSDA meet all the conditions of the high period of MSCL pin, set-up, and hold times in Table 24.10.

The BBSY bit in the I2CSR register becomes 1 when a START condition is detected, and 0 when a STOP condition is detected. The timing for setting the BBSY bit differs between Standard-mode and Fast-mode. Refer to Table 24.11 for BBSY bit setting time. Table 24.11 lists the recommended settings for bits SSC4 to SSC0 in Standard-mode.

Figure 24.21 Detecting a START Condition

Figure 24.22 Detecting a STOP Condition

Table 24.10 Parameters for Detecting START and STOP Conditions

Unit: ϕ IIC cycles

SSC value: Setting value of bits SSC4 to SSC0 in the I2CSSCR register. Do not set these bits to 0 or an odd number.

Example times of when ϕ IIC = 4 MHz and the I2CSSCR register = 18h are in parentheses.

The number of ϕ IIC cycles are in parentheses.

SSC recommended values: Decimal value of bits SSC4 to SSC0 in the I2CSSCR register.

Data Transmission and Reception 24.6

Examples of the data transmission and reception format for master-transmission or slave-reception in a 7-bit address format are shown in section 24.6.1 "Master Transmission" and 24.6.2 "Slave Reception". These examples assume communication starts after initialization using the parameters set in Table 24.12.

Register	Setting Value	Parameter	Initial Setting
I2CSAR	02h	Slave address	
I2CCCR		SCL frequency	100 kHz (ϕ IIC = 4 MHz)
	85h	Clock mode	Standard-mode
		ACK clock generation	ACK clock generated
I2CCR2	00h	Timeout Detector	Disabled
I2CCR1		STOP condition detection interrupt	Enabled
	13h	Successful data receive interrupt	Enabled
		$\frac{1}{2}$	fIIC divided-by-2
I2CSR	0Fh	Communication mode	Slave-receive mode
I2CSSCR		SSC value (see Table 24.11)	24
	98h	START and STOP conditions generation mode	Long mode
I2CCR0		Number of bits to be transmitted or received	8 bits
	08h	I ² C-bus interface	Enabled (communication enabled)
		Data format	Addressing format
I2CMR	09h	I ² C-bus interface/UART2	I ² C-bus interface selected
		² C-bus interface clock source	$fIIC = f2n$

Table 24.12 Example of Initial Settings

24.6.1 **Master Transmission**

The operation and procedures of master transmission are described in this section. Figure 24.23 shows an example of master transmission operation. For (A) to (C) in the figure, see A to C in the descriptions and procedures below. (1) to (3) show the program's instructions. Arrows indicate that the procedure is performed by the MCU automatically.

Figure 24.23 Example Operation of Master Transmission

- A. Transmitting a slave address
	- (1) Confirm the BBSY bit in the I2CSR register is 0 (bus is free)
	- (2) Write E0h to the I2CSR register
	- \rightarrow The device enters the START condition standby state
	- (3) Write an address of a receiver (slave address) to the upper 7 bits of the I2CTRSR register
		- \rightarrow A START condition is generated
	- \rightarrow The slave address is sent
- B. Transmitting data (processed in the I²C-bus interrupt routine)
	- (1) Write transmit data to the I2CTRSR register
	- \rightarrow Data is sent
	- To send multiple bytes of data, write them to the I2CTRSR register in succession
- C. Completing master transmission (processed in the I²C-bus interrupt routine)
	- (1) Write C0h to the I2CSR register
	- \rightarrow The device enters the STOP condition standby state
	- (2) Write dummy data to the I2CTRSR register
	- \rightarrow A STOP condition is generated

In addition to the case where transmission is completed, procedure (C) is required when no ACK from the slave device is received (when a NACK is received as shown in Figure 24.23).

24.6.2 **Slave Reception**

The operation and procedures of slave reception are described in this section. Figure 24.24 shows an example of slave reception operation. For (A) to (D) in the figure, see A to D in the descriptions and procedures below. (1) to (3) show the program's instructions. Arrows indicate that the procedure is performed by the MCU automatically.

Figure 24.24 Example Operation of Slave Reception

- A. Receiving a slave address (performed by the MCU automatically)
	- \rightarrow A START condition is detected
	- \rightarrow A slave address is received
	- \rightarrow An ACK is sent and the I²C-bus interface interrupt is generated in either of the following cases -When the general call address is received (the ADZ bit in the I2CSR register is 1) -When an address match is detected (the AAS bit in the I2CSR register is 1)
- B. Starting slave reception (processed in the I²C-bus interrupt routine)
	- (1) Confirm the content of the I2CSR register. When the TRS bit is 0, start the slave reception.
	- (2) Write dummy data to the I2CTRSR register
	- \rightarrow Data reception starts
- C. Completing slave reception (processed in the I²C-bus interrupt routine)
	- (1) Read the received data from the I2CTRSR register
	- (2) Set the ACKD bit in the register to 1 (NACK) when the data is the last received data
	- (3) Set the ACKD bit in the register to 0 (ACK) when the data is not the last received data
	- \rightarrow An ACK or NACK is sent and an I²C-bus interface interrupt is generated
- D. Completing ACK transmission (processed in the I²C-bus interrupt routine)
	- (1) Write dummy data to the I2CTRSR register
		- \rightarrow If the data is the last received data, a STOP condition is detected
	- \rightarrow If not, data reception restarts

24.7 Notes on Using Multi-master I²C-bus Interface

24.7.1 Accessing Multi-master I²C-bus Interface-Associated Registers

Notes on writing to and reading I²C-bus interface-associated registers.

• I2CTRSR reaister

Do not write to this register during data transmission or reception. Doing so resets the transmit receive counter and the register is unable to perform normal data transmission or reception.

· I2CCR0 register

This register becomes 000b when a START condition is detected or 1 byte of data transmission or reception is completed. Do not write to or read this register at these two timings. Doing so may change the register value to an unexpected value. Figure 24.26 and Figure 24.27 show the bit counter reset timings.

• I2CCCR register

Do not rewrite bits other than the ACKD bit during transmission or reception. Otherwise the I²Cbus clock circuit is reset and a normal transmission or reception will not be performed as a result.

· I2CCR1 register

Rewrite bits ICK4 to ICK0 only when the ICE bit in the I2CCR0 register is 0 (I²C-bus interface disabled). When the I2CCR1 register is read, the internal WAIT flag status is read from this register. Therefore, do not use a bit processing instruction (read-modify-write instruction) with this register.

• I2CSR register

Do not use a bit processing instruction (read-modify-write instruction) since the value of each bit in the I2CSR register changes depending on the communication state. Also, do not access this register when MST bit or TRS bit, which select the communication mode, changes. Doing so may change the register value to an unexpected value. Figure 24.25 to Figure 24.27 show the timing of bits MST and TRS to change.

Figure 24.25 Bit Resetting Timing (when a STOP condition is detected)

Figure 24.26 Bit Resetting Timing (when a START condition is detected)

Figure 24.27 Bit Setting/Resetting Timing (when data transmission/reception is completed)

24.7.2 **Generating a Repeated START condition**

Use the following steps to generate a repeated START condition after transmitting 1-byte of data:

- (1) Write E0h (the START condition standby state, and the MSDA pin is high) to the I2CSR register
- (2) Wait until the MSDA pin becomes high

(3) Write a slave address to the I2CTRSR register to generate a START condition trigger Figure 24.28 shows the repeated START condition generating timing.

Figure 24.28 Repeated START Condition Generating Timing

25. CAN Module

The R32C/117 Group implements one channel (referred to as CAN0) of the Controller Area Network (CAN) module that complies with the ISO11898-1 Specifications. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier hereafter referred to as ID) and extended ID (29 bits).

Table 25.1 and Table 25.2 list the CAN module specifications, and Figure 25.1 shows the CAN module block diagram.

Connect the CAN bus transceiver externally.

Item	Specifications			
Protocol	ISO11898-1 compliant			
Bit rate	Up to 1 Mbps			
Message boxes	32 mailboxes:			
	Two selectable mailbox modes:			
	• Normal mailbox mode			
	All 32 mailboxes can be configured for transmission or reception.			
	· FIFO mailbox mode:			
	24 mailboxes can be configured for transmission or reception.			
	The remaining mailboxes can be configured as 4-stage FIFO for transmission and 4-stage FIFO for reception.			
Reception	. Data frames and remote frames can be received.			
	. Selectable receiving ID format (only standard ID, only extended ID, or both ID) • Programmable one-shot reception function			
	· Selectable overwrite mode (message overwritten) or overrun mode (message discarded)			
	. The reception complete interrupt can be individually enabled or disabled for each mailbox.			
Acceptance filtering	8 acceptance masks: one mask every 4 mailboxes			
	The mask can be individually enabled or disabled for each mailbox.			
Transmission	• Data frame and remote frame can be transmitted.			
	. Selectable transmitting ID format (only standard ID, only extended ID, or both ID).			
	• Programmable one-shot transmission function			
	· Selectable ID priority transmit mode or mailbox number priority transmit mode			
	. Transmission request can be aborted. (The completion of abort can be confirmed with a flag.)			
	. The transmission complete interrupt can be individually enabled or disabled for each mailbox.			
Mode transition for	Mode transition for the recovery from the bus-off state can be selected:			
bus-off recovery	• ISO11898-1 compliant			
	• Automatic entry to CAN halt mode at bus-off entry			
	• Automatic entry to CAN halt mode at bus-off end			
	• Entry to CAN halt mode by a program			
	• Transition to the error-active state by a program			

CAN Module Specifications (1) Table 25.1

CAN Module Specifications (2) Table 25.2

Figure 25.1 CAN Module Block Diagram

- CAN0IN/CAN0OUT: CAN input/output pins
- Protocol controller: Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, and error handling, etc.
- Message box: Consists of 32 mailboxes which can be configured as either transmit or receive mailboxes. Each mailbox has an individual ID, data length code, a data field (8 bytes), and a time stamp.
- Acceptance filter: Performs filtering of received messages. Registers COMKR0 to COMKR7 are used for the filtering process.
- Timer: Used for the time stamp function. The timer value when storing a message into the mailbox is written as the time stamp value.
- . Wake-up function: Generates a CAN0 wake-up interrupt request when a message is detected on the CAN bus.
- Interrupt generator: Generates the following five types of interrupts:
	- CAN0 reception complete interrupt
	- CAN0 transmission complete interrupt
	- CAN0 receive FIFO interrupt
	- CAN0 transmit FIFO interrupt
	- CAN0 error interrupt
- CAN SFRs: CAN-associated registers. Refer to 25.1 "CAN SFRs" for details.

25.1 **CAN SFRs**

The CAN-associated registers are shown in Figures 25.2 to 25.11, 25.13, 25.14, 25.16 to 25.20, 25.22, and 25.24 to 25.30.

CAN0 Control Register (C0CTLR Register) 25.1.1

When rewriting the SLPM bit, set only this bit to 0 or 1.
3. Write to bits BOM, MBM, IDFM, MLM, TPM, and TSPS in CAN reset mode.

4. Set the RBOC bit to 1 in bus-off state.
5. Bits RBOC and TSRC are automatically set back to 0 after being set to 1. They are read as 0.
6. Set the TSRC bit to 1 in CAN operation mode.

Figure 25.2 COCTLR Register

$25.1.1.1$ **CANM Bit**

The CANM bit selects one of the following modes for the CAN module: CAN operation mode, CAN reset mode, or CAN halt mode. Refer to 25.2 "Operating Mode" for detail.

CAN sleep mode is set by the SLPM bit.

Do not set the CANM bit to 11b.

When the CAN module enters CAN halt mode according to the setting of the BOM bit, the CANM bit is automatically set to 10b.

$25.1.1.2$ **SLPM Bit**

When the SLPM bit is set to 1, the CAN module enters CAN sleep mode. When this bit is set to 0, the CAN module exits CAN sleep mode. Refer to 25.2 "Operating Mode" for detail.

$25.1.1.3$ **BOM Bit**

The BOM bit is used to select bus-off recovery mode.

When the BOM bit is 00b, the recovery from bus-off is compliant with ISO11898-1, i.e. the CAN module re-enters CAN communication (error-active state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.

When the BOM bit is 01b, as soon as the CAN module reaches the bus-off state, the CANM bit in the COCTLR register is set to 10b (CAN halt mode) and the CAN module enters CAN halt mode. No bus-off recovery interrupt request is generated when recovering from bus-off and registers COTECR and CORECR are set to 00h.

When the BOM bit is 10b, the CANM bit is set to 10b as soon as the CAN module reaches the bus-off state. The CAN module enters CAN halt mode after the recovery from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off and registers COTECR and CORECR are set to 00h.

When the BOM bit is 11b, the CAN module enters CAN halt mode by setting the CANM bit to 10b while the CAN module is still in bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and registers COTECR and CORECR are set to 00h. However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM bit is set to 10b, a bus-off recovery interrupt request is generated.

If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM bit is 01b, or at bus-off end when the BOM bit is 10b). then the CPU request to enter CAN reset mode has higher priority.

$25.1.1.4$ **RBOC Bit**

When the RBOC bit is set to 1 (forcible return from bus-off) in bus-off state, the CAN module forcibly returns from the bus-off state. This bit is automatically set to 0. The error state changes from bus-off to error-active.

When the RBOC bit is set to 1, registers CORECR and COTECR are set to 00h and the BOST bit in the COSTR register is set to 0 (the CAN module is not in bus-off state). The other registers remain unchanged. No bus-off recovery interrupt request is generated by this recovery from the bus-off state. Use the RBOC bit only when the BOM bit is 00b (normal mode).

$25.1.1.5$ **MBM Bit**

When the MBM bit is 0 (normal mailbox mode), mailboxes [0] to [31] are configured as transmit or receive mailboxes.

When this bit is 1 (FIFO mailbox mode), mailboxes [0] to [23] are configured as transmit or receive mailboxes. Mailboxes [24] to [27] are configured as a transmit FIFO and mailboxes [28] to [31] as a receive FIFO.

Transmit data is written into mailbox [24] (mailbox [24] is a window mailbox for the transmit FIFO). Receive data is read from mailbox [28] (mailbox [28] is a window mailbox for the receive FIFO). Table 25.3 lists the mailbox configuration.

Mailbox Configuration Table 25.3

Mailbox	$MBM = 0$	$MBM = 1(1)$
	(Normal Mailbox Mode)	(FIFO Mailbox Mode)
Mailboxes [0] to [23]	Normal mailbox	Normal mailbox
Mailboxes [24] to [27]		Transmit FIFO
Mailboxes [28] to [31]		IReceive FIFO

Note:

- $1¹$ When the MBM bit is set to 1, note the following:
	- Transmit FIFO is controlled by the COTFCR register. The COMCTL register $(i = 0 to 31)$ for mailboxes [24] to [27] is disabled. Registers C0MCTL24 to C0MCTL27 cannot be used.
	- Receive FIFO is controlled by the CORFCR register. The COMCTLI register for mailboxes [28] to [31] is disabled. Registers COMCTL28 to COMCTL31 cannot be used.
	- Refer to the COMIER register about the FIFO interrupts.
	- . The corresponding bits in the COMKIVLR register for mailboxes [24] to [31] are disabled. Set 0 to these bits.
	- Transmit/receive FIFOs can be used for both data frames and remote frames.

$25.1.1.6$ **IDFM Bit**

The IDFM bit specifies the ID format.

When this bit is 00b, all mailboxes (including FIFO mailboxes) handle only standard IDs.

When this bit is 01b, all mailboxes (including FIFO mailboxes) handle only extended IDs.

When this bit is 10b, all mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by using the IDE bit in the corresponding mailbox in normal mailbox mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [23], the IDE bit in registers COFIDCR0 and COFIDCR1 is used for the receive FIFO. and the IDE bit in mailbox [24] is used for the transmit FIFO.

Do not set 11b to the IDFM bit.

25.1.1.7 **MLM Bit**

The MLM bit specifies the operation when a new message is captured in the unread mailbox. Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.

When the MLM bit is 0, all mailboxes are set to overwrite mode and the new message is overwriting the old message.

When this bit is 1, all mailboxes are set to overrun mode and the new message is discarded.

$25.1.1.8$ **TPM Bit**

The TPM bit specifies the priority of modes when transmitting messages. ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox number priority transmission.

When the TPM bit is 0. ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode, mailboxes [0] to [31] (in normal mailbox mode), and mailboxes [0] to [23] (in FIFO mailbox mode), and the transmit FIFO are compared for the IDs of mailboxes configured for transmission. If two or more mailbox IDs are the same, the mailbox with the smaller number has higher priority.

Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration.

When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [23]).

25.1.1.9 TSRC Rif

The TSRC bit is used to reset the time stamp counter. When this bit is set to 1, the COTSR register is set to 0000h. It is automatically set to 0.

25.1.1.10 TSPS Bit

The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected from either 1-, 2-, 4- or 8-bit time periods.

CANO Clock Select Register (COCLKR Register) 25.1.2

Figure 25.3 COCLKR Register

$25.1.2.1$ **CCLKS Bit**

When the CCLKS bit is set to 0, the CAN clock source (fCAN) originates from the PLL. When this bit is set to 1, the fCAN originates directly from the external XIN pin bypassing the PLL.

$25.1.3$ **CANO Bit Configuration Register (COBCR Register)**

Figure 25.4 C0BCR Register

Refer to 25.3 "CAN Communication Speed Configuration" about the bit timing configuration.

25.1.3.1 **BRP Bit**

The BRP bit is used to set the frequency of the CAN communication clock (fCANCLK). The cycle of the fCANCLK is set to be 1 Time Quantum (Tq).

25.1.3.2 **TSEG1 Bit**

The TSEG1 bit is used to specify the total length of the propagation time segment (PROP SEG) and phase buffer segment 1 (PHASE_SEG1) with the value of Tq. A value from 4 to 16 time quanta can be set.

$25.1.3.3$ **TSEG2 Bit**

The TSEG2 bit is used to specify the length of phase buffer segment TSEG2 (PHASE_SEG2) with the value of Tq.

A value from 2 to 8 time quanta can be set.

Set the value smaller than that of the TSEG1 bit.

$25.1.3.4$ **SJW Bit**

The SJW bit is used to specify the resynchronization jump width with the value of Tq. A value from 1 to 4 time quanta can be set.

Set the value smaller than or equal to that of the TSEG2 bit.

CANO Mask Register k (COMKRk Register) (k = 0 to 7) 25.1.4

Figure 25.5 Registers COMKR0 to COMKR7

Refer to 25.5 "Acceptance Filtering and Masking Function" about the masking function in FIFO mailbox mode.

$25.1.4.1$ **EID Bit**

The EID bit is the filter mask bit corresponding to the CAN extended ID bit. This bit is used to receive extended ID messages.

When the EID bit is 0, the corresponding EID bit is not compared for the received ID and the mailbox ID

When this bit is 1, the corresponding EID bit is compared for the received ID and the mailbox ID.

$25.1.4.2$ **SID Bit**

The SID bit is the filter mask bit corresponding to the CAN standard ID bit. This bit is used to receive both standard ID and extended ID messages.

When the SID bit is 0, the corresponding SID bit is not compared for the received ID and the mailbox ID.

When this bit is 1, the corresponding SID bit is compared for the received ID and the mailbox ID.

CANO FIFO Received ID Compare Register n $25.1.5$ (Registers C0FIDCR0 and C0FIDCR1) (n = 0, 1)

2. The IDE bit is enabled when the IDFM bit in the COCTLR register is 10b (mixed ID mode). When the IDFM bit is either 00b (standard ID mode) or 01b (extended ID mode), the IDE bit should be written with 0.

Figure 25.6 Registers C0FIDCR0 and C0FIDCR1

Registers C0FIDCR0 and C0FIDCR1 are enabled when the MBM bit in the C0CTLR register is set to 1 (FIFO mailbox mode). Bits EID, SID, RTR, and IDE in registers C0MB28 to C0MB31 are disabled. Refer to 25.5 "Acceptance Filtering and Masking Function" about the usage of these registers.

$25.1.5.1$ **EID Bit**

The EID bit sets the extended ID of data frames and remote frames. This bit is used to receive extended ID messages.

$25.1.5.2$ **SID Bit**

The SID bit sets the standard ID of data frames and remote frames. This bit is used to receive both standard ID and extended ID messages.

$25.1.5.3$ **RTR Bit**

The RTR bit sets the specified frame format of data frames or remote frames.

- This bit specifies the following operation:
	- . When both RTR bits in registers C0FIDCR0 and C0FIDCR1 are set to 0, only data frames can be received.
	- . When both RTR bits in registers COFIDCR0 and COFIDCR1 are set to 1, only remote frames can be received.
	- . When the RTR bits in registers C0FIDCR0 and C0FIDCR1 are set to 0 or 1 individually, both data frames and remote frames can be received.

25.1.5.4 **IDF Bit**

The IDE bit sets the ID format of standard ID or extended ID.

This bit is enabled when the IDFM bit in the COCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operation:

- . When both IDE bits in registers C0FIDCR0 and C0FIDCR1 are set to 0, only standard ID frames can be received.
- . When both IDE bits in registers C0FIDCR0 and C0FIDCR1 are set to 1, only extended ID frames can be received.
- . When the IDE bits in registers C0FIDCR0 and C0FIDCR1 are set to 0 or 1 individually, both standard ID and extended ID frames can be received.

CANO Mask Invalid Register (COMKIVLR Register) 25.1.6

Figure 25.7 COMKIVLR Register

Each bit corresponds to the mailbox with the same number. When each bit is 1, the acceptance mask for the mailbox corresponding to the bit number is disabled. In this case, a receiving message is stored into the mailbox only if its ID matches bits SID and EID in the C0MBj register $(j = 0 to 31)$.

CAN0 Mailbox (C0MBj Register) (j = 0 to 31) 25.1.7

Table 25.4 lists the CAN0 mailbox memory mapping, and Table 25.5 lists the CAN data frame structure. The value after reset of CAN0 mailbox is undefined.

Address	Message Content
CAN ₀	Memory Mapping
$47C00h + j \times 16 + 0$	EID7 to EID0
$47C00h + j \times 16 + 1$	EID ₁₅ to EID ₈
$47C00h + j \times 16 + 2$	SID5 to SID0, EID17, EID16
$47C00h + j \times 16 + 3$	IDE, RTR, SID10 to SID6
$47C00h + j \times 16 + 4$	
$47C00h + j \times 16 + 5$	Data length code (DLC)
$47C00h + j \times 16 + 6$	Data byte 0
$47C00h + j \times 16 + 7$	Data byte 1
$47C00h + j \times 16 + 13$	Data byte 7
$47C00h + j \times 16 + 14$	Time stamp lower byte
$47C00h + j \times 16 + 15$	Time stamp upper byte

Table 25.4 **CANO Mailbox Memory Mapping**

j: Mailbox number (j = 0 to 31)

Table 25.5 CAN Data Frame Structure

Figure 25.8 COMBj Register

The previous value of each mailbox is retained unless a new message is received.

$25.1.7.1$ **EID Bit**

The EID bit sets the extended ID of data frames and remote frames. This bit is used to transmit or receive extended ID messages.

25.1.7.2 **SID Bit**

The SID bit sets the standard ID of data frames and remote frames. This bit is used to transmit or receive both standard ID and extended ID messages.

25.1.7.3 **RTR Bit**

The RTR bit sets the frame format of data frames or remote frames.

This bit specifies the following operation:

- . Receive mailbox receives only frames with the format specified by the RTR bit.
- . Transmit mailbox transmits according to the frame format specified by the RTR bit.
- . Receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in registers C0FIDCR0 and C0FIDCR1.
- . Transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmitting message.

25.1.7.4 **IDE Bit**

The IDE bit sets the ID format of standard IDs or extended IDs.

This bit is enabled when the IDFM bit in the COCTLR register is 10b (mixed ID mode).

When the IDFM bit is 10b, the IDE bit specifies the following operation:

- . Receive mailbox receives only the ID format specified by the IDE bit.
- . Transmit mailbox transmits according to the ID format specified by the IDE bit.
- Receive FIFO mailbox receives messages with the standard ID, extended ID, or both IDs specified by the IDE bit in registers C0FIDCR0 and C0FIDCR1.
- . Transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmitting message.

DLC (Data Length Code) 25.1.7.5

The DLC is used to set the number of data bytes to be transmitted in a data frame. When data is requested using a remote frame, the number of data bytes to be requested is set.

When a data frame is received, the number of received data bytes is stored. When a remote frame is received, the number of requested data bytes is stored.

Table 25.6 lists the data length corresponding DLC.

DLC[3]	DLC[2]	DLC[1]	DLC[0]	Data Length
0		0		0 byte
0	Ω	0		1 byte
0	0		0	2 bytes
0	Ω			3 bytes
0		0	Ω	4 bytes
0		0		5 bytes
0			0	6 bytes
0				7 bytes
	v	Х	v	8 bytes

Table 25.6 Data Length Corresponding DLC

X: Any value

DATA0 to DATA7 25.1.7.6

DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.

25.1.7.7 **TSL and TSH**

TSL and TSH store the counter value of the time stamp when received messages are stored in the mailbox.

25.1.8 **CANO Mailbox Interrupt Enable Register (COMIER Register)**

- The TFE bit in the C0TFCR register is 0 and the TFEST bit is 1, and

- The RFE bit in the CORFCR register is 0 and the RFEST bit is 1.

3. No interrupt request is generated when the receive FIFO becomes buffer warning from full.

Figure 25.9 COMIER Register

Interrupts can enabled individually for each mailbox.

In normal mailbox mode (bits 0 to 31) and in FIFO mailbox mode (bits 0 to 23), each bit corresponds to the mailbox with the same number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

In FIFO mailbox mode, bits 24, 25, 28, and 29 specify whether transmit/receive FIFO interrupts are enabled/disabled and timing when interrupt requests are generated.

"Buffer warning" indicates a state in which the third unread message is stored in the receive FIFO.

CAN0 Message Control Register j (COMCTLj Register) (j = 0 to 31) 25.1.9

1. Write to the COMCTLj register in CAN operation mode or CAN halt mode.
2. Do not use registers COMCTL24 to COMCTL31 in FIFO mailbox mode.

-
- 3. Write 0 only. Writing 1 has no effect.
- 4. When writing 0 to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ, and TRMREQ by a program, S. To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1.
5. To enter one-shot receive mode, write 1 to the ONESHOT bit at the same time as setting the RECREQ bit to 1.
- To exit one-shot receive mode, write 0 to the ONESHOT bit after writing 0 to the RECREQ bit and confirming it has been set to 0.

To enter one-shot transmit mode, write 1 to the ONESHOT bit at the same time as setting the TRMREQ bit to 1. To exit one-shot transmit mode, write 0 to the ONESHOT bit after the message has been transmitted or aborted. 6. Do not set both the RECREQ and TRMREQ bits to 1.

7. When setting the RECREQ bit to 0, set bits MSGLOST, NEWDATA, RECREQ to 0 simultaneously.

Figure 25.10 COMCTLj Register

25.1.9.1 **NEWDATA Bit**

The NEWDATA bit is set to 1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to 1 is simultaneous with the INVALDATA bit.

The NEWDATA bit is set to 0 by writing 0 by a program.

This bit is not be set to 0 by writing 0 by a program while the related INVALDATA bit is 1.

25.1.9.2 **SENTDATA Bit**

The SENTDATA bit is set to 1 when data transmission from the corresponding mailbox is completed. This bit is set to 0 by writing 0 by a program.

To set the SENTDATA bit to 0, first set the TRMREQ bit to 0.

Bits SENTDATA and TRMREQ cannot be set to 0 simultaneously.

To transmit a new message from the corresponding mailbox, set the SENTDATA bit to 0.

25.1.9.3 **INVALDATA Bit**

After the completion of a message reception, the INVALDATA bit is set to 1 while the received message is being updated into the corresponding mailbox.

This bit is set to 0 immediately after the message has been stored. If the mailbox is read while this bit is 1. the data is undefined.

25.1.9.4 **TRMACTIVE Bit**

The TRMACTIVE bit is set to 1 when the corresponding mailbox of the CAN module begins transmitting a message.

This bit is set to 0 when the CAN module has lost CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.

25.1.9.5 **MSGLOST Bit**

The MSGLOST bit is set to 1 when the mailbox is overwritten or overrun by a new received message while the NEWDATA bit is 1. The MSGLOST bit is set to 1 at the end of the 6th bit of EOF.

This bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, this bit is not set to 0 by writing 0 by a program during five cycles of fCAN (CAN system clock) following the 6th bit of EOF.

25.1.9.6 **TRMABT Bit**

The TRMABT bit is set to 1 in the following cases:

- Following a transmission abort request, when the transmission abort is completed before starting transmission.
- . Following a transmission abort request, when the CAN module detects CAN bus arbitration lost or a CAN bus error.
- In one-shot transmission mode (RECREQ bit = 0, TRMREQ bit = 1, and ONESHOT bit = 1), when the CAN module detects CAN bus arbitration lost or a CAN bus error.

The TRMABT bit is not set to 1 when data transmission is completed. In this case, the SENTDATA bit is set to 1.

The TRMABT bit is set to 0 by writing 0 by a program.

25.1.9.7 **ONESHOT Bit**

The ONESHOT bit can be used in the following two ways, receive mode and transmit mode:

(1) One-shot Receive Mode

When the ONESHOT bit is set to 1 in receive mode (RECREQ bit = 1 and TRMREQ bit = 0), the mailbox receives a message only one time. The mailbox does not behave as a receive mailbox after having received a message one time. The behavior of bits NEWDATA and INVALDATA is the same as in normal reception mode. In one-shot receive mode, the MSGLOST bit is not set to 1. To set the ONESHOT bit to 0, first write 0 to the RECREQ bit and ensure that it has been set to 0.

(2) One-shot Transmit Mode

When the ONESHOT bit is set to 1 in transmit mode (RECREQ bit = 0 and TRMREQ bit = 1), the CAN module transmits a message only one time. The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration lost occurs. When transmission is completed, the SENTDATA bit is set to 1. If transmission is not completed due to a CAN bus error or CAN bus arbitration lost, the TRMABT bit is set to 1.

Set the ONESHOT bit to 0 after the SENTDATA or TRMABT bit is set to 1

25.1.9.8 **RECREQ Bit**

The RECREQ bit selects receive modes shown in Table 25.11.

When the RECREQ bit is set to 1, the corresponding mailbox is configured for reception of a data frame or a remote frame

When this bit is set to 0, the corresponding mailbox is not configured for reception of a data frame or a remote frame.

Due to HW protection, the RECREQ bit cannot be set to 0 by writing 0 by a program during the following period:

- HW protection is started
	- from the acceptance filter procedure (the beginning of the CRC field)
- HW protection is released
	- for the mailbox that is specified to receive the incoming message, after the received data is stored into the mailbox or a CAN bus error occurs (i.e. a maximum period of HW protection is from the beginning of the CRC field to the end of the 7th bit of EOF)
	- for the other mailboxes, after the acceptance filter procedure
	- if no mailbox is specified to receive the message, after the acceptance filter procedure

When setting the RECREQ bit to 1, do not set 1 to the TRMREQ bit.

To change the configuration of a mailbox from transmission to reception, first abort the transmission and then set bits SENTDATA and TRMABT to 0 before changing to reception.

$25.1.9.9$ **TRMREQ Bit**

The TRMREQ bit selects transmit modes shown in Table 25.11.

When this bit is set to 1, the corresponding mailbox is configured for transmission of a data frame or a remote frame.

When this bit is set to 0, the corresponding mailbox is not configured for transmission of a data frame or a remote frame.

If the TRMREQ bit is changed from 1 to 0 to cancel the corresponding transmission request, either the TRMABT or SENTDATA bit is set to 1.

When setting the TRMREQ bit to 1, do not set the RECREQ bit to 1.

To change the configuration of a mailbox from reception to transmission, first abort the reception and then set bits NEWDATA and MSGLOST to 0 before changing to transmission.

25.1.10 CANO Receive FIFO Control Register (CORFCR Register)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol CORFCR	Address 47F48h	Reset Value 1000 0000b	
	Bit Symbol	Bit Name	Function	RW
	RFE	Receive FIFO Enable Bit ⁽²⁾	0: Receive FIFO disabled 1: Receive FIFO enabled	RW
	RFUST	Receive FIFO Unread Message Number Status Bit	b3 b2 b1 0 0 0 : No unread message 0 0 1 : 1 unread message 0 1 0 : 2 unread messages 0 1 1 : 3 unread messages 1 0 0 : 4 unread messages 1 0 1 : Reserved 1 1 0 : Reserved 1 1 1 : Reserved	RO.
	RFMLF	Receive FIFO Message Lost Flag (3)	0: No receive FIFO message lost has occurred 1: Receive FIFO message lost has occurred	RW
	RFFST	Receive FIFO Full Status Bit	0: Receive FIFO is not full 1: Receive FIFO is full (4 unread messages)	RO
	RFWST	Receive FIFO Buffer Warning Status Bit	0: Receive FIFO is not buffer warning 1: Receive FIFO is buffer warning (3 unread messages)	RO
	RFEST	Receive FIFO Empty Status Bit	0: Unread message in receive FIFO 1: No unread message in receive FIFO	RO

Figure 25.11 CORFCR Register

25.1.10.1 RFE Bit

When the RFE bit is set to 1, the receive FIFO is enabled.

When this bit is set to 0, the receive FIFO is disabled for reception and becomes empty (RFEST bit $=$ 1).

Do not set this bit to 1 in normal mailbox mode (MBM bit in the C0CTLR register = 0).

Due to HW protection, the RFE bit is not set to 0 by writing 0 by a program during the following period: HW protection is started

- from the acceptance filter procedure (the beginning of the CRC field)
- HW protection is released
	- if the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs. (i.e. a maximum period of HW protection is from the beginning of the CRC field to the end of the 7th bit of EOF.)
	- if the receive FIFO is not specified to receive the message, after the acceptance filter procedure.

25.1.10.2 RFUST Bit

The RFUST bit indicates the number of unread messages in the receive FIFO. The value of this bit is initialized to 000b when the RFE bit is set to 0.

25.1.10.3 RFMLF Bit

The RFMLF bit is set to 1 (receive FIFO message lost has occurred) when the receive FIFO receives a new message and the receive FIFO is full. The timing for setting this bit to 1 is at the end of the 6th bit $of FOF$

The RFMLF bit is set to 0 by writing 0 by a program.

In both overwrite and overrun modes, this bit cannot be set to 0 (receive FIFO message lost has not occurred) by writing 0 by a program due to HW protection during the five cycles of fCAN following the 6th bit of EOF, if the receive FIFO is full and determined to receive the message.

25.1.10.4 RFFST Bit

The RFFST bit is set to 1 (receive FIFO is full) when the number of unread messages in the receive FIFO is 4. This bit is set to 0 (receive FIFO is not full) when the number of unread messages in the receive FIFO is less than 4. This bit is set to 0 when the RFE bit is 0.

25.1.10.5 RFWST Bit

The RFWST bit is set to 1 (receive FIFO is buffer warning) when the number of unread messages in the receive FIFO is 3. This bit is set to 0 (receive FIFO is not buffer warning) when the number of unread messages in the receive FIFO is less than 3 or equal to 4. This bit is set to 0 when the RFE bit is 0.

25.1.10.6 RFEST Bit

The RFEST bit is 1 (no unread message in receive FIFO) when the number of unread messages in the receive FIFO is 0. This bit is set to 1 when the RFE bit is set to 0. The RFEST bit is set to 0 (unread message in receive FIFO) when the number of unread messages in the receive FIFO is one or more.

Figure 25.12 shows the receive FIFO mailbox operation.

Figure 25.12 Receive FIFO Mailbox Operation (Bits 29 and 28 in COMIER Register = 01b and 11b)

25.1.11 CANO Receive FIFO Pointer Control Register (CORFPCR Register)

b7 b ₀	Symbol CORFPCR	Address 47F49h	Reset Value Undefined	
		Function	Setting Value	RW
	The CPU-side pointer for the receive FIFO is incremented by writing FFh		FFh	WO

Figure 25.13 CORFPCR Register

When the receive FIFO is not empty, write FFh to the CORFPCR register by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.

Do not write to the CORFPCR register when the RFE bit in the CORFCR register is 0 (receive FIFO disabled).

Both the CAN-side pointer and the CPU-side pointer are incremented when a new message is received and the RFFST bit is 1 (receive FIFO is full) in overwrite mode. When the RFMLF bit is 1 in this condition, the CPU-side pointer cannot be incremented by writing to the CORFPCR register by a program.

25.1.12 CANO Transmit FIFO Control Register (COTFCR Register)

b7 b6 b5 b4 b3 b2 b1 b0 0	Symbol COTFCR	Address 47F4Ah	Reset Value 1000 0000b	
	Bit Symbol	Bit Name	Function	RW
	TFE	Transmit FIFO Enable Bit	0: Transmit FIFO disabled 1: Transmit FIFO enabled	RW
	TFUST	Transmit FIFO Unsent Message Number Status Bit	b3 b2 b1 0 0 0 : No unsent message 0 0 1 : 1 unsent message $0 \t1 \t0:2$ unsent messages 0 1 1 : 3 unsent messages 1 0 0 : 4 unsent messages 1 0 1 : Reserved 1 1 0 : Reserved 1 1 1 : Reserved	RO
	(b4)	No register bit; should be written with 0 and read as 0		
	(b5)	Reserved	Should be written with 0 and read as undefined value	RO
	TFFST	Transmit FIFO Full Status Bit	0: Transmit FIFO is not full 1: Transmit FIFO is full (4 unsent messages)	RO
	TFEST	Transmit FIFO Empty Status Bit	0: Unsent message in transmit FIFO 1: No unsent message in transmit FIFO	RO

Figure 25.14 COTFCR Register

25.1.12.1 TFE Bit

When the TFE bit is set to 1, the transmit FIFO is enabled.

When this bit is set to 0, the transmit FIFO becomes empty (TFEST bit $= 1$) and then unsent messages from the transmit FIFO are lost as described below:

- If a message from the transmit FIFO is not scheduled for the next transmission or during transmission
- . Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission.

Before setting the TFE bit to set to 1 again, ensure that the TFEST bit has been set to 1. After setting the TFE bit to 1, write transmit data into the C0MB24 register.

Do not set this bit to 1 in normal mailbox mode (MBM bit in the C0CTLR register = 0).

25.1.12.2 TFUST Bit

The TFUST bit indicates the number of unsent messages in the transmit FIFO. After the TFE bit is set to 0, the value of the TFUST bit is initialized to 000b when transmission abort or transmission is completed.

25.1.12.3 TFFST Bit

The TFFST bit is set to 1 (transmit FIFO is full) when the number of unsent messages in the transmit FIFO is 4. This bit is set to 0 (transmit FIFO is not full) when the number of unsent messages in the transmit FIFO is less than 4. This bit is set to 0 when transmission from the transmit FIFO has been aborted.

25.1.12.4 TFEST Bit

The TFEST bit is set to 1 (no message in transmit FIFO) when the number of unsent messages in the transmit FIFO is 0. This bit is set to 1 when transmission from the transmit FIFO has been aborted. The TFEST bit is set to 0 (message in transmit FIFO) when the number of unsent messages in the transmit FIFO is not 0.

Figure 25.15 shows the transmit FIFO mailbox operation.

Figure 25.15 Transmit FIFO Mailbox Operation (Bits 25 and 24 in COMIER Register = 01b and 11b)

25.1.13 CAN0 Transmit FIFO Pointer Control Register (C0TFPCR Register)

Figure 25.16 COTFPCR Register

When the transmit FIFO is not full, write FFh to the C0TFPCR register by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.

Do not write to the C0TFPCR register when the TFE bit in the C0TFCR register is 0 (transmit FIFO disabled).

25.1.14 CANO Status Register (COSTR Register)

b8 b7 M	Symbol COSTR	Address 47F43h-47F42h	Reset Value 0000 0000 0000 0101b	
	Bit Symbol	Bit Name	Function	RW
	RSTST	CAN Reset Status Flag	0: Not in CAN reset mode 1: In CAN reset mode	RO
	HLTST	CAN Halt Status Flag	0: Not in CAN halt mode 1: In CAN halt mode	RO
	SLPST	CAN Sleep Status Flag	0: Not in CAN sleep mode 1: In CAN sleep mode	R _O
	EPST	Error-Passive Status Flag	0: Not in error-passive state 1: In error-passive state	RO
	BOST	Bus-Off Status Flag	0: Not in bus-off state 1: In bus-off state	RO
	TRMST	Transmit Status Flag (transmitter)	0: Bus idle or reception in progress 1: Transmission in progress or in bus-off state	RO
	RECST	Receive Status Flag (receiver)	0: Bus idle or transmission in progress 1: Reception in progress	RO
	(b7)	No register bit; should be written with 0 and read as 0		
	NDST	NEWDATA Status Flag	0: No mailbox with NEWDATA bit = 1 1: Mailbox(es) with NEWDATA bit = 1	RO
	SDST	SENTDATA Status Flag	0: No mailbox with SENTDATA bit = 1 1: Mailbox(es) with SENTDATA bit = 1	RO
	RFST	Receive FIFO Status Flag	0: No message in receive FIFO 1: Message in receive FIFO	RO
	TFST	Transmit FIFO Status Flag	0: Transmit FIFO is full 1: Transmit FIFO is not full	RO
	NMLST	Normal Mailbox Message Lost Status Flag	0: No mailbox with MSGLOST bit $= 1$ 1: Mailbox(es) with MSGLOST bit = 1	RO
	FMLST	FIFO Mailbox Message Lost Status Flag	0: RFMLF bit = 0 1: RFMLF bit = 1	RO
	TABST	Transmission Abort Status Flag	0: No mailbox with TRMABT bit = 1 1: Mailbox(es) with TRMABT bit = 1	R _O
	EST	Error Status Flag	0: No error occurred 1: Error occurred	RO

Figure 25.17 COSTR Register

25.1.14.1 RSTST Bit

The RSTST bit is set to 1 when the CAN module is in CAN reset mode. This bit is set to 0 when the CAN module is not in CAN reset mode. Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST bit remains 1.

25 1 14 2 HI TST Rif

The HLTST bit is set to 1 when the CAN module is in CAN halt mode. This bit is set to 0 when the CAN module is not in CAN halt mode. Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST bit remains 1.

25.1.14.3 SLPST Bit

The SLPST bit is set to 1 when the CAN module is in CAN sleep mode. This bit is set to 0 when the CAN module is not in CAN sleep mode.

25.1.14.4 EPST Bit

The EPST bit is set to 1 when the value of the COTECR or CORECR register exceeds 127 and the CAN module is in error-passive state (128 \leq TEC < 256 or 128 \leq REC < 256). This bit is set to 0 when the CAN module is not in error-passive state.

TEC indicates the value of the transmit error counter (COTECR register) and REC indicates the value of the receive error counter (CORECR register).

25.1.14.5 BOST Bit

The BOST bit is set to 1 when the value of the COTECR register exceeds 255 and the CAN module is in bus-off state (TEC \geq 256). This bit is set to 0 when the CAN module is not in bus-off state.

25.1.14.6 TRMST Bit

The TRMST bit is set to 1 when the CAN module performs as a transmitter node or is in bus-off state. This bit is set to 0 when the CAN module performs as a receiver node or is in bus-idle state.

25.1.14.7 RECST Bit

The RECST bit is set to 1 when the CAN module performs as a receiver node. This bit is set to 0 when the CAN module performs as a transmitter node or is in bus-idle state.

25.1.14.8 NDST Bit

The NDST bit is set to 1 when at least one NEWDATA bit in the COMCTL register ($i = 0$ to 31) is 1 regardless of the value of the COMIER register. The NDST bit is set to 0 when all NEWDATA bits are 0

25.1.14.9 SDST Bit

The SDST bit is set to 1 when at least one SENTDATA bit in the COMCTLi register ($i = 0$ to 31) is 1 regardless of the value of the COMIER register.

The SDST bit is set to 0 when all SENTDATA bits are 0.

25.1.14.10 RFST Bit

The RFST bit is set to 1 when the receive FIFO is not empty. This bit is set to 0 when the receive FIFO is empty. This bit is set to 0 when normal mailbox mode is selected.

25.1.14.11 TFST Bit

The TFST bit is set to 1 when the transmit FIFO is not full. This bit is set to 0 when the transmit FIFO is full This bit is set to 0 when normal mailbox mode is selected.

25.1.14.12 NMLST Bit

The NMLST bit is set to 1 when at least one MSGLOST bit in the COMCTL iregister is 1 regardless of the value of the COMIER register.

The NMLST bit is set to 0 when all MSGLOST bits are 0.

25.1.14.13 FMLST Bit

The FMLST bit is set to 1 when the RFMLF bit in the CORFCR register is 1 regardless of the value of the COMIER register.

The FMLST bit is set to 0 when the RFMLF bit is 0.

25.1.14.14 TABST Bit

The TABST bit is set to 1 when at least one TRMABT bit in the COMCTL register is 1 regardless of the value of the COMIER register.

The TABST bit is set to 0 when all TRMABT bits are 0.

25.1.14.15 FST Bit

The EST bit is 1 when at least one error is detected by the COEIFR register regardless of the value of the C0EIER register.

This bit is set to 0 when no error is detected by the C0EIFR register.

25.1.15 CANO Mailbox Search Mode Register (COMSMR Register)

Figure 25.18 COMSMR Register

25.1.15.1 MBSM Bit

The MBSM bit selects the search mode for the mailbox search function.

When this bit is 00b, receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA bit in the COMCTL register ($j = 0$ to 31) for the normal mailbox and the RFEST bit in the CORFCR register.

When the MBSM bit is 01b, transmit mailbox search mode is selected. In this mode, the search target is the SENTDATA bit in the COMCTLj register.

When the MBSM bit is 10b, message lost search mode is selected. In this mode, the search targets are the MSGLOST bit in the COMCTLj register for the normal mailbox and the RFMLF bit in the CORFCR register.

When the MBSM bit is 11b, channel search mode is selected. In this mode, the search target is the COCSSR register. Refer to 25.1.17 "CANO Channel Search Support Register (COCSSR Register)".

25.1.16 CANO Mailbox Search Status Register (COMSSR Register)

Figure 25.19 COMSSR Register

25.1.16.1 MBNST Bit

The MBNST bit outputs the smallest mailbox number that is searched in each mode of the COMSMR register.

In receive mailbox, transmit mailbox, and message lost search modes, the value of the mailbox i.e., the search result to be output, is updated as described below:

- . When the NEWDATA, SENTDATA, or MSGLOST bit for the output mailbox is set to 0.
- . When the NEWDATA, SENTDATA, or MSGLOST bit for a higher-priority mailbox is set to 1.

In receive mailbox search and message lost search modes, the receive FIFO (mailbox [28]) is output when the receive FIFO is not empty and there are no unread received messages or no lost messages in any of the normal mailboxes (mailboxes [0] to [23]).

In transmit mailbox search mode, the transmit FIFO (mailbox [24]) is not output.

Table 25.7 lists the behavior of MBNST bit in FIFO mailbox mode.

Table 25.7 Behavior of MBNST Bit in FIFO Mailbox Mode

MBSM Bit	Mailbox [24]	Mailbox [28]
	(Transmit FIFO)	(Receive FIFO)
00 _b	Mailbox [24] is not output	Mailbox [28] is output when no NEWDATA bit for the normal
		mailbox is set to 1 and the receive FIFO is not empty
01 _b		Mailbox [28] is not output
		Mailbox [28] is output when no MSGLOST bit for the normal
10 _b		mailbox is set to 1 and the RFMLF bit is set to 1 in the
		receive FIFO
11 _b		Mailbox [28] is not output

In channel search mode, the MBNST bit outputs the corresponding channel number. After the COMSSR register is read by a program, the next target channel number is output.

25.1.16.2 SEST Bit

The SEST bit is set to 1 when no corresponding mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST bit is set to 1 when no SENTDATA bit for mailboxes is 1. The SEST bit is set to 0 when at lease one SENTDATA bit is 1. When the SEST bit is 1, the value of the MBNST bit is undefined.

25.1.17 CANO Channel Search Support Register (COCSSR Register)

Figure 25.20 COCSSR Register

The bits in the COCSSR register, which are set to 1, are encoded by an 8-to-3 priority encoder (the lower bit position, the higher priority) and output to the MBNST bits in the COMSSR register. The value of the COMSSR register is updated whenever the COMSSR register is read. Figure 25.21 shows the write and read of registers COCSSR and COMSSR.

Figure 25.21 Write and Read of Registers C0CSSR and C0MSSR

The value of the COCSSR register is also updated whenever the COMSSR register is read. When the COCSSR register is read, the value before the 8-to-3 priority encoder conversion is read.

25.1.18 CANO Acceptance Filter Support Register (COAFSR Register)

Figure 25.22 C0AFSR Register

The acceptance filter support unit (ASU) can be used for data table (8 bits \times 256) search. In the data table, all standard IDs created by the user are set to be valid/invalid in bit units. When the COAFSR register is written with the 16-bit unit data including the SID bit in the COMB register ($i = 0$ to 31), in which a received ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read. The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- . When the ID to receive cannot be masked by the acceptance filter.
- Example) IDs to receive: 078h, 087h, 111h

• When there are too many IDs to receive and software filtering time is expected to be shortened. Figure 25.23 shows the write and read of C0AFSR register.

Figure 25.23 Write and Read of C0AFSR Register

25.1.19 CAN0 Error Interrupt Enable Register (C0EIER Register)

Figure 25.24 C0EIER Register

The C0EIER register is used to set the error interrupt enabled/disabled individually for each error interrupt source in the C0EIFR register.

25.1.19.1 BEIE Bit

When the BEIE bit is 0, no error interrupt request is generated even if the BEIF bit in the COEIFR register is set to 1.

When the BEIE bit is 1, an error interrupt request is generated if the BEIF bit is set to 1.

25 1 19 2 FWIF Rif

When the EWIE bit is 0, no error interrupt request is generated even if the EWIF bit in the COEIFR register is set to 1.

When the EWIE bit is 1, an error interrupt request is generated if the EWIF bit is set to 1.

25.1.19.3 EPIE Bit

When the EPIE bit is 0, no error interrupt request is generated even if the EPIF bit in the C0EIFR register is set to 1.

When the EPIE bit is 1, an error interrupt request is generated if the EPIF bit is set to 1.

25.1.19.4 BOEIE Bit

When the BOEIE bit is 0, no error interrupt request is generated even if the BOEIF bit in the COEIFR register is set to 1.

When the BOEIE bit is 1, an error interrupt request is generated if the BOEIF bit is set to 1.

25.1.19.5 BORIE Bit

When the BORIE bit is 0, an error interrupt request is not generated even if the BORIF bit in the COEIFR register is set to 1.

When the BORIE bit is 1, an error interrupt request is generated if the BORIF bit is set to 1.

25.1.19.6 ORIE Bit

When the ORIE bit is 0, no error interrupt request is generated even if the ORIF bit in the COEIFR register is set to 1.

When the ORIE bit is 1, an error interrupt request is generated if the ORIF bit is set to 1.

25.1.19.7 OLIF Bit

When the OLIE bit is 0, no error interrupt request is generated even if the OLIF bit in the COEIFR register is set to 1.

When the OLIE bit is 1, an error interrupt request is generated if the OLIF bit is set to 1.

25.1.19.8 BLIE Bit

When the BLIE bit is 0, no error interrupt request is generated even if the BLIF bit in the C0EIFR register is set to 1.

When the BLIE bit is 1, an error interrupt request is generated if the BLIF bit is set to 1.

25.1.20 CANO Error Interrupt Factor Judge Register (COEIFR Register)

Note:

1. When writing 0 to these bits by a program, use the MOV instruction to ensure that only the specified bit is set to 0 and the other bits are set to 1. Writing 1 has no effect to these bit values.

Figure 25.25 C0EIFR Register

If an event corresponding to each bit occurs, the corresponding bit in the COEIFR register is set to 1 regardless of the setting of the COEIER register.

To set each bit to 0, write 0 by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes 1.

25.1.20.1 BEIF Bit

The BEIF bit is set to 1 when a bus error is detected.

25.1.20.2 EWIF Bit

The EWIF bit is set to 1 when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95.

This bit is set to 1 only when the REC or TEC initially exceeds 95. Thus, if 0 is written to the EWIF bit by a program while the REC or TEC remains greater than 95, this bit is not set to 1 until the REC and the TEC go below 95 and then exceed 95 again.

25.1.20.3 EPIF Bit

The EPIF bit is set to 1 when the CAN error state becomes error-passive (the REC or TEC value exceeds 127).

This bit is set to 1 only when the REC or TEC initially exceeds 127. Thus, if 0 is written to the EPIF bit by a program while the REC or TEC remains greater than 127, this bit is not set to 1 until the REC and the TEC go below 127 and then exceed 127 again.

25.1.20.4 BOEIF Bit

The BOEIF bit is set to 1 when the CAN error state becomes bus-off (the TEC value exceeds 255). This bit is also set to 1 when the BOM bit in the COCTLR register is 01b (entry to CAN halt mode automatically at bus-off entry) and the CAN module becomes the bus-off state.

25.1.20.5 BORIF Bit

The BORIF bit is set to 1 when the CAN module recovers from the bus-off state normally by detecting 11 consecutive bits 128 times in the following conditions:

- (1) When the BOM bit in the C0CTLR register is 00b
- (2) When the BOM bit is 10b
- (3) When the BOM bit is 11b

The BORIF bit is not set to 1 if the CAN module recovers from the bus-off state in the following conditions:

- (1) When the CANM bit in the C0CTLR register is set to 01b (CAN reset mode)
- (2) When the RBOC bit in the COCTLR register is set to 1 (forcible return from bus-off)
- (3) When the BOM bit is 01b
- (4) When the BOM bit is 11b and the CANM bit is set to 10b (CAN halt mode) before normal recovery occurs

Table 25.8 lists the behavior of bits BOEIF and BORIF according to BOM bit setting value.

BOM Bit	BOEIF Bit	BORIF Bit
00 _b	Set to 1 on entry to the bus-off	Set to 1 on exit from the bus-off state.
01b	state.	IDo not set to 1.
10b		Set to 1 on exit from the bus-off state.
11 b		Set to 1 if normal bus-off recovery occurs before the
		CANM bit is set to 10b (CAN halt mode).

Table 25.8 Behavior of Bits BOEIF and BORIF according to BOM Bit Setting Value

25.1.20.6 ORIF Bit

The ORIF bit is set to 1 when a receive overrun occurs.

This bit is not to set to 1 in overwrite mode. In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs and this bit is not set to 1.

In normal mailbox mode, if an overrun occurs in any of mailboxes [0] to [31] in overrun mode, this bit is set to 1.

In FIFO mailbox mode, if an overrun occurs in any of mailboxes [0] to [23] or the receive FIFO in overrun mode, this bit is set to 1.

25.1.20.7 OLIF Bit

The OLIF bit is set to 1 if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.

25.1.20.8 BLIF Bit

The BLIF bit is set to 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit is set to 1, 32 consecutive dominant bits are detected again under either of the following conditions:

- After this bit is set to 0 from 1, recessive bits are detected.
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again.

25.1.21 CANO Receive Error Count Register (CORECR Register)

Figure 25.26 CORECR Register

The CORECR register indicates the value of the receive error counter.

Refer to the CAN Specifications (ISO11898-1) about the increment/decrement conditions of the receive error counter.

25.1.22 CAN0 Transmit Error Count Register (COTECR Register)

Figure 25.27 COTECR Register

The COTECR register indicates the value of the TEC error counter.

Refer to the CAN Specifications (ISO11898-1) about the increment/decrement conditions of the transmit error counter.

25.1.23 CANO Error Code Store Register (COECSR Register)

Notes:

1. Writing 1 has no effect to these bit values.

2. When writing 0 to bits SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF by a program, use the MOV instruction to ensure that only the specified bit is set to 0 and the other bits are set to 1.

3. Write to the EDPM bit in CAN reset mode or CAN halt mode.

4. If more than one error condition is detected simultaneously, all related bits are set to 1.

Figure 25.28 C0ECSR Register

The C0ECSR register can be used to monitor whether an error has occurred on the CAN bus. Refer to the CAN Specifications (ISO11898-1) to check the generation conditions of each error.

To set each bit except the EDPM bit to 0, write 0 by a program. If the timing at which each bit is set to 1 and the timing at which is written by a program are the same, the relevant bit is set to 1.

25.1.23.1 SEF Bit

The SEF bit is set to 1 when a stuff error is detected.

25.1.23.2 FEF Bit

The FEF bit is set to 1 when a form error is detected.

25.1.23.3 AEF Bit

The AEF bit is set to 1 when an ACK error is detected.

25.1.23.4 CEF Bit

The CEF bit is set to 1 when a CRC error is detected.

25.1.23.5 BE1F Bit

The BE1F bit is set to 1 when a recessive bit error is detected.

25.1.23.6 BE0F Bit

The BE0F bit is set to 1 when a dominant bit error is detected.

25.1.23.7 ADEF Bit

The ADEF bit is set to 1 when a form error is detected with the ACK delimiter during transmission.

25.1.23.8 EDPM Bit

The EDPM bit selects the output mode of the C0ECSR register. When this bit is set to 0, the C0ECSR register outputs the first error code. When this bit is set to 1, the C0ECSR register outputs the accumulated error code.

25.1.24 CANO Time Stamp Register (COTSR Register)

Figure 25.29 COTSR Register

When the C0TSR register is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read.

The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS bit in the C0CTLR register.

The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.

The time stamp counter value is stored to TSL and TSH in the C0MBj register ($j = 0$ to 31) when a received message is stored in a receive mailbox.

25.1.25 CANO Test Control Register (COTCR Register)

Figure 25.30 COTCR Register

25.1.25.1 TSTE Bit

When the TSTE bit is set to 0, CAN test mode is disabled. When this bit is set to 1, CAN test mode is enabled.

25.1.25.2 TSTM Bit

The TSTM bit selects the CAN test mode. The details of each CAN test mode is described below.

25.1.25.3 Listen-Only Mode

The ISO 11898-1 recommends an optional bus monitoring mode. In listen-only mode, the CAN node is able to receive valid data frames and valid remote frames. It sends only recessive bits on the CAN bus and the protocol controller is not required to send the ACK bit, overload flag, or active error flag. Listen-only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in this mode.

Figure 25.31 shows the connection when listen-only mode is selected.

Figure 25.31 Connection when Listen-Only Mode is Selected

25.1.25.4 Self-Test Mode 0 (External Loop Back)

Self-test mode 0 is provided for CAN transceiver tests.

In this mode, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

Connect the CAN0OUT/CAN0IN pins to the transceiver.

Figure 25.32 shows the connection when self-test mode 0 is selected.

25.1.25.5 Self-Test Mode 1 (Internal Loop Back)

Self-test mode 1 is provided for self-test functions.

In this mode, the protocol controller treats its transmitted messages as received messages and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self-test mode 1, the protocol controller performs an internal feedback from the internal CAN0OUT pin to the internal CAN0IN pin. The input value of the external CAN0IN pin is ignored. The external CAN0OUT pin outputs only recessive bits. The CAN0OUT/CAN0IN pins do not need to be connected to the CAN bus or any external device.

Figure 25.33 shows the connection when self-test mode 1 is selected.

Figure 25.33 Connection when Self-Test Mode 1 is Selected

25.2 **Operating Mode**

The CAN module has the following four operating modes:

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 25.34 shows the transition between CAN operating modes.

Figure 25.34 Transition between CAN Operating Modes

$25.2.1$ **CAN Reset Mode**

CAN reset mode is provided for CAN communication configuration.

When the CANM bit in the COCTLR register is set to 01b, the CAN module enters CAN reset. Then the RSTST bit in the C0STR register is set to 1. Do not change the CANM bit until the RSTST bit is set to 1. Configure the C0BCR register before exiting CAN reset mode to any other modes.

The following registers are initialized to their reset values after entering CAN reset mode and their initialized values are retained during CAN reset mode:

- COMCTL j register $(j = 0$ to 31)
- COSTR register (except bits SLPST and TFST)
- C0EIFR register
- CORECR register
- COTECR register
- C0TSR register
- COMSSR register
- COMSMR register
- CORFCR register
- COTFCR register
- C0TCR register
- C0ECSR register (except EDPM bit)

The previous values of the following registers are retained after entering CAN reset mode.

- COCLKR register
- COCTLR register
- C0STR register (bits SLPST and TFST)
- COMIER register
- COEIER register
- C0BCR register
- COCSSR register
- C0ECSR register (EDPM bit only)
- C0MBj register
- Registers COMKR0 to COMKR7
- Registers C0FIDCR0 and C0FIDCR1
- COMKIVLR register
- COAFSR register
- CORFPCR register
- COTFPCR register

$25.2.2$ **CAN Halt Mode**

CAN halt mode is used for mailbox configuration and test mode setting.

When the CANM bit in the COCTLR register is set to 10b. CAN halt mode is selected. Then the HLTST bit in the COSTR register is set to 1. Do not change the CANM bit until the HLTST bit is set to 1.

Refer to Table 25.9 "Operation in CAN Reset Mode and CAN Halt Mode" regarding the state transition conditions when transmitting or receiving.

All registers except bits RSTST, HLTST, and SLPST in the C0STR register remain unchanged when the CAN module enters CAN halt mode.

Do not change registers COCLKR, COCTLR (except bits CANM and SLPM,) and COEIER in CAN halt mode. The C0BCR register can be changed in CAN halt mode only when listen-only mode is selected to use for automatic bit rate detection.

Mode	Receiver	Transmitter	Bus-Off
CAN reset	CAN module enters CAN reset	CAN module enters CAN reset	CAN module enters CAN reset
mode	mode without waiting for the end	mode after waiting for the end of mode without waiting for the end	
	of message reception.	message transmission. $(1, 4)$	of bus-off recovery.
CAN halt	CAN module enters CAN halt	CAN module enters CAN halt	[When the BOM bit is 00b]
mode	mode after waiting for the end of	mode after waiting for the end of	A halt request from a program
	message reception. $(2, 3)$	message transmission. (1, 4)	will be acknowledged only
			after bus-off recovery.
			[When the BOM bit is 01b]
			CAN module enters
			automatically to CAN halt mode without waiting for the
			end of bus-off recovery
			(regardless of a halt request
			from a program).
			[When the BOM bit is 10b]
			CAN module enters
			automatically to CAN halt
			mode after waiting for the end
			of bus-off recovery
			(regardless of a halt request
			from a program).
			[When the BOM bit is 11b]
			CAN module enters CAN halt
			mode (without waiting for the
			end of bus-off recovery) if a
			halt is requested by a program
			during bus-off.

Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode

BOM bit: Bit in the C0CTLR register Notes:

- 1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- 2. If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the BLIF bit in the C0EIFR reaister.
- 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits to CAN halt mode.
- 4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN mode transits to the requested CAN mode.

25.2.3 **CAN Sleep Mode**

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After MCU hardware reset or software reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in the C0CTLR register is set to 1, the CAN module enters CAN sleep mode. Then the SLPST bit in the C0STR register is set to 1. Do not change the value of the SLPM bit until the bit is set to 1. The other registers remain unchanged when the MCU enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Do not change any other registers (except the SLPM bit) during CAN sleep mode. Read operation is still allowed. When the SLPM bit is set to 0, the CAN module is released from CAN sleep mode. When the CAN

module exits CAN sleep mode, the other registers remain unchanged.

25.2.4 **CAN Operation Mode (Excluding Bus-Off State)**

CAN operation mode is used for CAN communication.

When the CANM bit in the COCTLR register is set to 00b, the CAN module enters CAN operation mode. Then bits RSTST and HLTST in the COSTR register are set to 0. Do not change the value of the CANM bit until these bits are set to 0.

If 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network that enables transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three sub-modes, depending on the status of the CAN bus:

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- . Transmit mode: A CAN message is being transmitted. The CAN module may receive its own message simultaneously when self-test mode 0 (TSTM bit in the C0TCR register = 10b) or self-test mode 1 (TSTM bit = $11b$) is selected.

Figure 25.35 shows the sub mode in CAN operation mode.

Figure 25.35 Sub Mode in CAN Operation Mode

25.2.5 **CAN Operation Mode (Bus-Off State)**

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/ error counters in the CAN Specifications.

The following cases apply when recovering from the bus-off state. When the CAN module is in bus-off state, the values of the associated registers, except registers C0STR, C0EIFR, C0RECR, C0TECR and C0TSR, remain unchanged.

(1) When the BOM bit in the C0CTLR register is 00b (normal mode)

The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled. The BORIF bit in the C0EIFR register is set to 1 (bus-off recovery detected) at this time.

- (2) When the RBOC bit in the COCTLR register is set to 1 (forcible return from bus-off) The CAN module enters the error-active state when it is in bus-off state and the RBOC bit is set to 1. CAN communication is enabled again after 11 consecutive recessive bits are detected. The BORIF bit is not set to 1 at this time.
- (3) When the BOM bit is 01b (entry to CAN halt mode automatically at bus-off entry) The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF bit is not set to 1 at this time.
- (4) When the BOM bit is 10b (entry to CAN halt mode automatically at bus-off end) The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF bit is set to 1 at this time.
- (5) When the BOM bit is 11b (entry to CAN halt mode by a program) and the CANM bit in the COCTLR register is set to 10b (CAN halt mode) during the bus-off state The CAN module enters CAN halt mode when it is in bus-off state and the CANM bit is set to 10b (CAN halt mode). The BORIF bit is not set to 1 at this time. If the CANM bit is not set to 10b during bus-off, the same behavior as (1) applies.

25.3 **CAN Communication Speed Configuration**

The following description explains about the CAN communication speed configuration.

25.3.1 **CAN Clock Configuration**

This group has a CAN clock selector.

The CAN clock can be configured by setting the CCLKS bit in the C0CLKR register and the BRP bit in the C0BCR register.

Figure 25.36 shows the block diagram of CAN clock generator.

Figure 25.36 Block Diagram of CAN Clock Generator

25.3.2 **Bit Timing Configuration**

The bit time is a single bit time for transmitting/receiving a message and consists of the following three segments.

Figure 25.37 shows the bit timing.

Figure 25.37 Bit Timing

25.3.3 **Bit rate**

The bit rate depends on the CAN clock (fCAN), the division value of the baud rate prescaler, and the number of Tq of one bit time.

$$
Bit\ rate [bps] = -
$$

 $fCAN$ $fCANCLK$ Baud rate prescaler division value (1) × number of Tq of one bit time Number of Tq of one bit time

Note:

1. Division value of the baud rate prescaler = $P + 1$ ($P = 0$ to 1023) P: Setting value of the BRP bit in the C0BCR register

Table 25.10 lists bit rate examples.

Table 25.10 Bit Rate Examples

Mailbox and Mask Register Structure 25.4

There are 32 mailboxes with the same structure. Figure 25.38 shows the structure of COMBj register ($j = 0$ to 31).

Figure 25.38 Structure of C0MBj Register (j = 0 to 31)

There are 8 mask registers with the same structure. Figure 25.39 shows the structure of COMKRk Register ($k = 0$ to 7).

							Address	
						b ₀	CAN ₀	
EID ₆	EID ₅	EID4	EID ₃	EID ₂	EID ₁	EID0	$47E00h + k \times 4 + 0$	
E ID ₁₄	EID ₁₃	EID ₁₂	EID ₁₁		EID ₉	EID ₈	$47E00h + k \times 4 + 1$	COMKRK
SID ₄	SID ₃	SID ₂	SID ₁	SID ₀	EID ₁₇	EID ₁₆	$47E00h + k \times 4 + 2$	register
		SID ₁₀	SID ₉	SID ₈	SID7	SID ₆	$47E00h + k \times 4 + 3$	
						EID ₁₀		

Figure 25.39 Structure of COMKRk Register (k = 0 to 7)

There are 2 FIFO received ID compare registers with the same structure. Figure 25.40 shows the structure of C0FIDCRn Register ($n = 0, 1$).

								Address	
b7							b ₀	CAN ₀	
EID7	EID ₆	EID ₅	EID ₄	EID ₃	EID ₂	EID ₁	EID ₀	$47E20h + n \times 4 + 0$	
EID ₁₅	EID ₁₄	EID ₁₃	EID ₁₂	EID ₁₁	EID ₁₀	EID ₉	EID ₈	$47E20h + n \times 4 + 1$	C0FIDCRn
SID ₅	SID ₄	SID ₃	SID ₂	SID ₁	SID ₀	EID ₁₇	EID ₁₆	$47E20h + n \times 4 + 2$	register
IDE	RTR		SID ₁₀	SID ₉	SID ₈	SID7	SID ₆	$47E20h + n \times 4 + 3$	

Figure 25.40 Structure of C0FIDCRn Register ($n = 0, 1$)

25.5 **Acceptance Filtering and Masking Function**

Acceptance filtering allows the user to receive messages with a specified range of multiple IDs for mailboxes.

Registers COMKR0 to COMKR7 can perform masking of the standard ID and the extended ID of 29 bits.

- The COMKRO register corresponds to mailboxes [0] to [3].
- The COMKR1 register corresponds to mailboxes [4] to [7].
- The COMKR2 register corresponds to mailboxes [8] to [11].
- The COMKR3 register corresponds to mailboxes [12] to [15].
- The COMKR4 register corresponds to mailboxes [16] to [19].
- The COMKR5 register corresponds to mailboxes [20] to [23].
- The COMKR6 register corresponds to mailboxes [24] to [27] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.
- The COMKR7 register corresponds to mailboxes [28] to [31] in normal mailbox mode, and receive FIFO mailboxes [28] to [31] in FIFO mailbox mode.

The COMKIVLR register disables acceptance filtering individually for each mailbox.

The IDE bit in the COMBj register $(i = 0 to 31)$ is enabled when the IDFM bit in the COCTLR register is 10b (mixed ID mode).

The RTR bit in the COMBi register selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [23]) use the single corresponding register among registers COMKR0 to COMKR5 for acceptance filtering. Receive FIFO mailboxes (mailboxes [28] to [31]) use two registers COMKR6 and COMKR7 for the acceptance filtering.

Also, the receive FIFO uses two registers C0FIDCR0 and C0FIDCR1 for ID comparison. Bits EID, SID, RTR, and IDE in registers COMB28 to COMB31 for the receive FIFO are disabled. As acceptance filtering depends on the result of two ID-mask sets, two ranges of IDs can be received into the receive FIFO. The COMKIVLR register is disabled for the receive FIFO.

If both setting of standard ID and extended ID are set in the IDE bits in registers C0FIDCR0 and COFIDCR1 individually, both ID formats are received.

If both setting of data frame and remote frame are set in the RTR bits in registers COFIDCR0 and C0FIDCR1 individually, both data and remote frames are received.

When combination with two ranges of IDs is not necessary, set the same mask value and the same ID into both of the FIFO ID/mask register sets.

Figure 25.41 shows the correspondence of mask registers to mailboxes, and Figure 25.42 shows acceptance filtering.

Figure 25.41 Correspondence of Mask Registers to Mailboxes

Figure 25.42 Acceptance Filtering

25.6 **Reception and Transmission**

Table 25.11 lists the CAN communication mode configuration.

TRMREQ, RECREQ, ONESHOT: Bits in the COMCTL register $(i = 0 to 31)$

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

- (1) Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set the COMCTLI register $(i = 0$ to 31) to 00h.
- (2) A received message is stored into the first mailbox that matches the condition according to the result of receive mode configuration and acceptance filtering. Upon deciding a mailbox which stores the received message, the mailbox with the smaller number has higher priority.
- (3) In CAN operation mode, when a CAN module transmits a message whose ID matches with the ID/ mask set of a mailbox configured to receive messages, the CAN module never receives the transmitted data. In self-test mode, however, the CAN module may receive its transmitted data. In this case, the CAN module sends an ACK.

When a mailbox is configured as a transmit mailbox or a one-shot transmit mailbox, note the following:

(1) Before a mailbox is configured as a transmit mailbox or one-shot transmit mailbox, ensure that the COMCTLj register is 00h and that there is no pending abort process.

25.6.1 **Reception**

Figure 25.43 shows an operation example of data frame reception in overwrite mode. This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages that matches the receiving conditions of the COMCTLO register.

Figure 25.43 Operation Example of Data Frame Reception in Overwrite Mode

- (1) When a SOF is detected on the CAN bus, the RECST bit in the COSTR register is set to 1 (reception in progress) if the CAN module has no message ready to start transmission.
- (2) The acceptance filter procedure starts at the beginning of the CRC field to select the receive mailbox.
- (3) After a message has been received, the NEWDATA bit in the COMCTL register ($i = 0$ to 31) for the receive mailbox is set to 1 (new data being updated/stored in the mailbox). The INVALDATA bit in the COMCTL register is set to 1 (message is being updated) at the same time, and then the INVALDATA bit is set to 0 (message valid) again after the complete message is transferred to the mailbox.
- (4) When the interrupt enable bit in the COMIER register for the receive mailbox is 1 (interrupt enabled), the CAN0 reception complete interrupt request is generated. This interrupt is generated when the INVALDATA bit is set to 0.
- (5) After reading the message from the mailbox, the NEWDATA bit needs to be set to 0 by a program.
- (6) In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA bit is still set to 1, the MSGLOST bit in the COMCTLj register is set to 1 (message has been overwritten). The new received message is transferred to the mailbox. The CAN0 reception complete interrupt request is generated the same as in (4).

Figure 25.44 shows the operational example of data frame reception in overrun mode. This example shows the operation of overrunning the second message when the CAN module receives two consecutive CAN messages that matches the receiving conditions of the COMCTLO register.

Figure 25.44 Operation Example of Data Frame Reception in Overrun Mode

- (1) to (5) are the same as overwrite mode.
- (6) In overrun mode, if the next message has been received before the NEWDATA bit is set to 0, the MSGLOST bit in the COMCTLj register ($j = 0$ to 31) is set to 1 (message has been overrun). The new received message is discarded and a CAN0 error interrupt request is generated if the corresponding interrupt enable bit in the C0EIER register is set to 1 (interrupt enabled).

25.6.2 **Transmission**

Figure 25.45 shows an operation example of data frame transmission. This example shows the operation of transmitting messages that has been set in registers COMCTL0 and COMCTL1.

Figure 25.45 Operation Example of Data Frame Transmission

- (1) When a TRMREQ bit in the COMCTLI register $(i = 0 to 31)$ is set to 1 (transmit mailbox) in bus-idle state, the mailbox scan procedure starts to decide the highest-priority mailbox for transmission. Once the transmit mailbox is decided, the TRMACTIVE bit in the COMCTL register is set to 1 (from when a transmission request is received until transmission is completed, or an error/arbitration lost has occurred), the TRMST bit in the C0STR register is set to 1 (transmission in progress), and the CAN module starts transmission (1)
- (2) If other TRMREQ bits are set, the transmission scan procedure starts with the CRC delimiter for the next transmission.
- (3) If transmission is completed without losing arbitration, the SENTDATA bit in the COMCTLj register is set to 1 (transmission completed) and the TRMACTIVE bit is set to 0 (transmission is pending, or no transmission request). If the interrupt enable bit in the COMIER register is 1 (interrupt enabled). the CAN0 transmission complete interrupt request is generated.
- (4) When requesting the next transmission from the same mailbox, set bits SENDTDATA and TRMREQ to 0, then set the TRMREQ bit to 1 after checking that bits SENDTDATA and TRMREQ have been set to 0.

Note:

If arbitration is lost after the CAN module starts transmission, the TRMACTIVE bit is set to 0. The $1₁$ transmission scan procedure is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following the loss of arbitration, the transmission scan procedure is performed again from the start of the error delimiter to search for the highest-priority transmit mailbox.

25.7 **CAN Interrupt**

The CAN module provides the following CAN interrupts:

- CAN0 wakeup interrupt
- CAN0 reception complete interrupt
- CAN0 transmission complete interrupt
- CAN0 receive FIFO interrupt
- CAN0 transmit FIFO interrupt
- CAN0 error interrupt

There are eight types of interrupt sources for the CAN0 error interrupts. These sources can be determined by checking the C0EIFR register.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- \bullet Bus lock

26. I/O Pins

26. I/O Pins

Each pin of the MCU functions as a programmable I/O port, an I/O pin for internal peripheral functions, or a bus control pin. These functions can be switched by the function select registers or the processor mode registers. This chapter particularly addresses the function select registers. For the use as the bus control pin, refer to 7. "Processor Mode" and 9. "Bus".

The pull-up resistors are enabled for every group of four pins. However, a pull-up resistor is separated from other peripheral functions even if it is enabled, when a pin functions as output pin or an analog I/O pin. Figure 26.1 shows a block diagram of typical I/O pin.

Figure 26.1 Typical I/O Pin Block Diagram ($i = 0$ to 15; $j = 0$ to 7)

The registers to control I/O pins are as follows: port Pi direction register (PDi register), output function select register and pull-up control register. The PDi register selects input or output state of pins. The output function select register which selects an output function consists of bits PSEL2 to PSEL0, NOD, and ASEL. Bits PSEL2 to PSEL0 are to select a function as programmable I/O or peripheral function output (except analog output). The NOD bit is to select the N-channel open drain output for a pin. The ASEL bit enables to prevent the increase in power consumption of input buffer due to an intermediate potential when a pin functions as an analog I/O pin. The pull-up control register enables/disables the pull-up resistors.

To use a pin as analog I/O pin, the PDi i bit should be set to 0 (input) and bits PSEL2 to PSEL0 should be set to 000b and the ASEL bit should be set to 1.

The input-only port P8_5, which shares a pin with the NMI has neither bit 5 of the function select register nor the PDi register. The port P14_1 (or P9_1 in the 100-pin package) also functions as input-only port. Bit 1 of the function select register and the PDi register is assigned for reserved bit. The port P9 is protected from unexpected write accesses by the PRC2 bit in the PRCR register. (Refer to 10. "Protection")

26.1 Port Pi Direction Register (PDi Register, i = 0 to 15)

The PDi register selects input or output state of pins. Each bit in this register corresponds to a respective pin.

In memory expansion mode or microprocessor mode, this register cannot control pins being used as the bus control pins (A0 to A23, D0 to D31, CS0 to CS3, WR/WR0, BC0, BC1/WR1, BC2/WR2, BC3/WR3, RD, CLKOUT/BCLK, HLDA, HOLD, ALE, and RDY).

Figure 26.2 shows the PDi register.

No register bit is provided for the P8_5. For the P14_1 (or P9_1 in the 100-pin package), a reserved bit is provided.

The PD9 register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register. (Refer to 10. "Protection")

Notes:

1. In memory expansion mode or microprocessor mode, the PDi register cannot control pins being used as bus control pins (A0 to A23, D0 to D31, CS0 to CS3, WR/WR0, BC0, BC1/WR1, BC2/WR2, BC3 WR3, RD, CLKOUT/BCLK, HLDA, HOLD, ALE, and RDY).

- 2. The PD8_5 bit in the PD8 register, bits PD11_5 to PD11_7 in the PD11 register, the PD14_7 bit in the PD14 register are unavailable on this MCU. These bits should be written with 0 and read as undefined value.
- 3. The PD9 register should be written immediately after the instruction to set the PRC2 bit in the PRC2 register to 1 (write enabled). Any interrupt or DMA transfer should not be generated between these two instructions. 4. Bits PD9_0 to PD9_2 in the PD9 register in the 100-pin package and PD14_0 to PD14_2 in the PD14
- register in the 144-pin package are reserved. These bits should be written with 0.

5. In the 100-pin package, enabled bits in registers PD11 to PD15 should be written with 1 (output port).

Figure 26.2 Registers PD0 to PD15

26.2 **Output Function Select Register**

This register selects an output function of either the programmable I/O port or a peripheral function if these two functions share a pin. Regarding input function, every connected peripheral functions obtain input signals irrespective of this register setting.

The output function select register consists of bits PSEL2 to PSEL0, NOD, and ASEL. Bits PSEL2 to PSEL0 select a function as programmable I/O or peripheral function output (except analog output). The NOD bit is to select the N-channel open drain output. The ASEL bit enables to prevent the increase in power consumption due to an intermediate potential generated when a pin functions as an analog I/O pin. Table 26.1 shows the peripheral functions assigned for each combination of bits PSEL2 to PSEL0 and Figure 26.3 to Figure 26.19 show the function select registers.

Note that ports P8_5 and P14_1 (or P9_1 in the 100-pin package) (input only) have no output function select registers.

The P9_iS register is protected from unexpected write accesses by setting the PRC2 bit in the PRCR register (Refer to 10. "Protection")

Bits PSEL2 to PSEL0	Peripheral Functions
001b	Timer
010 _b	Three-phase motor control timers
011b	UART
100b	UART special function
101b	Intelligent I/O groups 0 and 2, CAN channel 0
110 _b	Intelligent I/O group 1
111 _b	UART8

Table 26.1 Peripheral Function Assignment

b7 b6 b5 b4 b3 b2 b1 b0	Symbol P0 0S to P0 2S P0 3S to P0 5S P0 6S, P0 7S	Address 400A0h, 400A2h, 400A4h 400A6h, 400A8h, 400AAh 400ACh, 400AEh		Reset Value 0XXX X000b 0XXX X000b 0XXX X000b	
	Bit Symbol	Bit Name	Function	RW	
	PSEL ₀		b2 b1 b0 0 0 0 : I/O port P0 i 0 0 1 : Do not use this combination		
	PSEL1	Port P0_i Output Function Select Bit	$0, 1, 0$: Do not use this combination 0 1 1 : Do not use this combination 1 0 0 : Do not use this combination	RW	
	PSEL ₂		1 0 1 : Do not use this combination 1 1 0 : Do not use this combination 1 1 1 : Do not use this combination	RW	
	$(b6-b3)$	No register bits; should be written with 0 and read as undefined value			
	ASEL	Port P0_i Analog Function Select Bit	0: Function other than ANO i 1: AN0 i	RW	

Figure 26.3 Registers P0_0S to P0_7S

The port PO_i ($i = 0$ to 7) shares a pin with the ANO₋ i input pin for the A/D converter.

To use as the programmable I/O port, the P0_iS register should be set to 00h. To use as the A/D converter input pin, this register should be set to 80h and the PD0_i bit should be set to 0 (Port P0_i functions as input port).

Figure 26.4 Registers P1 0S to P1 7S

The port P1_i ($i = 0$ to 7) shares a pin with the intelligent I/O groups 0 and 1 (IIO0 and IIO1), and the external interrupt input pin.

To use as an output pin, the PD1_i bit should be set to 1 (Port P1_i functions as output port) and a function should be selected according to the Figure 26.4. To use as an input pin, the PD1_i bit should be set to 0 (Port P1_i functions as input port).

b7 b6 b5 b4 b3 b2 b1 b0	Symbol P2 0S to P2 2S P ₂ 3S to P ₂ 5S P2_6S, P2_7S	Address 400B0h, 400B2h, 400B4h 400B6h, 400B8h, 400BAh 400BCh, 400BEh		Reset Value 0XXX X000b 0XXX X000b 0XXX X000b
	Bit Symbol	Bit Name	Function	RW
	PSEL0		b2 b1 b0 0 0 0 : I/O port P2_i 0 0 1 : Do not use this combination	RW
	PSEL1	Port P2_i Output Function Select Bit	$0, 1, 0$: Do not use this combination 0 1 1 : Do not use this combination 0 0 : Do not use this combination 1	RW
	PSEL ₂		0 1 : Do not use this combination 1 1 0 : Do not use this combination 1 1 1 : Do not use this combination	RW
	$(b6-b3)$	No register bits; should be written with 0 and read as undefined value		
	ASEL	Port P2_i Analog Function Select Bit	0: Function other than AN2 i 1: AN2 i	RW

Figure 26.5 Registers P2_0S to P2_7S

The port P2_i ($i = 0$ to 7) shares a pin with the AN2_i pin for the A/D converter.

To use as the programmable I/O port, the P2_iS register should be set to 00h. To use as the A/D converter input pin, this register should be set to 80h and the PD2_i bit should be set to 0 (Port P2_i functions as input port).

Figure 26.6 Registers P3_0S to P3_7S

The port P3_i ($i = 0$ to 7) shares a pin with the timer output and the three-phase motor control output. To use as an output pin, the PD3_i bit should be set to 1 (Port P3_i functions as output port) and a function should be selected according to the Figure 26.6. To use as an input pin, the PD3_i register should be set to 0 (Port P3_i functions as input port).

Notes:

1. Refer to the table below for each pin setting.

Figure 26.7 Registers P4_0S to P4_7S

The port P4_i ($i = 0$ to 7) shares a pin with the serial interface (UART3 and UART6) and the intelligent I/O group 2 (IIO2).

To use as an output pin, the PD4_i bit should be set to 1 (Port P4_i functions as output port) and a function should be selected according to the Figure 26.7. To use as an input pin, the PD4_i bit should be set to 0 (Port P4_i functions as input port).

Ports P4_0 to P4_7 are 5 V tolerant inputs. To use as an I/O pin with 5 V tolerant input enabled, the NOD bit should be set to 1.

Port P5_i Function Select Register $(i = 0 to 7)$ b6 b5 b4 b3 b2 b1 b0 Symbol Address **Reset Value** P5_0S, P5_1S 400C1h, 400C3h XXXX X000b P5 2S, P5 3S 400C5h, 400C7h XXXX X000b P5_4S, P5_5S 400C9h, 400CBh X0XX X000b P5 6S, P5 7S 400CDh, 400CFh X0XX X000b **Bit Symbol Bit Name** Function **RW** b2 b1 b0 **PSEL0 RW** 0 0 0 : I/O port P5 i 0 0 1 : Do not use this combination 0 1 0 : Do not use this combination Port P5_i Output Function PSEL1 R W 0 1 1 : UART7 output Select Bit⁽¹⁾ 1 0 0 : Do not use this combination 1.0.1: Do not use this combination PSEL₂ 1 1 0 : Do not use this combination RW 1 1 1 : Do not use this combination No register bits; should be written with 0 and read as undefined $\overline{}$ $(b5-b3)$ value No register bit; should be written with 0 and read as undefined $-(b6)$ $\frac{1}{2}$ value $(i = 0 to 3)$ **NOD** N-channel Open Drain 0: Push-pull output **RW** $(i = 4 to 7)$ **Output Select Bit** 1: N-channel open drain output No register bit; should be written with 0 and read as undefined $(b7)$ value Notes: 1. Refer to the table below for each pin setting.

Figure 26.8 Registers P5_0S to P5_7S

The port $P5_i$ ($i = 0$ to 7) shares a pin with the serial interface (UART7).

To use as an output pin, the PD5_i bit should be set to 1 (Port P5_i functions as output port) and a function should be selected according to the Figure 26.8. To use as an input pin, the PD5 i bit should be set to 0 (Port P5 i functions as input port).

Ports P5_4 to P5_7 are 5 V tolerant inputs. To use as an I/O pin with 5 V tolerant input enabled, the NOD bit should be set to 1.

Notes:

1. Refer to the table below for each pin setting.

Figure 26.9 Registers P6_0S to P6_7S

The port $P6_i$ (i = 0 to 7) shares a pin with the serial interface (UART0 and UART1) and the intelligent I/O group 2 ($11O2$).

To use as an output pin, the PD6_i bit should be set to 1 (Port P6_i functions as output port) and a function should be selected according to the Figure 26.9. To use as an input pin, the PD6_i bit should be set to 0 (Port P6 i functions as input port).

Ports P6 0 to P6 7 are 5 V tolerant inputs. To use as an I/O pin with 5 V tolerant input enabled, the NOD bit should be set to 1.

Notes:

1. Refer to the table below for each pin setting.

2. Do not use this combination.

Figure 26.10 Registers P7_0S to P7_7S

The port P7_i (i=0 to 7) shares a pin with the timer, the three-phase motor control, the serial interface (UART2, UART5, and UART8), the multi-master I²C-bus interface (MMI2C), the intelligent I/O groups 1 and 2 (IIO1 and IIO2), and the CAN module.

To use as an output pin, the PD7_i bit should be set to 1 (Port P7_i functions as output port) and a function should be selected according to the Figure 26.10. To use as an input pin, the PD7_i bit should be set to 0 (Port P7_i functions as input port).

Ports P7_0 to P7_7 are 5 V tolerant inputs. To use as an I/O pin with 5 V tolerant input enabled, the NOD bit should be set to 1.

b7 b6 b5 b4 b3 b2 b1 b0		Symbol		Address				Reset Value	
		P8_0S, P8_1S 400E0h, 400E2h						X0XX X000b	
		P8_2S, P8_3S		400E4h, 400E6h				X0XX X000b	
		P8_4S		400E8h				XXXX X000b	
		P8_6S, P8_7S		400ECh, 400EEh				XXXX X000b	
		Bit Symbol		Bit Name			Function		RW
	PSEL0				b2 b1 b0 0 0 0 : I/O port P8_i 0 0 1 : Timer output			RW	
	PSEL1	Select Bit ⁽¹⁾	Port P8 i Output Function		0 1 0 : Three-phase motor control output 0 1 1: UART5 output 1 0 0 : UART5 special function			RW	
		PSEL ₂				output 1 0 1: CAN0 output 1 1 0 : IIO1 output 1 1 1 : Do not use this combination			RW
		$(b5-b3)$	No register bits; should be written with 0 and read as undefined value						
		NOD $(i = 0 to 3)$	N-channel Open Drain 0: Push-pull output Output Select Bit 1: N-channel open drain output						RW
		$-(b6)$ $(i = 4, 6, 7)$	No register bit; should be written with 0 and read as undefined value						
		(b7)	No register bit; should be written with 0 and read as undefined value						
Notes:		1. Refer to the table below for each pin setting.							
				Bits PSEL2 to PSEL0 Setting Value					
Port	000 _b	001b	010 _b	011b	100b	101b	110b	111 _b	
P8_0	P8_0	TA4OUT output	U	SCL5 output	STXD5	(2)	(2)	(2)	
P8 1	P8_1	(2)	Ū	RTS ₅	$- (2)$	$- (2)$	IIO1_5 output	$- (2)$	
P8 2	P8 2	$- (2)$	(2)	(2)	$- (2)$	CAN0OUT	$- (2)$	$- (2)$	
P8_3	P8_3	$-$ (2)	(2)	$-$ (2)	$-$ (2)	(2)	$- (2)$	$-$ (2)	
P8 4	P8 4	(2)	(2)	$-$ (2)	(2)	$-$ (2)	$-$ (2)	(2)	
P8_6	P8_6	(2)	(2)	(2)	(2)	(2)	(2)	(2)	
P8 7	P8 7	(2)	$-$ (2)	(2)	(2)	$-$ (2)	(2)	$- (2)$	

Figure 26.11 Registers P8_0S to P8_4S, P8_6S, and P8_7S

The port P8_i ($i = 0$ to 4, 6, and 7) shares a pin with the timer, the three-phase motor control, the serial interface (UART5), the intelligent I/O group 1 (IIO1), the CAN module, and the external interrupt input pin. To use as an output pin, the PD8_i bit should be set to 1 (Port P8_i functions as output port) and a function should be selected according to the Figure 26.11. To use as an input pin, the PD8_i bit should be set to 0 (Port P8_i functions as input port).

Ports P8_0 to P8_3 are 5 V tolerant inputs. To use as an I/O pin with 5 V tolerant input enabled, the NOD bit should be set to 1.
Port P9_i Function Select Register $(i = 0 to 7)$ ⁽¹⁾ b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address **Reset Value** P9_0S to P9_2S 400E1h, 400E3h, 400E5h X0XX X000b P9_3S to P9_5S 400E7h, 400E9h, 400EBh 00XX X000b 00XX X000b P9_6S 400EDh P9_7S 400EFh X0XX X000b **Bit Symbol Bit Name** \overline{RW} Function b2 b1 b0 **PSEL0 RW** 0 0 0 : I/O port P9_i 0 0 1 : Do not use this combination 0 1 0 : Do not use this combination 0 1 1 : UART3/UART4 output Port P9_i Output Function PSEL1 **RW** Select Bit⁽²⁾ 1 0 0 : UART3/UART4 special function output 1 0 1 : IIO2 output PSEL₂ 1 1 0 : Do not use this combination **RW** 1 1 1 : Do not use this combination No register bits; should be written with 0 and read as undefined $(b5-b3)$ value N-channel Open Drain 0: Push-pull output **NOD RW** Output Select Bit 1: N-channel open drain output $-(b7)$ No register bit; should be written with 0 and read as undefined value $(i = 0 to 2, 7)$ **ASEL** Port P9_i ($i = 3$ to 6) 0: Function other than Analog pin RW $(i = 3 to 6)$ Analog Functions Select Bit 1: Analog pin Notes: 1. The instruction to set this register should be written immediately after the instruction to set the PRC2 bit in the PRCR register to 1 (write enabled). Any interrupt or DMA transfer should not be generated between these two instructions. 2. Refer to the table below for each pin setting.

3. Do not use this combination.

Figure 26.12 Registers P9_0S to P9_7S (144-pin package)

3. Do not use this combination.

Figure 26.13 Registers P9 3S to P9 7S (100-pin package)

The port P9_i ($i = 0$ to 7) shares a pin with the serial interface (UART3 and UART4) and the intelligent I/O group 2 (IIO2). In particular, the port P9_i ($i = 3$ to 6) also shares a pin with the A/D converter I/O (ANEX0 and ANEX1) pin and the D/A converter output pin.

To use as the A/D converter pin or the D/A converter pin, the P9 iS register should be set to 80h and the PD9_i bit should be set to 0 (Port P9_i functions as input port) irrespective of the input/output state.

To use as an output pin of functions other than the A/D converter or the D/A converter, the PD9_i bit should be set to 1 (Port P9 i functions as output port) and a function should be selected according to the Figure 26.12. To use as an input pin of functions other than the A/D converter or the D/A converter, the PD9_i bit should be set to 0 (Port P9_i functions as input port).

When the NOD bit is set to 1, the corresponding pin functions as an N-channel open drain output.

Figure 26.14 Registers P10_0S to P10_7S

The port P10_i ($i = 0$ to 7) shares a pin with the AN_i input pin for the A/D converter and the key input interrupt pin.

To use as the programmable I/O port, the P10_iS register should be set to 00h. To use as an input pin (except for the A/D converter), the PD10_i bit should be set to 0 (Port P10_i functions as input port). To use as an input pin for the A/D converter, the P10_iS register should be set to 80h and the PD10_i bit should be set to 0 (Port P10_i functions as input port).

2. Do not use this combination.

Figure 26.15 Registers P11 0S to P11 4S

The port P11_i ($i = 0$ to 4) shares a pin with the serial interface (UART8) and the intelligent I/O group 1 $(IIO1).$

To use as an output pin, the PD11_i bit should be set to 1 (Port P11_i functions as output port) and a function should be selected according to the Figure 26.15. To use as an input pin, the PD11_i bit should be set to 0 (Port P11 i functions as input port).

To use as an N-channel open drain output, the NOD bit should be set to 1.

Notes:

1. Refer to the table below for each pin setting.

2. Do not use this combination.

Figure 26.16 Registers P12_0S to P12_7S

The port P12_i ($i = 0$ to 7) shares a pin with the serial interface (UART6).

To use as an output pin, the PD12_i bit should be set to 1 (Port P12_i functions as output port) and a function should be selected according to the Figure 26.16. To use as an input pin, the PD12_i bit should be set to 0 (Port P12_i functions as input port).

When the NOD bit is set to 1, the corresponding pin functions as an N-channel open drain output.

Notes:

1. Refer to the table below for each pin setting.

2. Do not use this combination.

Figure 26.17 Registers P13_0S to P13_7S

The port P13 i ($i = 0$ to 7) shares a pin with the intelligent I/O group 2 (IIO2).

To use as an output pin, the PD13 i bit should be set to 1 (Port P13 i functions as output port) and a function should be selected according to the Figure 26.17. To use as an input pin, the PD13_i bit should be set to 0 (Port P13_i functions as input port).

Figure 26.18 Registers P14_3S to P14_6S

The port P14_i ($i = 3$ to 6) shares a pin with the external interrupt input pin. The P14_iS register should be set to 00h (I/O port).

Port P15_i Function Select Register $(i = 0 to 7)$ b7 b6 b5 b4 b3 b2 b1 b0 Symbol **Reset Value** Address P15 0S to P15 2S 40111h, 40113h, 40115h 00XX X000b P15_3S to P15_5S 40117h, 40119h, 4011Bh 00XX X000b 00XX X000b P15_6S, P15_7S 4011Dh, 4011Fh \overline{RW} **Bit Symbol Bit Name** Function b2 b1 b0 PSEL₀ RW 0 0 0 : I/O port P15 i 0 0 1 : Do not use this combination 0 1 0 : Do not use this combination Port P15_i Output Function PSEL1 0 1 1 : UART6/UART7 output RW Select Bit⁽¹⁾ 1 0 0 : UART6 special function 1 0 1 : IIO0 output 1 1 0 : Do not use this combination PSFI₂ RW 1 1 1 : Do not use this combination No register bits, should be written with 0 and read as undefined $(b5-b3)$ value N-channel Open Drain 0: Push-pull output **NOD RW** Output Select Bit 1: N-channel open drain output Port P15 i Analog Function 0: Function other than AN15 i **ASEL RW** Select Bit 1: AN15_i

Notes:

1. Refer to the table below for each pin setting.

2. Do not use this combination.

Figure 26.19 Registers P15 0S to P15 7S

The port P15_i ($i = 0$ to 7) shares a pin with the serial interface (UART6 and UART7), the intelligent I/O group 0 (IIO0), and the AN15_i input pin for the A/D converter.

To use as an output pin, the PD15 i bit should be set to 1 (Port P15 i functions as output port) and a function should be selected according to the Figure 26.19. To use as an input pin (except for the A/D converter), the PD15_i bit should be set to 0 (Port P15_i functions as input port). To use as an input pin for the A/D converter, the P15 iS register should be set to 80h and the PD15 i bit should be set to 0. To use as an N-channel open drain output, the NOD bit should be set to 1.

Input Function Select Register 26.3

When a peripheral function input is assigned to multiple pins, this register selects which input pin should be connected to the peripheral function.

Figure 26.20 to Figure 26.23 show the input function select registers.

Figure 26.20 IFS0 Register

Figure 26.21 IFS1 Register

Г

Figure 26.22 IFS2 Register

Figure 26.23 IFS3 Register

Pull-up Control Registers 0 to 4 (Registers PUR0 to PUR4) 26.4

Figure 26.24 to Figure 26.28 show registers PUR0 to PUR4.

These registers enable/disable the pull-up resistors for every group of four pins. To enable the pull-up resistors, the corresponding bits in registers PUR0 to PUR4 should be set to 1 (pull-up resistor enabled) and the respective bits in the direction register should be set to 0 (input).

In memory expansion mode or microprocessor mode, the pull-up control bits for ports P0 to P5, and P11 to P13 running as the bus control pins, should be set to 0 (pull-up resistor disabled). The pull-up resistors are enable for ports P0, P1, and P11 to P13 when these pins function as input ports in these modes.

Note:

1. In memory expansion mode or microprocessor mode, each bit of the PUR0 register should be set to 0 since ports P0 to P3 are used as the bus control pins. However, the pull-up resistors are enabled for ports P0 and P1 when these pins function as I/O ports with 8-bit bus or multiplexed bus format.

Figure 26.24 PUR0 Register

Figure 26.25 PUR1 Register

2. Ports P9_0 and P9_2 have no pull-up resistor in the 100-pin package.

Figure 26.26 PUR2 Register

2. In memory expansion mode or microprocessor mode, bits PU32 to PU37 should be set to 0 since ports P11 to P13 function as the bus control pins. However, the pull-up resistors are enabled for ports P11 to P13 when these pins function as the I/O ports with 8-/16-bit bus or multiplexed bus format.

Figure 26.27 PUR3 Register

Figure 26.28 PUR4 Register

26.5 **Port Control Register (PCR Register)**

Figure 26.29 shows the PCR register.

This register selects an output mode for the port P1 between push-pull output and pseudo-N-channel open drain output. When the PCR0 bit is set to 1, the P-channel transistor in the output buffer is turned off. Note that the port P1 cannot be a perfect open drain output due to remaining parasitic diode. The absolute maximum rating of the input voltage is, therefore, from -0.3 V to VCC $+0.3$ V (Refer to Figure 26.30).

In memory expansion mode or microprocessor mode, when the port P1 is used for the data bus, the PCR0 bit should be set to 0. However, when the port P1 is used as the programmable I/O port or an I/O pin for the peripheral functions, the output mode can be selected using the PCR0 bit even in these operating modes.

Figure 26.29 PCR Register

Figure 26.30 Port P1 Output Buffer Configuration

How To Configure Unused Pins 26.6

Table 26.2, Table 26.3, and Figure 26.32 show configuring examples of unused pins on the board.

Notes:

- 1. Unused pins should be wired as closely as possible to the MCU (within 2 cm).
- 2. When configuring the pins as output ports to leave them open, note that the ports as inputs remain unchanged from when the reset is released until the mode transition is completed. During this transition, the power current may increase due to an undefined voltage level of the pins. In addition, the contents of the direction register may change because of noise or program runaway caused by the noise. To avoid these situations, reconfigure the direction register regularly by software, which may achieve the higher program reliability.
- 3. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only.
- 4. In the 100-pin package, set FFh to the following addresses: 03D7h, 03DAh, 03DBh, 03DEh, and 03DFh.
- 5. The resistance value appropriate to the system should be designated. The range from 10 to 100 k Ω is recommended.
- 6. The setting is applicable when an external clock is applied to the XIN pin

Unused Pin Configuration in Memory Expansion Mode or Microprocessor Mode (1) **Table 26.3**

Notes:

- 1. Unused pins should be wired as closely as possible to the MCU (within 2 cm).
- 2. In case of entering output mode to leave pins open, the ports remain input mode from when the reset is released until the ports become output mode. During this input mode, the power current may increase due to undefined voltage level of the pin. In addition to that, the contents of direction register may change because of noise which may lead to the out of control of program. Consequently, the higher program reliability may depend on the regular reconfiguration of the direction register by software.
- 3. Ports P9 0, P9 2, and P11 to P15 are available in the 144-pin package only.
- 4. In the 100-pin package, set FFh to the following addresses: 03D7h, 03DAh, 03DBh, 03DEh, and 03DFh.
- 5. The resistance value appropriate to the system should be designated. The range from 10 to 100 k Ω is recommended.
- 6. The setting is applicable when an external clock is applied to the XIN pin.

Figure 26.31 Pull-up/Pull-down Resistors

Figure 26.32 Unused Pin Configuration

27. Flash Memory

27.1 **Overview**

Rewrite operation to the flash memory can be performed in the following three modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

Table 27.1 lists specifications of the flash memory and Table 27.2 shows the overview of each rewrite mode.

Table 27.1 Flash Memory Specifications

ltem	Specification
Rewrite modes	CPU rewrite mode, standard serial I/O mode, parallel I/O mode
Structure	Block architecture. Refer to Figure 27.1
Program operation	8-byte basis
Erase operation	1-block basis
Program/erase controlled by	Software commands
Protection types	Lock bit protect, ROM code protect, ID code protect
Software commands	9 commands

Figure 27.1 shows the on-chip flash memory structure.

The on-chip flash memory contains program area to store user programs, and data area/data flash to store the result of user programs. The program area consists of blocks 0 to 17, and data area/data flash consists of blocks A and B.

Each block can be individually protected (locked) from programing or erasing by setting the lock bit.

Figure 27.1 **Embedded Flash Memory Block Diagram**

27.2 **Flash Memory Protection**

There are three types of protections as shown in Table 27.3. Lock bit protection is intended to prevent accidental program or erase by program runaway. ROM code protection and ID code protection are intended to prevent read or write by a third party.

Protection Type	Lock Bit Protection	ROM Code Protection	ID Code Protection
Operations to be protected	Erase, write	Read, write	Read, erase, write
Protection available in	CPU rewrite mode Standard serial I/O mode Parallel I/O mode	Parallel I/O mode	Standard serial I/O mode
Protection available for	Individual blocks	The whole flash memory	The whole flash memory
Protection activated by	Setting 0 to the lock bit of block to be protected	Setting 0 to any protect bit of blocks	Writing the program which has set an ID code to specified address
Protection deactivated by	Setting the LBD bit in the FMR register to 1 (lock bit protection disabled). Or, by erasing the blocks whose lock bits are set to 0 to permanently deactivate the protection	Erasing all blocks whose protect bits are set to 0	Inputting a proper ID code to the serial programmer

Table 27.3 Protection Types and Characteristics

$27.2.1$ **Lock Bit Protection**

This protection is available in all three rewrite modes. When the lock bit protection is activated, all the blocks whose lock bits are set to 0 (locked) are protected against programming and erasing.

To set the lock bit to 0, the lock bit program command must be issued.

To temporarily deactivate the protection of all protected blocks, disable the lock bit protection itself by setting the LBD bit in the FMR1 register to 1 (lock bit protection disabled). To permanently deactivate the protection of a protected block, erase the respective block to set the lock bit to 1 (unlocked).

$27.2.2$ **ROM Code Protection**

This protection is available only in parallel I/O mode. When the ROM code protection is activated, the whole flash memory is protected against reading and writing.

To deactivate the protection, erase all the blocks whose protect bits are set to 0 (protected).

Each block has two protect bits. Setting any protect bit to 0 by a software command activates the protection for the whole flash memory. Table 27.4 lists protect bit addresses.

Block	Protect Bit 0	Protect Bit 1
Block B	00060100h	00060300h
Block A	00061100h	00061300h
Block 17	FFF00100h	FFF00300h
Block 16	FFF10100h	FFF10300h
Block 15	FFF20100h	FFF20300h
Block 14	FFF30100h	FFF30300h
Block 13	FFF40100h	FFF40300h
Block 12	FFF50100h	FFF50300h
Block 11	FFF60100h	FFF60300h
Block 10	FFF70100h	FFF70300h
Block 9	FFF80100h	FFF80300h
Block 8	FFF90100h	FFF90300h
Block 7	FFFA0100h	FFFA0300h
Block 6	FFFB0100h	FFFB0300h
Block 5	FFFC0100h	FFFC0300h
Block 4	FFFD0100h	FFFD0300h
Block 3	FFFE0100h	FFFE0300h
Block 2	FFFE8100h	FFFE8300h
Block 1	FFFF0100h	FFFF0300h
Block 0	FFFF8100h	FFFF8300h

Table 27.4 Protect Bit Addresses

$27.2.3$ **ID Code Protection**

This protection is available only in standard serial I/O mode. When the ID code protection is activated, a command sent from the serial programmer is accepted only if the 7-byte ID code sent from the serial programmer is identical to the ID code programmed in the flash memory. However, if the reset vector is FFFFFFFFh, the ID code check is skipped because the flash memory is considered as "erase completed". When the reset vector is FFFFFFFFh and the ROM code protection is activated, only the block erase command is accepted.

The ID codes sent from the serial programmer are consecutively numbered as ID1, ID2, ..., and ID7. On the other hand, the ID codes programmed in the flash memory, also numbered as ID1, ID2, ..., and ID7, are respectively assigned for addresses FFFFFFE8h, FFFFFFE9h, ..., and FFFFFFEEh as shown in Figure 27.2. The ID code protection is activated when a program which has an ID code set in the corresponding address is written to the flash memory.

In the high speed version (64 MHz version), the following two ASCII code combinations are specified as reserved ID codes: "ALeRASE" and "Protect". Refer to Table 27.5, 27.2.4 "Forcible Erase Function", and 27.2.5 "Standard Serial I/O Mode Disable Function" for details.

FFFFFFDFh to FFFFFFDCh	Undefined instruction vector			
FFFFFFE3h to FFFFFFE0h	Overflow interrupt vector			
FFFFFFE7h to FFFFFFE4h	BRK instruction interrupt vector			
FFFFFFEBh to FFFFFFE8h	ID ₄	ID ₃	ID ₂	ID ₁
FFFFFFEFh to FFFFFFECh	Reserved	ID ₇	ID ₆	ID ₅
FFFFFFF3h to FFFFFFF0h	Watchdog timer interrupt vector			
FFFFFFF7h to FFFFFFF4h	Reserved			
FFFFFFFBh to FFFFFFF8h	NMI interrupt vector			
FFFFFFFFh to FFFFFFFCh	Reset vector			
		4 bytes		

Figure 27.2 Addresses for ID Code Stored

$27.2.4$ **Forcible Erase Function**

The forcible erase function is available in standard serial I/O mode in the high speed version (64 MHz version). It is not available in the normal speed version (50 MHz version). With this function, all blocks of the flash memory are forcibly erased when ID codes sent from the serial programmer matches the ASCII code corresponding to the following sequential ASCII-glyphs: "A", "L", "e", "R", "A", "S", and "E". However, the function is ignored when the ROM code protection is activated and ID codes other than "ALeRASE" are programmed in the flash memory.

27.2.5 **Standard Serial I/O Mode Disable Function**

The standard serial I/O mode disable function is available in the high speed version (64 MHz version) It is not available in the normal speed version (50 MHz version). With the standard serial I/O mode disable function, the flash memory in standard serial I/O mode is inaccessible from the CPU when ID code programmed in the flash memory are ASCII codes corresponding to the following sequential ASCII-glyphs: "P", "r", "o", "t", "e", "c", and "t".

When the ROM code protection is activated and ID codes corresponding to "Protect" are programmed, the serial programmer cannot deactivate the ROM code protection. In this case, the flash memory is not accessible from the outside of MCU other than to delete the flash memory with parallel programmer.

27.3 **CPU Rewrite Mode**

In CPU rewrite mode, CPU executes software commands to rewrite the flash memory. The CPU accesses the flash memory not via the CPU buses but via the dedicated flash memory rewrite buses (refer to Figure 27.3).

Figure 27.3 Flash Memory Access Path in CPU Rewrite Mode

Bus setting for flash memory rewrite should be performed by the FEBC0 and/or FEBC3 registers. Refer to 27.3.2 "Flash Memory Rewrite Bus Timing" and 28. "Electrical Characteristics" for the appropriate bus setting. Note that registers FEBC0 and FEBC3 share respective addresses with registers EBC0 and EBC3, that is, a rewrite of these registers affects the external bus setting. Set the EBC0 and/or EBC3 registers again after rewriting the FEBC0 and/or FEBC3 registers.

The CPU rewrite mode contains two sub modes: EW0 mode and EW1 mode as shown in Table 27.7.

Table 27.7 Modes EW0 and EW1

Note:

The CS0 space and CS3 space are conditionally available in memory expansion mode. Refer to $1.$ 27.3.1 "CPU Operating Mode and Flash Memory Rewrite" for details.

To select CPU rewrite mode, the FEW bit in the FMCR register should be set to 1. Then, EW0 mode/EW1 mode can be selected by setting the EWM bit in the FMR0 register.

Registers FMCR and FMR0 are protected by registers PRR and FPR0, respectively.

Figure 27.4 to Figure 27.12 show associated registers.

Figure 27.4 FMCR Register

b15 b8 b7 b0 0 1 0 1 0	Symbol FEBC0, FEBC3	Address 001Dh-001Ch, 0011h-0010h		Reset Value 0000h
	Bit Symbol	Bit Name	Function	RW
	FWR0	RD Pulse Width Setting Bit	b3 b2 b1 b0 0 0 0 0 : $wr = 1$	RW
	FWR ₁		0 0 0 1 : $wr = 2$ $0 1 0 1 : wr = 3$ $0 1 1 0: wr = 4$ 1 0 1 0 : $wr = 5$ 1 0 1 1 : $wr = 6$ 1 1 1 1 : $wr = 7$	RW
	FWR ₂			RW
	FWR ₃		Only use the combinations listed above	RW
	FWR4	RD Pulse Width Extension Select Bit	0: No pulse width extension 1: Pulse width extension selected	RW
	(b5)	Reserved	Should be written with 0	RW
	MPY0	Multiplied Cycle Setting Bit	b7 _{b6} 0 0 : Do not use this combination 0 1 : Do not use this combination	RW
	MPY1		1 0 : $mpy = 3$ 1 1 : $mpy = 4$	RW
	FSUW ₀	Address Setup Before WR Setting Bit	b9 b8 $0 \t 0 : suw = 0$ 0 1 : $suw = 1$ 1 0 : $suw = 2$ 1 1 : $suw = 3$	RW
	FSUW1			
	FWW0	WR Pulse Width Setting Bit	b11 b10 $0\;0:ww = 1$ $0 \t1:ww = 2$	RW
	FWW1		$1\,0:ww=3$ 1 1 : $ww = 4$	
	(b12)	Reserved	Should be written with 1	RW
	(b13)	Reserved	Should be written with 0	RW
	(b14)	Reserved	Should be written with 1	RW
	(b15)	Reserved	Should be written with 0	RW

Figure 27.5 Registers FEBC0 and FEBC3

Figure 27.6 FPR0 Register

1. Set the PR0 bit in the FPR0 register to 1 (write enabled) before rewriting this register.

2. This register is reset after exiting wait mode or stop mode.

3. After entering read lock bit status mode, if any even address in the corresponding block is read, the lock bit status is indicated in bit 6 of read data.

4. The LBS bit indicates the lock bit status by the read lock bit status command.

Figure 27.7 FMR0 Register

operations.

Figure 27.9 FMSR0 Register

Figure 27.11 FBPM1 Register

 \mathbf{r}

b7 b6 b5 b4 b3 b2 b1 b0	Symbol FBPM2	Address 40011h		Reset Value 77777777h(1)
	Bit Symbol	Bit Name	Function	RW
	BP10	Block10 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP11	Block11 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP12	Block12 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP13	Block13 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP14	Block14 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP15	Block15 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP16	Block16 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO
	BP17	Block17 Protect Bit Monitor Flag	0: Protected 1: Protection unlocked	RO

Figure 27.12 FBPM2 Register

27.3.1 **CPU Operating Mode and Flash Memory Rewrite**

To rewrite the flash memory, the bus setting using by the FEBC0 and/or FEBC3 registers is reguired. For exclusive use of single-chip mode, the FEBC3 register is not used. In this mode, do not change the reset value 00h of registers CB01, CB12, and CB23. The bus setting for both program area and data area can be performed by the FEBC0 register.

In other cases than the above, when the CPU operation is performed in memory expansion mode more than once, set registers CB01, CB12, and CB23 according to each setting range as shown in Table 27.8. The bus setting for program area and data area can be respectively performed by the FEBC0 register and FEBC3 register.

Note that registers FEBC0 and FEBC3 in memory expansion mode share respective addresses with registers EBC0 and EBC3, that is, when the FEBCi register $(i = 0, 3)$ is set for the flash memory rewrite, the setting value for EBCi register is accordingly changed. This may cause external devices allocated for CS0 space and/or CS3 space in CPU rewrite mode to become inaccessible.

Table 27.8 lists the details of bus setting for the flash memory rewrite in each CPU operating mode.

CPU Operating Mode and Flash Memory Rewrite Table 27.8

27.3.2 **Flash Memory Rewrite Bus Timing**

As mentioned in 27.3.1, the bus setting for the flash memory rewrite is performed by using the FEBC0 and/or FEBC3 registers. This section specifically describes the setting of registers FEBC0 and FEBC3. The reference clock is the base clock set using bits BCD1 and BCD0 in the CCR register. Time duration including tsu, tw, tc and th are specified by base clock cycles.

Table 27.9 to Table 27.11 show the correlation of read cycle and setting of following bits: MPY1, MPY0, and FWR4 to FWR0, according to respective peripheral bus clock divide ratio. Table 27.12 to Table 27.14 show the correlation of write cycle and setting of following bits: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0. Associated read/write timings are respectively illustrated in Figure 27.13 and Figure 27.14.

Read/write cycle timing is selected from these tables below to meet the timing requirements in CPU rewrite mode described in the electrical characteristics.

Figure 27.13 Read Timing

Table 27.10 The Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral **Bus Clock is Divided by 3 (unit: cycles)**

Table 27.11 The Read Cycle and Bit Settings: MPY1, MPY0, and FWR4 to FWR0, When Peripheral **Bus Clock is Divided by 4 (unit: cycles)**

Figure 27.14 Write Timing

Table 27.13 The Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 3 (unit: cycles)

Table 27.14 The Write Cycle and Bit Settings: MPY1, MPY0, FSUW1, FSUW0, FWW1, and FWW0, When Peripheral Bus Clock is Divided by 4 (unit: cycles)

27.3.3 **Software Commands**

In CPU rewrite mode, software commands enable to rewrite or erase the flash memory. A write of command and read of data should be performed in 16-bit units. Table 27.15 lists the software commands.

Table 27.15 Software Commands

WA: Even address to be written

WD: 16-bit data to be written

BA: An even address within a specific block

PBA: Protect bit address (Refer to Table 27.4)

Notes:

- 1. This command cannot be executed in EW1 mode.
- 2. A set of command consists of five words from the first command to the fifth. The program is performed in 64-bit (four-word) unit. The higher 29 bits of the address WA should be fixed and the lower three bits of respective commands from the second to fifth should be set to 000b, 010b, 100b, and 110b for the addresses 0h, 2h, 4h, and 6h, or 8h, Ah, Ch, and Eh.
- 3. This command should be executed in RAM.

27.3.4 **Mode Transition**

CPU rewrite mode supports four flash memory operating modes:

- Read array mode
- Read status register mode
- Read lock bit status mode
- Read protect bit status mode

When reading the flash memory in these modes, the content of memory, the content of status register, the state of lock bit of read block, and the state of protect bit are respectively read. The details are listed in Table 27.16 to Table 27.18.

Table 27.16 Status Register

Table 27.17 Lock Bit Status

Table 27.18 Protect Bit Status

In these operating modes, a program or erase operation can be performed by software commands. After the operation is completed, the flash memory module automatically enters read array mode (in EW1 mode) or read status register mode (in EW0 mode).

27.3.5 **How to Issue Software Commands**

This section describes how to issue the software commands.

These commands should be issued while the RDY bit in the FMSR0 register is 1 (ready).

27.3.5.1 **Enter Read Array Mode Command**

This command is executed to enter read array mode.

When 00FFh is written to address FFFFF800h, the flash memory enters read array mode. In this mode, data stored to a given address in memory can be read.

In EW1 mode, the flash memory is always in read array mode.

27.3.5.2 **Enter Read Status Register Mode**

This command is executed to enter read status register mode.

When 0070h is written to address FFFFF800h, data of the status register is read in any address of the flash memory.

Do not execute this command in EW1 mode.

27,3,5,3 **Clear Status Register**

This command is executed to reset the status register in the flash memory.

When 0050h is written to address FFFFF800h, bits SR5 and SR4 in the status register become 0 (successfully completed) (Refer to Table 27.16). Consequently, bits EERR and WERR in the FMSR0 register become 0 (no errors).

27.3.5.4 **Program Command**

This command is executed to program the flash memory in eight-byte (four-word) unit.

To start automatic programming (program and program-verify operation), write 0043h to address FFFFF800h, then write data to addresses 8n + 0 to 8n + 6. Verify that the FCA bit in the FMR0 register is 0 just before executing the final command.

To monitor the automatic program operation, read the RDY bit in the FMSR0 register. This bit indicates 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the WERR bit in the FMSR0 register (Refer to 27.3.6 "Status Check").

Do not write additional data to the address already programmed.

Figure 27.15 Program Command Flow

27.3.5.5 **Block Erase Command**

This command is executed to erase a specified block in the flash memory.

To start automatic erasing of the specified block (erase and erase-verify operation), write 0020h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address of the corresponding block.

To monitor the automatic erase operation, read the RDY bit in the FMSR0 register. This bit indicates 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The operation result can be verified by the EERR bit in the FMSR0 register (Refer to 27.3.6 "Status Check").

Figure 27.16 Block Erase Command Flow

27.3.5.6 **Lock Bit Program Command**

This command is executed to lock a specified block in the flash memory.

To lock the block, write 0077h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address of the corresponding block. Then the lock bit of the block becomes 0 (locked).

To monitor the lock bit program, read the RDY bit in the FMSR0 register. This bit indicates 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

The state of lock bit can be verified by the read lock bit status command if the LBM bit in the FMR0 register is 1 (read by the LBS bit) (Refer to 27.3.5.7 "Read Lock Bit Status Command"). If the LBM bit is 0 (read via data bus), enter read lock bit status mode (Refer to 27.3.5.8 "Enter Read Lock Bit Status Mode Command").

Figure 27.17 Lock Bit Program Command Flow

27.3.5.7 **Read Lock Bit Status Command**

This command is executed to verify if a specified block in the flash memory is locked. This command is available when the LBM bit in the FMR0 register is 1 (read by the LBS bit).

To read the LBS bit from the FMR0 register, write 0071h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to an even address of the corresponding block. Read the LBS bit after the RDY bit in the FMSR0 register becomes 1 (ready).

Figure 27.18 Read Lock Bit Status Command Flow

27.3.5.8 **Enter Read Lock Bit Status Mode Command**

This command is executed to enter read lock bit status mode. This command is enabled when the LBM bit in the FMR0 register is 0 (read via data bus).

To read the lock bit status of the read block, write 0071h to address FFFFF800h (Refer to Table 27.17). The status is read in any address of the flash memory.

Execute this command in RAM.

27.3.5.9 **Protect Bit Program Command**

This command is executed to protect a block specified in the flash memory. ROM code protection is enabled by setting any protect bit of blocks to 0.

To program the protect bit of the designated block to 0 (protected), write 0067h to address FFFFF800h, verify that the FCA bit in the FMR0 register is 0, then write 00D0h to the protect bit of the corresponding block (Refer to Table 27.4).

To monitor the protect bit program, read the RDY bit in the FMSR0 register. This bit shows 0 (busy) when the operation is in progress and 1 (ready) when the operation is completed.

To verify the state of protect bit, enter read protect bit status mode (Refer to 27.3.5.10 "Enter Read Protect Bit Status Mode Command"), then read the flash memory.

Figure 27.19 Protect Bit Program Command Flow

27.3.5.10 Enter Read Protect Bit Status Mode Command

This command is executed to enter read protect bit status mode. To read the protect bit status of the read block, write 0061h to address FFFFF800h (Refer to Table 27.18). The status is read from any address of the flash memory. Execute this command in RAM.

27.3.6 **Status Check**

To verify if a software command is successfully executed, read EERR or WERR bit in the FMSR0 register, or SR5 or SR4 bit in the status register.

Table 27.19 lists status and errors indicated by these bits and Figure 27.20 shows the flow of status check.

FMSR0 register (Status register)		Error	Causes for Error		
EERR bit	WERR bit				
(SR5 bit)	(SR4 bit)				
1		Command sequence error	• Data other than 00D0h or 00FFh (command to cancel) was written as the last command of two commands • An unavailable address was specified by an address specifying command		
	O	Erase error	• A locked block was tried to erase • Corresponding block was not erased properly		
0		Program error	• A locked block was tried to program • Data was not programmed properly • Lock bit was not programmed properly • Protect bit was not programmed properly		
0	0	No error			

Table 27.19 Status and Errors

Figure 27.20 Status Check Flow

When an error occurs, execute clear status register command, then handle the error properly. If erase errors or program errors occur frequently even though the program is correct, the corresponding block may be disabled.

27.4 **Standard Serial I/O Mode**

In standard serial I/O mode, the serial programmer supporting the R32C/117 Group can be used to rewrite the flash memory, while the MCU is mounted on a board.

For further information on the serial programmer, please contact your serial programmer manufacturer and refer to the user's manual included with your serial programmer for instructions.

This mode provides two types of transmit/receive mode: Standard serial I/O mode 1 which uses synchronous serial interface and standard serial I/O mode 2 which uses UART as shown in Table 27.20.

	ltem	Standard Serial I/O Mode 1	Standard Serial I/O Mode 2	
Transmit/receive mode		Synchronous serial I/O	UART	
Transmit/receive bit rate		High	Low	
Serial interface to be used		UART1	UART1	
Pin setting	CNVSS	High	High	
	$\overline{\text{CE}}$ (P5_0)	High	High	
	EPM (P5_5)	Low	Low	
Pin function	SCLK (P6_5)	In reset: Low In transmission/reception: Transmit/receive clock	In reset: Low In transmission/reception: Unused	
	BUSY (P6_4)	BUSY signal	Monitor to check program operation	
	RXD (P6_6)	Serial data input	Serial data input	
	TXD (P6_7)	Serial data output	Serial data output	

Table 27.20 Standard Serial I/O Mode Specifications

Table 27.21 lists the pin definitions and functions in standard serial I/O mode. Figure 27.21 and Figure 27.22 show examples of a circuit application in standard serial I/O modes 1 and 2, respectively. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.

Note:

1. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only.

Figure 27.21 Circuit Application in Standard Serial I/O Mode 1

Figure 27.22 Circuit Application in Standard Serial I/O Mode 2

27.5 Parallel I/O mode

In parallel I/O mode, the parallel programmer supporting the R32C/117 Group can be used to rewrite the flash memory.

For further information on the parallel programmer, please contact your parallel programmer manufacturer and refer to the user's manual included with your parallel programmer for instructions.

27.6 **Notes on Flash Memory Rewriting**

27.6.1 **Note on Power Supply**

• Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on flash memory is in progress. If the supply voltage becomes beyond the guaranteed value, the device cannot be guaranteed.

27.6.2 **Note on Hardware Reset**

. Do not perform a hardware reset while a rewrite operation on flash memory is in progress.

Note on Flash Memory Protection 27.6.3

• If an ID code written in an assigned address has an error, any read/write operation of flash memory in standard serial I/O mode is disabled.

27.6.4 **Notes on Programming**

- . Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- Four software commands of program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above is interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, values of lock bits and protect bits become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

27.6.5 **Notes on Interrupts**

· EW0 mode

- . To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
- If either of an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt is generated, the flash memory module automatically enters read array mode. Therefore these interrupts are enabled even during a rewrite operation. On the other hand, the rewrite operation in progress is aborted by the interrupt and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
- . Instructions BRK, INTO, and UND, which refer to data on the flash memory, are unavailable in this mode.
- EW1 mode
	- Interrupts assigned to the relocatable vector table should not be accepted during a program or block erase operation.
	- . The watchdog timer interrupt should not be generated, either.
	- . If either of an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt is generated, the flash memory module automatically enters read array mode. Therefore this interrupt is enabled even during a rewrite operation. On the other hand, the rewrite operation in progress is aborted by the interrupt and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (set as EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.

27.6.6 **Notes on Rewrite Control Program**

• EW0 mode

• If the supply voltage lowers during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, then the rewrite operation itself may not be performed. In this case perform the rewrite operation by serial programmer or parallel programmer.

\bullet FW1 mode

. Do not rewrite blocks having the rewrite control program.

27.6.7 Notes on Number of Programming/Erasure and Software Command **Execution Time**

• According to the increase of program/erase operation, the four software commands: program, block erase, lock bit program, and protect bit program reguire more time to be executed. If the number of programming/erasure exceeds the minimum endurance value specified in the electrical characteristics, it may take unpredictable time to execute the software commands. The waiting time for the execution of software commands should be set much longer than the execution time specified in the electrical characteristics.

27.6.8 **Other Notes**

- The required time to perform the program or erase operation specified in the electrical characteristics can be guaranteed within the minimum values of programming/erasure endurance specified in the same table. Even if the number of programming/erasure exceeds the minimum endurance value, the program or erase operation may be unguaranteedly performed.
- . Chips repeatedly programmed and erased for debugging are not allowed to be used for commercial products.

28. Electrical Characteristics

Symbol	Characteristic		Condition	Value	Unit
V_{CC}		Supply voltage		-0.3 to 6.0	V
AV_{CC}		Analog supply voltage		-0.3 to 6.0	V
V_{I}	Input voltage	XIN, RESET, CNVSS, NSD, V _{RFF} , P0 0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P5 0 to P5 3, P8 4 to P8 7, P9 0 to P9 7, P10 0 to P10 7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_1, P14_3 to P14_6, P15_0 to P15_7 (2)		-0.3 to V_{CC} + 0.3	\vee
		P4 0 to P4 7, P5 4 to P5 7, P6_0 to P6_7, P7_0 to P7_7, P8 0 to P8 3		-0.3 to 6.0	V
$V_{\rm O}$	Output voltage	XOUT, P0 0 to P0 7, P1 0 to P1 7, P2_0 to P2_7, P3_0 to P3_7, P4 0 to P4 7, P5 0 to P5 7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15 0 to P15 7 (2)		-0.3 to V_{CC} + 0.3	\vee
P_d		Power consumption		$T_a = 25^{\circ}C$ 500	
		Operating temperature range		-40 to 85	°C
T_{stg}	Storage temperature range			-65 to 150	$^{\circ}C$

Absolute Maximum Ratings (1) Table 28.1

Notes:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.

Table 28.2 Operating Conditions (1/5) (1)

Notes:

- 1. The device is operationally guaranteed under these operating conditions.
- 2. V_{IH} and V_{II} for P8_7 are specified for P8_7 as a programmable port. These values are not applicable to P8_7 as XCIN.
- 3. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.

Table 28.3 Operating Conditions (2/5) (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted) ⁽¹⁾

Notes:

1. The device is operationally guaranteed under these operating conditions.

2. This value should be satisfied with due consideration of every condition as follows: operating temperature, DC bias, aging, etc.

Unit

mA

mA

mA

mA

 5.0

Table 28.4 Operating Conditions (3/5)

 $1¹$ The device is operationally quaranteed under these operating conditions.

2. The following conditions should be satisfied:

- The sum of I_{OL(peak)} of ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14, and P15 is 80 mA or less.
- The sum of I_{OL(peak)} of ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 is 80 mA or less.
- The sum of $I_{OH (peak)}$ of ports P0, P1, P2, and P11 is -40 mA or less.
- The sum of I_{OH(peak)} of ports P8_6, P8_7, P9, P10, P14, and P15 is -40 mA or less.
- The sum of $I_{OH (peak)}$ of ports P3, P4, P5, P12, and P13 is -40 mA or less.

P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7,

P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,

P8_7, P9_0 to P9_7, P10_0 to P10_7,

P14_3 to P14_6, P15_0 to P15_7 (3)

P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6,

P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7,

- The sum of $I_{OH (peak)}$ of ports P6, P7, and P8_0 to P8_4 is -40 mA or less.
- 3. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.
- 4. Average value within 100 ms.

Low level

current (4)

average

output

^IOL(avg)

Notes:

Table 28.5 Operating Conditions (4/5) (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted) (1)

Note:

1. The device is operationally guaranteed under these operating conditions.

Figure 28.1 Clock Cycle Time

Table 28.6 **Operating Conditions (5/5)** (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted) (1)

Note:

 $1.$ The device is operationally guaranteed under these operating conditions.

Figure 28.2 Ripple Waveform

Table 28.7 RAM Electrical Characteristics

(V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and Ta = T_{onr} , unless otherwise noted)

Table 28.8 Flash Memory Electrical Characteristics

(V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and Ta = T_{opr}, unless otherwise noted)

Notes:

1. Program/erase definition

This value represents the number of erasures per block.

If the flash memory is programmed/erased n times, each block can be erased n times.

i.e. If 4-word write is performed in 512 different addresses in the block A of 4 Kbyte and then the block is erased, it is considered the programming/erasure is performed just once.

However a write in the same address more than once for one erasure is disabled (overwrite disabled).

- 2. The data retention time includes the periods when the supply voltage is not applied and no clock is provided.
- 3. Please contact a Renesas Electronics sales office regarding data retention time other than the above.

Table 28.9 Power Supply Circuit Timing Characteristics (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Figure 28.3 Power Supply Circuit Timing

Table 28.10 Electrical Characteristics of Voltage Regulator for Internal Logic (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.11 Electrical Characteristics of Low Voltage Detector

(V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Table 28.12 Electrical Characteristics of Oscillator

(V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opt} , unless otherwise noted)

Symbol	Characteristics	Measurement condition	Value			Unit
			Min	Typ.	Max.	
^t SO(PLL)	PLL clock self-oscillation frequency		35	50	65	MHz
$t_{\text{LOCK(PLL)}}$	PLL lock time (1)					ms
t _{jitter(p-p)}	PLL jitter period (p-p)				2.0	ns
$T(OCO)$	On-chip oscillator frequency		62.5	125	250	kHz

Note:

1. This value is applicable only when the main clock oscillation is stable.

Table 28.13 Electrical Characteristics of Clock Circuitry (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr} , unless otherwise noted)

Note:

1. This recovery time does not include the period until the main clock oscillator is stabilized. The CPU starts operating before the oscillator is stabilized.

Figure 28.4 Clock Circuit Timing

Timing Requirements (V_{CC} = 3.0 to 5.5 V, V_{SS} = 0 V, and Ta = T_{opr}, unless otherwise noted)

Figure 28.5 Flash Memory CPU Rewrite Mode Timing

Table 28.15 Electrical Characteristics (1/3)

V_{CC} = 5 V

$(V_{CC} = 4.2$ to 5.5 V, $V_{SS} = 0$ V, $T_a = T_{corr}$, and $f_{(CPI)} = 64$ MHz, unless otherwise noted)

Note:

Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated $1.$ as input pin in the 100-pin package.

Table 28.16 Electrical Characteristics (2/3) j. \ldots \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a} \overline{a}

Notes:

- 1. Pins INT6 to INT8 are available in the 144-pin package only.
- 2. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.

Table 28.17 Electrical Characteristics (3/3) (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.18 A/D Conversion Characteristics (V_{CC} = AV_{CC} = V_{REF} = 4.2 to 5.5 V, V_{SS} = AV_{SS} = 0 V, $T_a = T_{\text{opr}}$, and $f_{\text{(BCLK)}} = 32 \text{ MHz}$, unless otherwise noted)

Note:

1. Pins AN15_0 to AN15_7 are available in the 144-pin package only.

Table 28.19 D/A Conversion Characteristics (V_{CC} = AV_{CC} = V_{REF} = 4.2 to 5.5 V, V_{SS} = AV_{SS} = 0 V, and $T_a = T_{\text{opr}}$, unless otherwise noted)

Note:

1. One D/A converter is used. The DAi register $(i = 0, 1)$ of the other unused converter is set to 00h. The resistor ladder for A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.20 External Clock Input

Table 28.21 External Bus Timing

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.22 Timer A Input (Counting input in event counter mode)

Table 28.23 Timer A Input (Gating input in timer mode)

Table 28.24 Timer A Input (External trigger input in one-shot timer mode)

Table 28.25 Timer A Input (External trigger input in pulse-width modulation mode)

Table 28.26 Timer A Input (Increment/decrement count switching input in event counter mode)

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.27 Timer B Input (Counting input in event counter mode)

Table 28.28 Timer B Input (Pulse period measure mode)

Table 28.29 Timer B Input (Pulse-width measure mode)

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.30 Serial Interface

Table 28.31 A/D Trigger Input

Table 28.32 External Interrupt INTi Input

Table 28.33 Intelligent I/O

Timing Requirements (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.34 Multi-master I²C-bus Interface

Note:

 $1.$ The value is calculated by the following formulas based on a value SSC set by bits SSC4 to SSC0 in the I2CSSCR register:

 $t_{h(SDA-SCL)S} = SSC \div 2 \times t_{c(\phi IIC)} + 40$ [ns] $t_{\text{su(SCL-SDA)}P} = (\text{SSC} \div 2 + 1) \times t_{\text{C(}}\phi\text{IIC)} + 40 \text{ [ns]}$ $t_{w(SDAH)P} = (SSC + 1) \times t_{c(\phi IIC)} + 40$ [ns]

Switching Characteristics (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.35 External Bus Timing (Separate bus)

Note:

The value is calculated by the following formulas based on the base clock cycles $(t_{c(Base)})$ and $1.$ respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to 9.3.5 "External Bus Timing".

 $t_{\text{su}(S-R)} = t_{\text{su}(A-R)} = \text{Tsu}(A-R) \times t_{\text{c}(Base)} - 15$ [ns] $t_{w(R)}$ = Tw(R) \times $t_{c(Base)}$ - 10 [ns] $t_{\text{su(S-W)}} = t_{\text{su(A-W)}} = \text{Tsu(A-W)} \times t_{\text{c(Base)}}$ - 15 [ns] $t_{w(W)} = t_{su(D-W)} = Tw(W) \times t_{c(Base)}$ - 10 [ns]

Switching Characteristics (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.36 External Bus Timing (Multiplexed bus)

Note:

 $1₁$ The value is calculated by the following formulas based on the base clock cycles $(t_{c(Base)})$ and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to 9.3.5 "External Bus Timing".

 $t_{\text{SU(S-ALE)}} = t_{\text{SU(A-ALE)}} = t_{\text{W(ALE)}} = (T_{\text{SU(A-R)}} - 0.5) \times t_{\text{C(Base)}} - 15$ [ns]

 $t_{w(R)}$ = Tw(R) \times $t_{c(Base)}$ -10 [ns]

 $t_{w(W)} = t_{su(D-W)} = Tw(W) \times t_{c(Base)}$ -10 [ns]

Switching Characteristics (V_{CC} = 4.2 to 5.5 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.37 Serial Interface

Table 28.38 Intelligent I/O

Table 28.39 Multi-master I²C-bus Interface (Standard-mode)

Table 28.40 Multi-master I²C-bus Interface (Fast-mode)

Note:

External circuits are required to satisfy the I²C-bus specification. $1.$

Electrical Characteristics (1/3) (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, T_a = T_{opr}, and **Table 28.41** $f_{(CPU)} = 64 MHz$, unless otherwise noted)

Note:

 $1.$ Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.

Table 28.42 Electrical Characteristics (2/3) (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, T_a = T_{opr}, and $f_{(CPU)} = 64 MHz$, unless otherwise noted)

Notes:

- 1. Pins INT6 to INT8 are available in the 144-pin package only.
- 2. Ports P9_0, P9_2, and P11 to P15 are available in the 144-pin package only. Port P9_1 is designated as input pin in the 100-pin package.

Table 28.43 Electrical Characteristics (3/3) (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Note:

1. Pins AN15_0 to AN15_7 are available in the 144-pin package only.

$V_{\text{CC}} = 3.3 \text{ V}$ Table 28.45 D/A Conversion Characteristics (V_{CC} = AV_{CC} = V_{REF} = 3.0 to 3.6 V, V_{SS} = AV_{SS} = 0 V, and $T_a = T_{\text{opr}}$, unless otherwise noted)

Note:

1. One D/A converter is used. The DAi register $(i = 0, 1)$ of the other unused converter is set to 00h. The resistor ladder for A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.46 External Clock Input

Table 28.47 External Bus Timing

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.48 Timer A Input (Counting input in event counter mode)

Table 28.49 Timer A Input (Gating input in timer mode)

Table 28.50 Timer A Input (External trigger input in one-shot timer mode)

Table 28.51 Timer A Input (External trigger input in pulse-width modulation mode)

Table 28.52 Timer A Input (Increment/decrement count switching input in event counter mode)

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.53 Timer B Input (Counting input in event counter mode)

Table 28.54 Timer B Input (Pulse period measure mode)

Table 28.55 Timer B Input (Pulse-width measure mode)

$V_{CC} = 3.3 V$

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.56 Serial Interface

Table 28.57 A/D Trigger Input

Table 28.58 External Interrupt INTi Input

Table 28.59 Intelligent I/O

Timing Requirements (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.60 Multi-master I²C-bus Interface

Note:

 $1.$ The value is calculated by the following formulas based on a value SSC set by bits SSC4 to SSC0 in the I2CSSCR register:

 $t_{h(SDA-SCL)S} = SSC \div 2 \times t_{c(\phi IIC)} + 40$ [ns] $t_{\text{su(SCL-SDA)}P} = (SSC \div 2 + 1) \times t_{C(\phi IIC)} + 40$ [ns] $t_{w(SDAH)P} = (SSC + 1) \times t_{c(\phi IIC)} + 40$ [ns]

V_{CC} = 3.3 V

Switching Characteristics (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.61 External Bus Timing (Separate bus)

Note:

 $1.$ The value is calculated by the following formulas based on the base clock cycles $(t_{c(Base)})$ and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to 9.3.5 "External Bus Timing".

 $t_{\text{su}(S-R)} = t_{\text{su}(A-R)} = \text{Tsu}(A-R) \times t_{\text{c}(Base)} - 15$ [ns] $t_{w(R)}$ = Tw(R) \times $t_{c(Base)}$ - 10 [ns] $t_{\text{su(S-W)}} = t_{\text{su(A-W)}} = \text{Tsu(A-W)} \times t_{\text{c(Base)}}$ - 15 [ns] $t_{w(W)} = t_{su(D-W)} = Tw(W) \times t_{c(Base)}$ - 10 [ns]

V_{CC} = 3.3 V

Switching Characteristics (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.62 External Bus Timing (Multiplexed bus)

Note:

 $1₁$ The value is calculated by the following formulas based on the base clock cycles $(t_{c(Base)})$ and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to 9.3.5 "External Bus Timing".

 $t_{\text{SU(S-ALE)}} = t_{\text{SU(A-ALE)}} = (T_{\text{SU(A-R)}} - 0.5) \times t_{\text{C(Base)}} - 15$ [ns] $t_{w(ALE)} = (Tsu(A-R) - 0.5) \times t_{c(Base)} - 20$ [ns] $t_{w(R)}$ = Tw(R) \times $t_{c(Base)}$ -10 [ns] $t_{w(W)} = t_{su(D-W)} = Tw(W) \times t_{c(Base)} - 10$ [ns]

Switching Characteristics (V_{CC} = 3.0 to 3.6 V, V_{SS} = 0 V, and T_a = T_{opr}, unless otherwise noted)

Table 28.63 Serial Interface

Table 28.64 Intelligent I/O

Table 28.65 Multi-master I²C-bus Interface (Standard-mode)

Table 28.66 Multi-master I²C-bus Interface (Fast-mode)

Note:

1. External circuits are required to satisfy the I²C-bus specification.

Figure 28.6 Switching Characteristic Measurement Circuit

Figure 28.7 External Clock Input Timing

Figure 28.8 External Bus Timing (Separate Bus)

Figure 28.10 Timing of Peripheral Functions

Figure 28.11 Timing of Multi-master I²C-bus Interface

29. Usage Notes

29.1 **Notes on Board Designing**

29.1.1 **Power Supply Pins**

The board should be designed so that there is no potential difference between pins with the same name. Note the following points:

- Connect all VSS pins to an identical GND. The traces for the pins should be as wide as physically possible so that the same voltage can be applied to every VSS pin.
- Connect all VCC pins to an identical power supply. The traces for the pins should be as wide as physically possible so that the same voltage can be applied to every VCC pin.

Insert a capacitor between each VCC pin and the VSS pin to ensure the noise tolerance. The capacitor should be beneficially effective at high/low frequencies and should have around 0.1 µF of capacitance. The traces for the capacitor and the power supply pins should be short and wide as much as physically possible.

29.1.2 **Supply Voltage**

The device is operationally guaranteed under operating conditions specified in electrical characteristics.

Drive the RESET pin low before the supply voltage becomes lower than the recommended value.

29.2 **Notes on Register Setting**

29.2.1 **Registers with Write-only Bits**

Table 29.1 lists registers containing write-only bits. For the setting of these registers, read-modify-write instructions listed in Table 29.2 cannot be used since each of these instructions reads the value of an address, modifies the value, and writes to the same address. To set a new value by modifying the previous one, write the previous value into RAM as well as to the register, change the contents of the RAM and then transfer the new value to the register by the MOV instruction.

Note:

1. The register has write-only bits in one-shot timer mode and pulse-width modulation mode.

Read-Modify-Write Instructions Table 29.2

29.3 **Notes on Clock Generator**

29.3.1 **Sub Clock**

29.3.1.1 **Oscillation Parameter Matching**

The constant matching of sub clock oscillator should be evaluated in both cases when the drive power is high and low.

Contact your oscillator manufacturer for details on the oscillation circuit constant matching.

29.3.2 **Power Control**

Do not switch the base clock source until the oscillation of the clock to be used has stabilized. However, this does not apply to the on-chip oscillator since the on-chip oscillator starts running immediately after the CM31 bit in the CM3 register is set to 1.

To switch the base clock source from PLL clock to a low speed clock, that is, to set the BCS bit in the CCR register to 1, use either the MOV.L or OR.L instruction.

- Program example in assembly language OR.L #80h. 0004h
- Program example in C language asm("OR.L #80h, 0004h");

29.3.2.1 **Stop Mode**

• To exit stop mode by reset, apply a low signal to RESET pin until a main clock oscillation stabilizes.

29.3.2.2 **Suggestions to Power Saving**

The followings are suggestions to reduce power consumption when programming or designing systems.

• I/O pins:

If inputs are floating, both transistors may be conducting. Set unassigned pins to input mode and connect each of them to VSS via a resistor, or set them to output mode and leave them open.

• A/D converter:

When the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to 0 (VREF disconnected). To perform the A/D conversion, set the VCUT bit to 1 (VREF connected) and wait 1 us or more for the operation.

· D/A converter:

When the D/A conversion is not performed, set the DAiE bit in the DACON register ($i = 0, 1$) to 0 (output disabled) and the DAi register to 00h.

· Peripheral clock stop:

When entering wait mode, power consumption can be reduced by setting the CM02 bit in the CM0 register to 1 to stop peripheral clock source. However, the fC32 does not stop by the CM02 bit settina.

29.4 **Notes on Bus**

29.4.1 **Notes on System Designing**

When the flash memory rewrite is performed in CPU rewrite mode using memory expansion mode, the use of $\overline{CS0}$ space and $\overline{CS3}$ space has the following restrictions:

- . If the FEBC0 and/or FEBC3 registers are set in CPU rewrite mode, the bus format for the corresponding space functions as separate bus. Any external devices connected in multiplexed bus format become inaccessible.
- . If the FEBC0 and/or FEBC3 registers are set in CPU rewrite mode, the bus timing for the corresponding space changes. This may cause external devices to become inaccessible depending on the register settings.

Devices required to be accessed in CPU rewrite mode should be allocated in CS1 space and/or CS2 space.

29.4.2 **Notes on Register Settings**

29.4.2.1 **Chip Select Boundary Select Registers**

When not using memory expansion mode, do not change values after a reset for registers CB01. CB12, and CB23.

When the CPU operation is performed in memory expansion mode more than once, set a value within the specified range to all of these registers irrespective of the use of them.

29.4.2.2 **External Bus Control Registers**

Registers EBC0 and EBC3 share respective addresses with registers FEBC0 and FEBC3. If the FEBC0 and/or FEBC3 registers are set while the flash memory is being rewritten, set the EBC0 and/ or EBC3 registers again after rewriting the flash memory.

29.5 **Notes on Interrupts**

29.5.1 **ISP Setting**

The interrupt stack pointer (ISP) is initialized to 00000000h after a reset. Set a value to the ISP before an interrupt is accepted, otherwise the program may go out of control. A multiple of 4 should be set to the ISP, which enables faster interrupt sequence due to less memory access.

For the use of NMI, in particular, since this interrupt cannot be disabled, the PM24 bit in the PM2 register should be set to 1 (NMI enabled) after the ISP is set at the beginning of program.

29.5.2 **NMI**

- . The NMI cannot be disabled once the PM24 bit in the PM2 register is set to 1 (NMI enabled). This bit setting should be done only for the use of NMI.
- . When the PM24 bit in the PM2 register is set to 1 (NMI enabled), the P8 5 bit in the P8 register is enabled just for monitoring the NMI pin state. It is not enabled as a general port.

29.5.3 **External Interrupt**

- The input signal to the $\overline{\text{INT}}$ pin (i = 0 to 8) requires the pulse width specified by the electrical characteristics. If a pulse width is narrower than the specification, the external interrupt may not be accepted.
- When the effective level and/or edge of \overline{INTi} pin ($i = 0$ to 8) are/is changed by the following bits: bits POL and/or LVS in the INTilC register, the IFSR0i bit $(i = 0 to 5)$ in the IFSR0 register, and/or the IFSR1 bit ($i = i - 6$; $i = 6$ to 8) in the IFSR1 register, the corresponding IR bit may become 1 (interrupt requested). When setting the above mentioned bits, preset bits ILVL2 to ILVL0 in the INTIIC register to 000b (interrupt disabled). After setting the above mentioned bits, set the corresponding IR bit to 0 (no interrupt requested), then set bits ILVL2 to ILVL0.
- The interrupt input signals to pins INT6 to INT8 are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register ($i = 0$ to 8), IFSR0i bit ($i = 0$ to 5) in the IFSR0 register, and the IFSR1 i bit ($i = i - 6$; $i = 6$ to 8) in the IFSR1 register.

29.6 **Notes on DMAC**

29.6.1 **DMAC-associated Register Settings**

- Set the DMAC-associated registers while bits MDi1 and MDi0 (i = 0 to 3) in the DMDi register are 00b (DMA transfer disabled). Then, set bits MDi1 and MDi0 to 01b (single transfer) or 11b (repeat transfer) at the end of the setup procedure. This procedure is also applied to rewriting bits UDAi. USAi, and BWi1 and BWi0 in the DMDi register.
- In case the DMAC-associated registers are to be rewritten while DMA transfer is enabled, disable the peripheral function as DMA request source so that no DMA transfer request is generated, then set bits MDi1 and MDi0 in the DMDi register of the corresponding channel to 00b (DMA transfer disabled).
- . Once a DMA transfer request is accepted, DMA transfer cannot be disabled even if setting bits MDi1 and MDi0 in the DMDi register to 00b (DMA transfer disabled). Do not change the settings of any DMAC-associated registers other than bits MDi1 and MDi0 until the DMA transfer is completed.
- . Wait six or more peripheral bus clocks to set bits MDi1 and MDi0 in the DMDi register to 01b (single transfer) or 11b (repeat transfer) after setting registers DMiSL and DMiSL2.

29.6.2 **Read from DMAC-associated Registers**

• To sequentially read respective registers DMiSL and DMiSL2, follow the reading order as below: DM0SL, DM1SL, DM2SL, and DM3SL DM0SL2, DM1SL2, DM2SL2, and DM3SL2

Notes on Timers 29.7

29.7.1 **Timer A and Timer B**

All timers are stopped after a reset. To restart timers, configure parameters such as operating mode, count source, and counter value, then set the TAiS bit ($i = 0$ to 4) or TBjS bit ($j = 0$ to 5) in the TABSR or TBSR register to 1 (count starts).

The following registers and bits should be set while the TAIS bit or TBIS bit is 0 (count stops):

- Registers TAiMR and TBiMR
- The UDF register
- . Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
- The TRGSR register

29.7.2 **Timer A**

29.7.2.1 **Timer Mode**

. While the timer counter is running, the TAi register indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

29.7.2.2 **Event Counter Mode**

. While the timer counter is running, the TAi register indicates a counter value at any given time. However, FFFFh is read if the timer counter underflows or 0000h if overflows while reloading is in progress. A set value is read if the TAi register is set while the timer counter is stopped.

29.7.2.3 **One-shot Timer Mode**

- . If the TAiS bit in the TABSR register is set to 0 (count stops) while the timer counter is running, the following operations are performed:
	- The timer counter stops and the setting value of the TAi register is reloaded.
	- A low signal is output at the TAiOUT pin.
	- The IR bit in the TAiIC register becomes 1 (interrupts requested) after one CPU clock cycle.
- . One-shot timer is operated by an internal count source. When the trigger is an input to the TAilN pin, the signal is output with a maximum of one count source clock delay after a trigger input to the TAilN pin.
- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt, set the IR bit to 0 after one of the settings below is done:
	- Select one-shot timer mode after a reset.
	- Switch the operating mode from timer mode to one-shot timer mode.
	- Switch the operating mode from event counter mode to one-shot timer mode.
- If a retrigger occurs while counting, the timer counter decrements by one, reloads the setting value of the TAi register, and then continues counting. To generate a retrigger while counting, wait one or more count source cycles after the last trigger is generated.
- . When an external trigger input is selected to start counting in timer A one-shot mode, do not provide an external retrigger for 300 ns before the timer counter reaches 0000h. Otherwise, it may stop counting.

29.7.2.4 **Pulse-width Modulation Mode**

- The IR bit becomes 1 by any of the settings below. To use the timer Ai interrupt ($i = 0$ to 4), set the IR bit to 0 after one of the settings below is done:
	- Select pulse-width modulation mode after a reset.
	- Switch the operating mode from timer mode to pulse-width modulation mode.
	- Switch the operating mode from event counter mode to pulse-width modulation mode.
- . If the TAiS bit in the TABSR register is set to 0 (count stops) while PWM pulse is output, the following operations are performed:
	- The timer counter stops.
	- The output level at the TAiOUT pin changes from high to low. The IR bit becomes 1.
	- When a low signal is output at the TAiOUT pin, it remains unchanged. The IR bit does not change, either.

29.7.3 **Timer B**

29.7.3.1 Timer Mode and Event Counter Mode

• While the timer counter is running, the TBj register $(i = 0 to 5)$ indicates a counter value at any given time. However, FFFFh is read while reloading is in progress. A set value is read if the TBj register is set while the timer counter is stopped.

29.7.3.2 **Pulse Period/Pulse-width Measure Mode**

- To set the MR3 bit in the TBiMR register to 0 (no overflow), wait one or more count source cycles to write to the TBjMR register after the MR3 bit becomes 1 (overflow), while the TBjS bit is set to 1 (count starts).
- Use the IR bit in the TBiIC register to detect overflow. The MR3 bit is used only to determine an interrupt request source within the interrupt handler.
- . The counter value is undefined when the timer counter starts. Therefore, the timer counter may overflow before a pulse to be measured is applied on the initial valid edge and cause a timer Bi interrupt request to be generated.
- . When the pulse to be measured is applied on the initial valid edge after the timer counter starts, an undefined value is transferred to the reload register. At this time, the timer Bj interrupt request is not generated.
- The IR bit may become 1 (interrupt requested) by changing bits MR1 and MR0 in the TBiMR register after the timer counter starts. However, if the same value is rewritten to bits MR1 and MR0. the IR bit is not changed.
- . Pulse width is repeatedly measured in pulse-width measure mode. Whether the measurement result is high-level width or not is determined by a program.
- If an overflow occurs simultaneously when a pulse is applied on the valid edge, this pulse is not recognized since an interrupt request is generated only once. Do not let an overflow occur in pulse period measure mode.
- . In pulse-width measure mode, determine whether an interrupt source is a pulse applied on the valid edge or an overflow by reading the port level in the TBi interrupt handler.

29.8 **Notes on Three-phase Motor Control Timers**

29.8.1 **Shutdown**

. When a low signal is applied to the NMI pin with the bit settings below, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the INV02 bit in the INVC0 register is 1 (the three-phase motor control timers used) and the INV03 bit is 1 (the three-phase motor control timer output enabled).

Register setting 29.8.2

• Do not write to the TAi1 register ($i = 1, 2, 4$) in the timing that timer B2 underflows. Before writing to the TAi1 register, read the TB2 register to verify that sufficient time is left until timer B2 underflows. Then, immediately write to the TAi1 register so that no interrupt handler is performed during this write procedure. If the TB2 register indicates little time is left until the underflow, write to the TAi1 register after timer B2 underflows.

29.9 Notes on Serial Interface

29.9.1 Changing the UiBRG Register ($i = 0$ to 8)

- . Set the UiBRG register after setting bits CLK1 and CLK0 in the UiC0 register. When these bits are changed, the UiBRG register must be set again.
- . If a clock is input immediately after the UiBRG register is set to 00h, the counter reaches FFh. In this case, it requires an extra 256 clocks to reload 00h into the register. Once the 00h is reloaded, the counter performs the operation without dividing the count source according to the setting.

29.9.2 **Synchronous Serial Interface Mode**

29.9.2.1 **Selecting an External Clock**

- If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the UiC0 register $(i = 0 to 8)$ is set to 0 (transmit data output on the falling edge of the transmit/receive clock and receive data input on the rising edge), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output on the rising edge of the transmit/receive clock and receive data input on the falling edge):
	- The TE bit in the UiC1 register is set to 1 (transmission enabled).
	- The RE bit in the UiC1 register is set to 1 (reception enabled). This bit setting is not required in transmit operation only.
	- The TI bit in the UiC1 register is set to 0 (data held in the UiTB register).

29.9.2.2 **Receive Operation**

- . In synchronous serial interface mode, the transmit/receive clock is controlled by the transmit control circuit. Set the UARTi-associated registers $(i = 0 to 8)$ for a transmit operation, even if the MCU is used only for receive operation. Dummy data is output from the TXDi pin while receiving if the TXDi pin is set to output mode.
- If data is received continuously, an overrun error occurs when the RI bit in the UiC1 register is 1 (data held in the UiRB register) and the seventh bit of the next data is received in the UARTi receive shift register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). In this case, the UiRB register becomes undefined. If an overrun error occurs, the IR bit in the SiRIC register is not changed to 1.

29.9.3 Special Mode 1 (I²C Mode)

. To generate a start condition, stop condition, or restart condition, set the STSPSEL bit in the UiSMR4 register ($i = 0$ to 6) to 0. Then, wait a half or more clock cycles of the transmit/receive clock to change the respective condition generate bit (the STAREQ, RSTAREQ, or STPREQ bit) from 0 to 1

29.9.4 **Reset Procedure on Communication Error**

- . Operations which result in communication errors such as rewritting function select registers during transmission/reception should not be performed. Follow the procedure below to reset the internal circuit once the communication error occurs in the following cases: when the operation above is performed by a receiver or transmitter or when a bit slip is caused by noise.
- A. Synchronous Serial Interface Mode
	- (1) Set the TE bit in the UiC1 register ($i = 0$ to 8) to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
	- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (synchronous serial interface mode).
	- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.
- **B.** UART Mode
	- (1) Set the TE bit in the UiC1 register to 0 (transmittion disabled) and the RE bit to 0 (reception disabled).
	- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
	- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, 7-bit character length), 101b (UART mode, 8-bit character length), or 110b (UART mode, 9-bit character length).
	- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled) if necessary.

29.10 Notes on A/D Converter

29.10.1 Notes on Designing Boards

• Three capacitors should be respectively placed between the AVSS pin and such pins as AVCC, VREF, and analog inputs (AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, and AN15_0 to AN15 7) to avoid error operations caused by noise or latchup, and to reduce conversion errors. Figure 29.1 shows an example of pin configuration for A/D converter.

Figure 29.1 **Pin Configuration for A/D Converter**

- . Do not use any of the four pins AN_4 to AN_7 for analog input if the key input interrupt is to be used. Otherwise, a key input interrupt request occurs when the A/D input voltage becomes VIL or lower.
- When AVCC = VREF = VCC, A/D input voltage for pins AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, AN15_0 to AN15_7, ANEX0, and ANEX1 should be VCC or lower.

29.10.2 Notes on Programming

- The following registers should be written while the A/D conversion is stopped, that is, before a trigger occurs: AD0CON0 (except the ADST bit), AD0CON1, AD0CON2, AD0CON3, and AD0CON4.
- . If the VCUT bit in the AD0CON1 register is switched from 0 (VREF connected) to 1 (VREF disconnected), the A/D conversion should be started after 1 us or more. Set the VCUT bit to 0 when A/D conversion is not used to reduce power consumption.
- Set the port direction bit for the pin to be used as an analog input pin to 0 (input). Set the ASEL bit of the corresponding port function select register to 1 (the port is used as A/D input).
- If the TRG bit in the AD0CON0 register is set to 1 (external trigger or hardware trigger is selected), set the corresponding port direction bit (PD9 7 bit) for the ADTRG pin to 0 (input).
- The ϕ AD frequency should be 16 MHz or below when VCC is 4.2 to 5.5 V, and 10 MHz or below when VCC is 3.0 to 4.2 V. It should be 1 MHz or above if the sample and hold function is enabled. If not, it should be 250 kHz or above.
- . If A/D operating mode (bits MD1 and MD0 in the AD0CON0 register or the MD2 bit in the AD0CON1 register) has been changed, re-select analog input pins by using bits CH2 to CH0 in the AD0CON0 register or bits SCAN1 and SCAN0 in the AD0CON1 register.
- If the AD0i register ($i = 0$ to 7) is read when the A/D converted result is stored to the register, the stored value may have an error. Read the AD0i register after the A/D conversion has been completed.

In one-shot mode or single sweep mode, read the respective AD0i register after the IR bit in the AD0IC register has become 1 (interrupt requested).

In repeat mode, repeat sweep mode 0, or repeat sweep mode 1, an interrupt request can be generated each time when an A/D conversion has been completed if the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode enabled). Similar to the other modes above, read the AD00 register after the IR bit in the AD0IC register has become 1 (interrupt requested).

- . If the A/D conversion in progress is halted by setting the ADST bit in the AD0CON0 register to 0, the converted result is undefined. In addition, the unconverted AD0i register may also become undefined. Consequently, the AD0i register should not be used just after A/D conversion is halted.
- The external trigger cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD0i register by a program.
- If, in single sweep mode, the A/D conversion in progress is halted by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion is stopped), an interrupt request may be generated even though the sweep is not completed. To halt the A/D conversion, first disable interrupts, then set the ADST bit to 0.

29.11 Notes on Flash Memory Rewriting

29.11.1 Note on Power Supply

• Keep the supply voltage constant within the range specified in the electrical characteristics while a rewrite operation on flash memory is in progress. If the supply voltage becomes beyond the guaranteed value, the device cannot be guaranteed.

29.11.2 Note on Hardware Reset

. Do not perform a hardware reset while a rewrite operation on flash memory is in progress.

29.11.3 Note on Flash Memory Protection

• If an ID code written in an assigned address has an error, any read/write operation of flash memory in standard serial I/O mode is disabled.

29.11.4 Notes on Programming

- . Do not set the FEW bit in the FMCR register to 1 (CPU rewrite mode) in low speed mode or low power mode.
- Four software commands of program, block erase, lock bit program, and protect bit program are interrupted by an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt. If any of the software commands above is interrupted, erase the corresponding block and then execute the same command again. If the block erase command is interrupted, values of lock bits and protect bits become undefined. Therefore, disable the lock bit, and then execute the block erase command again.

29.11.5 Notes on Interrupts

- · EW0 mode
	- . To use interrupts assigned to the relocatable vector table, the vector table should be addressed in RAM space.
	- If either of an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt is generated, the flash memory module automatically enters read array mode. Therefore these interrupts are enabled even during a rewrite operation. On the other hand, the rewrite operation in progress is aborted by the interrupt and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.
	- . Instructions BRK, INTO, and UND, which refer to data on the flash memory, are unavailable in this mode.
- EW1 mode
	- Interrupts assigned to the relocatable vector table should not be accepted during a program or block erase operation.
	- . The watchdog timer interrupt should not be generated, either.
	- If either of an NMI, a watchdog timer interrupt, an oscillator stop detection interrupt, or a low voltage detection interrupt is generated, the flash memory module automatically enters read array mode. Therefore this interrupt is enabled even during a rewrite operation. On the other hand, the rewrite operation in progress is aborted by the interrupt and registers FMR0 and FRSR0 are reset. When the interrupt handler has ended, set the EWM bit in the FMR0 register to 1 (set as EW1 mode) and the LBD bit in the FMR1 register to 1 (lock bit protection disabled) to re-execute the rewrite operation.

29.11.6 Notes on Rewrite Control Program

- EW0 mode
	- If the supply voltage lowers during the rewrite operation of blocks having the rewrite control program, the rewrite control program may not be successfully rewritten, then the rewrite operation itself may not be performed. In this case perform the rewrite operation by serial programmer or parallel programmer.
- \bullet FW1 mode
	- . Do not rewrite blocks having the rewrite control program.

29.11.7 Notes on Number of Programming/Erasure and Software Command **Execution Time**

• According to the increase of program/erase operation, the four software commands: program, block erase, lock bit program, and protect bit program require more time to be executed. If the number of programming/erasure exceeds the minimum endurance value specified in the electrical characteristics, it may take unpredictable time to execute the software commands. The waiting time for the execution of software commands should be set much longer than the execution time specified in the electrical characteristics.

29.11.8 Other Notes

- The required time to perform the program or erase operation specified in the electrical characteristics can be guaranteed within the minimum values of programming/erasure endurance specified in the same table. Even if the number of programming/erasure exceeds the minimum endurance value, the program or erase operation may be unguaranteedly performed.
- . Chips repeatedly programmed and erased for debugging are not allowed to be used for commercial products.

Appendix 1. Package Dimensions

INDEX

$\overline{\mathsf{A}}$

$\pmb{\mathsf{B}}$

$\mathbf C$

D

E

\overline{F}

G

H

Hardware Interrupt 143

\mathbf{I}

 K

\mathbf{L}

M

$\overline{\mathsf{N}}$

\mathbf{o}

P

R

$\mathbf S$

\mathbf{T}

\bigcup

V

W

X

Y

Z

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information **Renesas Electronics America Inc.**
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130 Francisco Corresponding Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
11e: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd.
The Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Ten: Tenesas Electronics (Shanghai) Co., Ltd.

Rhenesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China

Tel: +86-21-5877-1818, Fax: +86-21-6 Ter. 1997 - 1997 - 1997 - 1998 - 1998 - 1998 - 1998 - 1998 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1
Their San Electronics Hong Kong Limited
Tel: +852-2886-9318, Fax: +852 2886-9022/9044 Renesas Electronics Taiwan Co., Ltd.
7F, No. 363 Fu Shing North Road Taipei, Taiwar
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632

Tel: +65-6213-0200, Fax: +65-6278-8001 Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

> © 2010 Renesas Electronics Corporation. All rights reserved. Colophon 1.0

R32C/117 Group

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [CPU - Central Processing Units](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/embedded-processors-controllers/cpu-central-processing-units) *category:*

Click to view products by [Renesas](https://www.x-on.com.au/manufacturer/renesas) *manufacturer:*

Other Similar products are found below :

[AT80612003090AAS LBWJ](https://www.x-on.com.au/mpn/intel/at80612003090aaslbwj) [B4860NSE7QUMD](https://www.x-on.com.au/mpn/freescale/b4860nse7qumd) [NPIXP2855AB-S-LA88](https://www.x-on.com.au/mpn/intel/npixp2855absla88) [IVPX7225-RTM-1](https://www.x-on.com.au/mpn/artesynembeddedtechnologies/ivpx7225rtm1) [96MPI5-2.9-6M10T](https://www.x-on.com.au/mpn/advantech/96mpi5296m10t) [2SC4646D-AN](https://www.x-on.com.au/mpn/onsemiconductor/2sc4646dan) [SMBV1061LT1G](https://www.x-on.com.au/mpn/onsemiconductor/smbv1061lt1g) [2SC4646E-AN](https://www.x-on.com.au/mpn/onsemiconductor/2sc4646ean) [2SJ268-DL-E](https://www.x-on.com.au/mpn/onsemiconductor/2sj268dle) [CP80617003981AHS LBTQ](https://www.x-on.com.au/mpn/intel/cp80617003981ahslbtq) [MATXM-CORE-411-HTSNK](https://www.x-on.com.au/mpn/artesynembeddedtechnologies/matxmcore411htsnk) [TEC0193BPF](https://www.x-on.com.au/mpn/onsemiconductor/tec0193bpf) [TND516SS-TL-E](https://www.x-on.com.au/mpn/onsemiconductor/tnd516sstle) [BGSF 1717MN26 E6327](https://www.x-on.com.au/mpn/infineon/bgsf1717mn26e6327) [D8086-2](https://www.x-on.com.au/mpn/intel/d80862) [LF80538GF0282M-S-L8VY](https://www.x-on.com.au/mpn/intel/lf80538gf0282msl8vy) [CM8063401293902S R1A4](https://www.x-on.com.au/mpn/intel/cm8063401293902sr1a4) [CM8063501521302S R1B8](https://www.x-on.com.au/mpn/intel/cm8063501521302sr1b8) [CM8066201919901 SR2L0](https://www.x-on.com.au/mpn/intel/cm8066201919901sr2l0) [CM8066201928505 SR2HT](https://www.x-on.com.au/mpn/intel/cm8066201928505sr2ht) [CPH5855-TL-E](https://www.x-on.com.au/mpn/onsemiconductor/cph5855tle) [CM8063501293200S R1A0](https://www.x-on.com.au/mpn/intel/cm8063501293200sr1a0) [AV8063801129600S R10F](https://www.x-on.com.au/mpn/intel/av8063801129600sr10f) [EMS36-02-](https://www.x-on.com.au/mpn/onsemiconductor/ems36022hmdt) [2H-MDT](https://www.x-on.com.au/mpn/onsemiconductor/ems36022hmdt) [EMM04-MDT](https://www.x-on.com.au/mpn/onsemiconductor/emm04mdt) [NG80386DX33](https://www.x-on.com.au/mpn/intel/ng80386dx33) [GG8067402569300S R2DJ](https://www.x-on.com.au/mpn/intel/gg8067402569300sr2dj) [NHIXP432AC](https://www.x-on.com.au/mpn/intel/nhixp432ac) [NK80530MZ866256S-L7XH](https://www.x-on.com.au/mpn/intel/nk80530mz866256sl7xh) [P1021NXE2HFB](https://www.x-on.com.au/mpn/freescale/p1021nxe2hfb) [R0K5ML001SS00BR](https://www.x-on.com.au/mpn/renesas/r0k5ml001ss00br) [LC87F2608A](https://www.x-on.com.au/mpn/onsemiconductor/lc87f2608a) [LC87FBK08A](https://www.x-on.com.au/mpn/onsemiconductor/lc87fbk08a) [PRIXP425BC](https://www.x-on.com.au/mpn/intel/prixp425bc) [PRIXP423BB](https://www.x-on.com.au/mpn/intel/prixp423bb) [CM8066201921712S R2LF](https://www.x-on.com.au/mpn/intel/cm8066201921712sr2lf) [CM8064601467102S R152](https://www.x-on.com.au/mpn/intel/cm8064601467102sr152) [CM8063501375800S R1AX](https://www.x-on.com.au/mpn/intel/cm8063501375800sr1ax) [CM8063501293506S R1A2](https://www.x-on.com.au/mpn/intel/cm8063501293506sr1a2) [CM8063401293802S R1A3](https://www.x-on.com.au/mpn/intel/cm8063401293802sr1a3) [CM8062107185405S R0KM](https://www.x-on.com.au/mpn/intel/cm8062107185405sr0km) [LC87F0G08A](https://www.x-on.com.au/mpn/onsemiconductor/lc87f0g08a) [CM8067703318900S R38H](https://www.x-on.com.au/mpn/intel/cm8067703318900sr38h) [CM8066002032201S R2R6](https://www.x-on.com.au/mpn/intel/cm8066002032201sr2r6) [CM8067702867061S R374](https://www.x-on.com.au/mpn/intel/cm8067702867061sr374) [PB-8SMB](https://www.x-on.com.au/mpn/crydom/pb8smb) [FJ8066401836620S R2KT](https://www.x-on.com.au/mpn/intel/fj8066401836620sr2kt) [COMX-300-HSP](https://www.x-on.com.au/mpn/artesynembeddedtechnologies/comx300hsp) [RTM-ATCA-7360](https://www.x-on.com.au/mpn/artesynembeddedtechnologies/rtmatca7360) [96MPI7-3.4-8M11T](https://www.x-on.com.au/mpn/advantech/96mpi7348m11t)