

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

SH7780

Hardware Manual

Renesas 32-Bit RISC Microcomputer
SuperH™ RISC Engine Family
SH7780 Series

R8A77800A

- a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs, algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a test system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

...; the output pins are in their open states, intermediate levels are induced by noise in the vicinity, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers that may have been allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

5. Reading from/Writing Reserved Bit of Each Register

Note: Treat the reserved bit of register used in each module as follows except in cases where specifications for values which are read from or written to the bit are provided in the description.

The bit is always read as 0. The write value should be 0 or one, which has been read immediately before writing.

Writing the value, which has been read immediately before writing has the advantage of preventing the bit from being affected on its extended function when the function is assigned.

- CPU and System-Control Modules
- On-Chip Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

7. Electrical Characteristics

8. Appendix

9. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in the manual.

10. Index

characteristics of this LSI to the above users.

Notes on reading this manual:

- In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized into three parts: the CPU, system control functions, peripheral functions and electrical characteristics.

Rules: Bit order: The MSB is on the left and the LSB is on the right.
 Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is x
 Signal notation: An overbar is added to a low-active signal: $\overline{\text{xxxx}}$

CPU	Central Processing Unit
DDR	Double Data Rate
DDRIF	DDR-SDRAM Interface
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
FIFO	First-In First-Out
FLCTL	NAND Flash Memory Controller
FPU	Floating-point Unit
HAC	Audio Codec
HSPI	Serial Protocol Interface
H-UDI	User Debugging Interface
INTC	Interrupt Controller
JTAG	Joint Test Action Group
LBSC	Local Bus State Controller
LRAM	L Memory
LRU	Least Recently Used
LSB	Least Significant Bit

RISC	Reduced Instruction Set Computer
RTC	Realtime Clock
SCIF	Serial Communication Interface with FIFO
SIOF	Serial Interface with FIFO
SSI	Serial Sound Interface
TAP	Test Access Port
TLB	Translation Lookaside Buffer
TMU	Timer Unit
UART	Universal Asynchronous Receiver/Transmitter
UBC	User Break Controller
WDT	Watchdog Timer

1.7	SuperHyway Memory (SuperHyway RAM).....
Section 2 Programming Model	
2.1	Data Formats
2.2	Register Descriptions
2.2.1	Privileged Mode and Banks
2.2.2	General Registers
2.2.3	Floating-Point Registers.....
2.2.4	Control Registers
2.2.5	System Registers.....
2.3	Memory-Mapped Registers.....
2.4	Data Formats in Registers
2.5	Data Formats in Memory
2.6	Processing States.....
2.7	Usage Note.....
2.7.1	Notes on self-modified codes.....
Section 3 Instruction Set	
3.1	Execution Environment
3.2	Addressing Modes
3.3	Instruction Set
Section 4 Pipelining	
4.1	Pipelines.....
4.2	Parallel-Executability.....
4.3	Issue Rates and Execution Cycles.....
Section 5 Exception Handling	
5.1	Summary of Exception Handling.....

5.5.3	Exception Requests and BL Bit
5.5.4	Return from Exception Handling
5.6	Description of Exceptions
5.6.1	Resets
5.6.2	General Exceptions
5.6.3	Interrupts
5.6.4	Priority Order with Multiple Exceptions
5.7	Usage Notes
Section 6 Floating-Point Unit (FPU)	
6.1	Features
6.2	Data Formats
6.2.1	Floating-Point Format
6.2.2	Non-Numbers (NaN)
6.2.3	Denormalized Numbers
6.3	Register Descriptions
6.3.1	Floating-Point Registers
6.3.2	Floating-Point Status/Control Register (FPSCR)
6.3.3	Floating-Point Communication Register (FPUL)
6.4	Rounding
6.5	Floating-Point Exceptions
6.5.1	General FPU Disable Exceptions and Slot FPU Disable Exceptions
6.5.2	FPU Exception Sources
6.5.3	FPU Exception Handling
6.6	Graphics Support Functions
6.6.1	Geometric Operation Instructions
6.6.2	Pair Single-Precision Data Transfer

7.2.7	Instruction Re-Fetch Inhibit Control Register (IRMCR)
7.3	TLB Functions
7.3.1	Unified TLB (UTLB) Configuration
7.3.2	Instruction TLB (ITLB) Configuration
7.3.3	Address Translation Method
7.4	MMU Functions
7.4.1	MMU Hardware Management
7.4.2	MMU Software Management
7.4.3	MMU Instruction (LDTLB)
7.4.4	Hardware ITLB Miss Handling
7.4.5	Avoiding Synonym Problems
7.5	MMU Exceptions
7.5.1	Instruction TLB Multiple Hit Exception
7.5.2	Instruction TLB Miss Exception
7.5.3	Instruction TLB Protection Violation Exception
7.5.4	Data TLB Multiple Hit Exception
7.5.5	Data TLB Miss Exception
7.5.6	Data TLB Protection Violation Exception
7.5.7	Initial Page Write Exception
7.6	Memory-Mapped TLB Configuration
7.6.1	ITLB Address Array
7.6.2	ITLB Data Array
7.6.3	UTLB Address Array
7.6.4	UTLB Data Array
7.7	32-Bit Address Extended Mode
7.7.1	Overview of 32-Bit Address Extended Mode
7.7.2	Transition to 32-Bit Address Extended Mode
7.7.3	Privileged Space Mapping Buffer (PMB) Configuration
7.7.4	PMB Function

8.3.1	Read Operation
8.3.2	Prefetch Operation
8.3.3	Write Operation
8.3.4	Write-Back Buffer
8.3.5	Write-Through Buffer
8.3.6	OC Two-Way Mode
8.4	Instruction Cache Operation
8.4.1	Read Operation
8.4.2	Prefetch Operation
8.4.3	IC Two-Way Mode
8.5	Cache Operation Instruction
8.5.1	Coherency between Cache and External Memory
8.5.2	Prefetch Operation
8.6	Memory-Mapped Cache Configuration
8.6.1	IC Address Array
8.6.2	IC Data Array
8.6.3	OC Address Array
8.6.4	OC Data Array
8.7	Store Queues
8.7.1	SQ Configuration
8.7.2	Writing to SQ
8.7.3	Transfer to External Memory
8.7.4	Determination of SQ Access Exception
8.7.5	Reading from SQ
8.8	Notes on Using 32-Bit Address Extended Mode
Section 9 L Memory	
9.1	Features
9.2	Register Descriptions

9.5.1	Page Conflict
9.5.2	L Memory Coherency
9.5.3	Sleep Mode
9.6	Note on Using 32-Bit Address Extended Mode
Section 10 Interrupt Controller (INTC)	
10.1	Features
10.1.1	Interrupt Method
10.1.2	Interrupt Types in INTC
10.2	Input/Output Pins
10.3	Register Descriptions
10.3.1	Interrupt Control Register 0 (ICR0)
10.3.2	Interrupt Control Register 1 (ICR1)
10.3.3	Interrupt Priority Register (INTPRI)
10.3.4	Interrupt Source Register (INTREQ)
10.3.5	Interrupt Mask Registers (INTMSK0 to INTMSK2)
10.3.6	Interrupt Mask Clear Registers (INTMSKCLR0 to INTMSKCLR2)
10.3.7	NMI Flag Control Register (NMIFCR)
10.3.8	User Interrupt Mask Level Register (USERIMASK)
10.3.9	On-chip Module Interrupt Priority Registers (INT2PRI0 to INT2PRI7)
10.3.10	Interrupt Source Register (INT2A0: Not affected by Mask States)
10.3.11	Interrupt Source Register (INT2A1: Affected by Mask States)
10.3.12	Interrupt Mask Register (INT2MSKR)
10.3.13	Interrupt Mask Clear Register (INT2MSKCR)
10.3.14	On-chip Module Interrupt Source Registers (INT2B0 to INT2B7)
10.3.15	GPIO Interrupt Set Register (INT2GPIC)
10.4	Interrupt Sources
10.4.1	NMI Interrupt
10.4.2	IRQ Interrupts

10.7.2	Notes on Setting IRQ/IRL[7:0] Pin Function
10.7.3	To clear IRQ and IRL interrupt requests
Section 11 Local Bus State Controller (LBSC).....	
11.1	Features.....
11.2	Input/Output Pins.....
11.3	Area Overview
11.3.1	Space Divisions
11.3.2	Memory Bus Width
11.3.3	Data Alignment.....
11.3.4	PCMCIA Support
11.4	Register Descriptions
11.4.1	Memory Address Map Select Register (MMSELR).....
11.4.2	Bus Control Register (BCR).....
11.4.3	CSn Bus Control Register (CSnBCR)
11.4.4	CSn Wait Control Register (CSnWCR).....
11.4.5	CSn PCMCIA Control Register (CSnPCR).....
11.5	Operation
11.5.1	Endian/Access Size and Data Alignment.....
11.5.2	Areas
11.5.3	SRAM interface
11.5.4	Burst ROM (Clock Asynchronous) Interface
11.5.5	PCMCIA Interface.....
11.5.6	MPX Interface
11.5.7	Byte Control SRAM Interface
11.5.8	Wait Cycles between Accesses
11.5.9	Bus Arbitration
11.5.10	Bus Release and Acquire Sequence.....
11.5.11	Cooperation between Master and Slave.....

	12.4.4	SDRAM Row Attribute Register (SDR).....
	12.4.5	SDRAM Mode Register (SDMR).....
	12.4.6	DDR-SDRAM Back-up Register (DBK).....
12.5		Operation
	12.5.1	DDR-SDRAM Access
	12.5.2	DDR-SDRAM Initialization Sequence.....
	12.5.3	Supported SDRAM Commands.....
	12.5.4	SDRAM Access Mode.....
	12.5.5	Power-Down Modes
	12.5.6	Address Multiplexing
12.6		DDR-SDRAM Basic Timing
12.7		Usage Notes
	12.7.1	Operating Frequency.....
	12.7.2	Stopping Clock
	12.7.3	Using SCR to Issue REFA Command (Outside the Initialization Sequence).....
	12.7.4	Timing of Connected SDRAM
	12.7.5	Setting Auto-Refresh Interval
Section 13		PCI Controller (PCIC)
13.1		Features.....
13.2		Input/Output Pins
13.3		Register Descriptions
	13.3.1	PCIC Enable Control Register (PCIECR)
	13.3.2	Configuration Registers
	13.3.3	Local Register.....
13.4		Operation
	13.4.1	Supported PCI Commands.....
	13.4.2	PCIC Initialization
	13.4.3	Master Access

14.3.2	DMA Source Address Registers B0 to B3, B6 to B9 (SARB0 to SARB3, SARB6 to SARB9)	
14.3.3	DMA Destination Address Registers 0 to 11 (DAR0 to DAR11)	
14.3.4	DMA Destination Address Registers B0 to B3, B6 to B9 (DARB0 to DARB3, DARB6 to DARB9)	
14.3.5	DMA Transfer Count Registers 0 to 11 (TCR0 to TCR11)	
14.3.6	DMA Transfer Count Registers B0 to B3, B6 to B9 (TCRB0 to TCRB3, TCRB6 to TCRB9)	
14.3.7	DMA Channel Control Registers 0 to 11 (CHCR0 to CHCR11)	
14.3.8	DMA Operation Register 0, 1 (DMAOR0 and DMAOR1)	
14.3.9	DMA Extended Resource Selectors (DMARS0 to DMARS2)	
14.4	Operation	
14.4.1	DMA Transfer Requests	
14.4.2	Channel Priority	
14.4.3	DMA Transfer Types	
14.4.4	DMA Transfer Flow	
14.4.5	Repeat Mode Transfer	
14.4.6	Reload Mode Transfer	
14.4.7	DREQ Pin Sampling Timing	
14.5	Usage Notes	
14.5.1	Module Stop	
14.5.2	Address Error	
14.5.3	Notes on Burst Mode Transfer	
14.5.4	DACK output division	
14.5.5	Clear DMINT Interrupt	
14.5.6	\overline{CS} Output Settings and Transfer Size Larger than External Bus Width	
14.5.7	DACK Assertion and DREQ Sampling	

- 16.1 Features
- 16.2 Input/Output Pins
- 16.3 Register Descriptions
- 16.3.1 Watchdog Timer Stop Time Register (WDTST)
- 16.3.2 Watchdog Timer Control/Status Register (WDTCSR)
- 16.3.3 Watchdog timer Base Stop Time Register (WDTBST)
- 16.3.4 Watchdog Timer Counter (WDTCNT)
- 16.3.5 Watchdog Timer Base Counter (WDTBCNT)
- 16.4 Operation
- 16.4.1 Reset request
- 16.4.2 Using watchdog timer mode
- 16.4.3 Using Interval timer mode
- 16.4.4 Time for WDT Overflow
- 16.4.5 Clearing WDT Counter
- 16.5 Status Pin Change Timing during Reset
- 16.5.1 Power-On Reset by PRESET
- 16.5.2 Power-On Reset by Watchdog Timer Overflow
- 16.5.3 Manual Reset by Watchdog Timer Overflow

Section 17 Power-Down Mode

- 17.1 Features
- 17.1.1 Types of Power-Down Modes
- 17.2 Input/Output Pins
- 17.3 Register Descriptions
- 17.3.1 Standby Control Register (MSTPCR)
- 17.4 Sleep Mode
- 17.4.1 Transition to Sleep mode
- 17.4.2 Cancellation of Sleep Mode

17.9.1	In Reset.....	
17.9.2	In Sleep.....	
Section 18	Timer Unit (TMU).....	
18.1	Features.....	
18.2	Input/Output Pins.....	
18.3	Register Descriptions.....	
18.3.1	Timer Output Control Register (TOCR).....	
18.3.2	Timer Start Register (TSTR0, TSTR1).....	
18.3.3	Timer Constant Register (TCORn) (n = 0 to 5).....	
18.3.4	Timer Counter (TCNTn) (n = 0 to 5).....	
18.3.5	Timer Control Registers (TCRn) (n = 0 to 5).....	
18.3.6	Input Capture Register 2 (TCPR2).....	
18.4	Operation.....	
18.4.1	Counter Operation.....	
18.4.2	Input Capture Function.....	
18.5	Interrupts.....	
18.6	Usage Notes.....	
18.6.1	Register Writes.....	
18.6.2	Reading from TCNT.....	
18.6.3	Reset RTC Frequency Divider Circuit.....	
18.6.4	External Clock Frequency.....	
Section 19	Compare Match Timer (CMT).....	
19.1	Features.....	
19.2	Input/Output Pins.....	
19.3	Register Descriptions.....	
19.3.1	Configuration Register (CMTCFG).....	
19.3.2	Free-Running Timer (CMTFRT).....	

19.4.6	Counter: Up-counter	
19.4.7	Counter: Updown-counter	
19.4.8	Counter: Rotary Switch Operation of Updown-counter	
19.4.9	Interrupts.....	
Section 20	Realtime Clock (RTC).....	
20.1	Features.....	
20.1.1	Block Diagram.....	
20.2	Input/Output Pins	
20.3	Register Descriptions	
20.3.1	64 Hz Counter (R64CNT).....	
20.3.2	Second Counter (RSECCNT)	
20.3.3	Minute Counter (RMINCNT)	
20.3.4	Hour Counter (RHRCNT).....	
20.3.5	Day-of-Week Counter (RWKCNT).....	
20.3.6	Day Counter (RDAYCNT).....	
20.3.7	Month Counter (RMONCNT)	
20.3.8	Year Counter (RYRCNT).....	
20.3.9	Second Alarm Register (RSECAR).....	
20.3.10	Minute Alarm Register (RMINAR).....	
20.3.11	Hour Alarm Register (RHRAR)	
20.3.12	Day-of-Week Alarm Register (RWKAR).....	
20.3.13	Day Alarm Register (RDAYAR).....	
20.3.14	Month Alarm Register (RMONAR)	
20.3.15	Year-Alarm Register (RYRAR).....	
20.3.16	RTC Control Register 1 (RCR1).....	
20.3.17	RTC Control Register 2 (RCR2).....	
20.3.18	RTC Control Register (RCR3).....	

21.1	Features	
21.2	Input/Output Pins	
21.3	Register Descriptions	
21.3.1	Receive Shift Register (SCRSR)	
21.3.2	Receive FIFO Data Register (SCFRDR)	
21.3.3	Transmit Shift Register (SCTSR)	
21.3.4	Transmit FIFO Data Register (SCFTDR)	
21.3.5	Serial Mode Register (SCSMR)	
21.3.6	Serial Control Register (SCSCR)	
21.3.7	Serial Status Register n (SCFSR)	
21.3.8	Bit Rate Register n (SCBRR)	
21.3.9	FIFO Control Register n (SCFCR)	
21.3.10	Transmit FIFO Data Count Register n (SCTFDR)	
21.3.11	Receive FIFO Data Count Register n (SCRFDR)	
21.3.12	Serial Port Register n (SCSPTR)	
21.3.13	Line Status Register n (SCLSR)	
21.3.14	Serial Error Register n (SCRER)	
21.4	Operation	
21.4.1	Overview	
21.4.2	Operation in Asynchronous Mode	
21.4.3	Operation in Clocked Synchronous Mode	
21.5	SCIF Interrupt Sources and the DMAC	
21.6	Usage Notes	
Section 22 Serial I/O with FIFO (SIOF)		
22.1	Features	
22.2	Input/Output Pins	
22.3	Register Descriptions	
22.3.1	Mode Register (SIMDR)	

22.3.13	Control Data Assign Register (SICDAR)	
22.4	Operation	
22.4.1	Serial Clocks	
22.4.2	Serial Timing	
22.4.3	Transfer Data Format	
22.4.4	Register Allocation of Transfer Data	
22.4.5	Control Data Interface	
22.4.6	FIFO	
22.4.7	Transmit and Receive Procedures	
22.4.8	Interrupts	
22.4.9	Transmit and Receive Timing	
Section 23	Serial Protocol Interface (HSPI)	
23.1	Features	
23.2	Input/Output Pins	
23.3	Register Descriptions	
23.3.1	Control Register (SPCR)	
23.3.2	Status Register (SPSR)	
23.3.3	System Control Register (SPSCR)	
23.3.4	Transmit Buffer Register (SPTBR)	
23.3.5	Receive Buffer Register (SPRBR)	
23.4	Operation	
23.4.1	Operation Overview without DMA (FIFO Mode Disabled)	
23.4.2	Operation Overview with DMA	
23.4.3	Operation with FIFO Mode Enabled	
23.4.4	Timing Diagrams	
23.4.5	HSPI Software Reset	
23.4.6	Clock Polarity and Transmit Control	
23.4.7	Transmit and Receive Routines	

24.3.8	Command Timeout Control Register (CTOCR)
24.3.9	Transfer Byte Number Count Register (TBCR)
24.3.10	Mode Register (MODER).....
24.3.11	Command Type Register (CMDTYR).....
24.3.12	Response Type Register (RSPTYR).....
24.3.13	Transfer Block Number Counter (TBNCR).....
24.3.14	Response Registers 0 to 16, D (RSPR0 to RSPR16, RSPRD).....
24.3.15	Data Timeout Register (DTOUTR)
24.3.16	Data Register (DR)
24.3.17	FIFO Pointer Clear Register (FIFOCLR)
24.3.18	DMA Control Register (DMACR)
24.4	Operation
24.4.1	Operations in MMC Mode.....
24.5	MMCIF Interrupt Sources.....
24.6	Operations when Using DMA
24.6.1	Operation in Read Sequence.....
24.6.2	Operation in Write Sequence.....
24.7	Register Accesses with Little Endian Specification.....
Section 25 Audio Codec Interface (HAC).....	
25.1	Features.....
25.2	Input/Output Pins.....
25.3	Register Descriptions
25.3.1	Control and Status Register (HACCR)
25.3.2	Command/Status Address Register (HACCSAR)
25.3.3	Command/Status Data Register (HACCSDR).....
25.3.4	PCM Left Channel Register (HACPCML).....
25.3.5	PCM Right Channel Register (HACPCMR)
25.3.6	TX Interrupt Enable Register (HACTIER).....

25.5.6	Notes	
25.5.7	Reference	
Section 26 Serial Sound Interface (SSI) Module		
26.1	Features	
26.2	Input/Output Pins	
26.3	Register Descriptions	
26.3.1	Control Register (SSICR)	
26.3.2	Status Register (SSISR)	
26.3.3	Transmit Data Register (SSITDR)	
26.3.4	Receive Data Register (SSIRDR)	
26.4	Operation	
26.4.1	Bus Format	
26.4.2	Non-Compressed Modes	
26.4.3	Compressed Modes	
26.4.4	Operation Modes	
26.4.5	Transmit Operation	
26.4.6	Receive Operation	
26.4.7	Serial Clock Control	
26.5	Usage Note	
26.5.1	Restrictions when an Overflow Occurs during Receive DMA Operation	
Section 27 NAND Flash Memory Controller (FLCTL)		
27.1	Features	
27.2	Input/Output Pins	
27.3	Register Descriptions	
27.3.1	Common Control Register (FLCMNCR)	
27.3.2	Command Control Register (FLCMDCR)	
27.3.3	Command Code Register (FLCMCDR)	

	27.4.2	Command Access Mode	
	27.4.3	Sector Access Mode	
	27.4.4	ECC Error Correction	
	27.4.5	Status Read	
27.5		Example of Register Setting	
27.6		Interrupt Sources.....	
27.7		DMA Transfer Specifications	
Section 28		General Purpose I/O (GPIO)	
28.1		Features.....	
28.2		Register Descriptions	
	28.2.1	Port A Control Register (PACR)	
	28.2.2	Port B Control Register (PBCR).....	
	28.2.3	Port C Control Register (PCCR).....	
	28.2.4	Port D Control Register (PDCR)	
	28.2.5	Port E Control Register (PECR)	
	28.2.6	Port F Control Register (PFCR).....	
	28.2.7	Port G Control Register (PGCR)	
	28.2.8	Port H Control Register (PHCR)	
	28.2.9	Port J Control Register (PJCR).....	
	28.2.10	Port K Control Register (PKCR)	
	28.2.11	Port L Control Register (PLCR)	
	28.2.12	Port M Control Register (PMCR).....	
	28.2.13	Port A Data Register (PADR).....	
	28.2.14	Port B Data Register (PBDR)	
	28.2.15	Port C Data Register (PCDR)	
	28.2.16	Port D Data Register (PDDR).....	
	28.2.17	Port E Data Register (PEDR).....	
	28.2.18	Port F Data Register (PFDR).....	

	28.2.30	Input-Pin Pull-Up Control Register 1 (PPUPR1).....	
	28.2.31	Input-Pin Pull-Up Control Register 2 (PPUPR2).....	
	28.2.32	On-chip Module Select Register (OMSELR)	
28.3		Usage Example	
	28.3.1	Port Output Function	
	28.3.2	Port Input function	
	28.3.3	On-chip Module Function.....	
	Section 29	User Break Controller (UBC)	
29.1		Features	
29.2		Register Descriptions	
	29.2.1	Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)	
	29.2.2	Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)	
	29.2.3	Match Address Setting Registers 0 and 1 (CAR0 and CAR1).....	
	29.2.4	Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)..	
	29.2.5	Match Data Setting Register 1 (CDR1)	
	29.2.6	Match Data Mask Setting Register 1 (CDMR1)	
	29.2.7	Execution Count Break Register 1 (CETR1)	
	29.2.8	Channel Match Flag Register (CCMFR)	
	29.2.9	Break Control Register (CBCR)	
29.3		Operation Description.....	
	29.3.1	Definition of Words Related to Accesses	
	29.3.2	User Break Operation Sequence	
	29.3.3	Instruction Fetch Cycle Break	
	29.3.4	Operand Access Cycle Break.....	
	29.3.5	Sequential Break.....	
	29.3.6	Program Counter Value to be Saved.....	
29.4		User Break Debugging Support Function	
29.5		User Break Examples.....	

30.4.4	Boundary Scan Register (SDBSR)
30.5	Operation
30.5.1	TAP Control
30.5.2	H-UDI Reset
30.5.3	H-UDI Interrupt
30.6	Usage Notes
Section 31	Electrical Characteristics
31.1	Absolute Maximum Ratings
31.2	DC Characteristics
31.3	AC Characteristics
31.3.1	Clock and Control Signal Timing
31.3.2	Control Signal Timing
31.3.3	Bus Timing
31.3.4	DDRIF Signal Timing
31.3.5	INTC Module Signal Timing
31.3.6	PCIC Module Signal Timing
31.3.7	DMAC Module Signal Timing
31.3.8	TMU Module Signal Timing
31.3.9	CMT Module Signal Timing
31.3.10	SCIF Module Signal Timing
31.3.11	SIOF Module Signal Timing
31.3.12	HSPI Module Signal Timing
31.3.13	MMCIF Module Signal Timing
31.3.14	HAC Interface Module Signal Timing
31.3.15	SSI Interface Module Signal Timing
31.3.16	FLCTL Module Signal Timing
31.3.17	GPIO Signal Timing
31.3.18	H-UDI Module Signal Timing

	G.1	Pin States	
	G.2	Handling of Unused Pins	
H.		Turning On and Off Power Supply	
I.		Version Registers (PVR, PRR)	
J.		Part Number List.....	
		Index	



Figure 2.2	CPU Register Configuration in Each Processing Mode
Figure 2.3	General Registers
Figure 2.4	Floating-Point Registers
Figure 2.5	Relationship between SZ bit and Endian
Figure 2.6	Formats of Byte Data and Word Data in Register
Figure 2.7	Data Formats in Memory
Figure 2.8	Processing State Transitions

Section 4 Pipelining

Figure 4.1	Basic Pipelines
Figure 4.2	Instruction Execution Patterns (1)
Figure 4.2	Instruction Execution Patterns (2)
Figure 4.2	Instruction Execution Patterns (3)
Figure 4.2	Instruction Execution Patterns (4)
Figure 4.2	Instruction Execution Patterns (5)
Figure 4.2	Instruction Execution Patterns (6)
Figure 4.2	Instruction Execution Patterns (7)
Figure 4.2	Instruction Execution Patterns (8)
Figure 4.2	Instruction Execution Patterns (9)

Section 5 Exception Handling

Figure 5.1	Instruction Execution and Exception Handling
Figure 5.2	Example of General Exception Acceptance Order

Section 6 Floating-Point Unit (FPU)

Figure 6.1	Format of Single-Precision Floating-Point Number
Figure 6.2	Format of Double-Precision Floating-Point Number
Figure 6.3	Single-Precision NaN Bit Pattern
Figure 6.4	Floating-Point Registers
Figure 6.5	Relation between SZ Bit and Endian

Figure 7.10	Flowchart of Memory Access Using TLB
Figure 7.11	Operation of LDTLB Instruction.....
Figure 7.12	Memory-Mapped ITLB Address Array.....
Figure 7.13	Memory-Mapped ITLB Data Array
Figure 7.14	Memory-Mapped UTLB Address Array
Figure 7.15	Memory-Mapped UTLB Data Array.....
Figure 7.16	Physical Address Space (32-Bit Address Extended Mode).....
Figure 7.17	PMB Configuration
Figure 7.18	Memory-Mapped PMB Address Array
Figure 7.19	Memory-Mapped PMB Data Array.....

Section 8 Caches

Figure 8.1	Configuration of Operand Cache (OC)
Figure 8.2	Configuration of Instruction Cache (IC)
Figure 8.3	Configuration of Write-Back Buffer
Figure 8.4	Configuration of Write-Through Buffer.....
Figure 8.5	Memory-Mapped IC Address Array
Figure 8.6	Memory-Mapped IC Data Array
Figure 8.7	Memory-Mapped OC Address Array
Figure 8.8	Memory-Mapped OC Data Array
Figure 8.9	Store Queue Configuration.....

Section 10 Interrupt Controller (INTC)

Figure 10.1	Block Diagram of INTC.....
Figure 10.2	Example of IRL Interrupt Connection.....
Figure 10.3	On-chip Module Interrupt Priority
Figure 10.4	Interrupt Operation Flowchart.....
Figure 10.5	Example of Interrupt Handling Routine

Section 11 Local Bus State Controller (LBSC)

Figure 11.1	LBSC Block Diagram
-------------	--------------------------



Figure 11.11	Burst ROM Basic Timing.....
Figure 11.12	Burst ROM Wait Timing.....
Figure 11.13	Burst ROM Wait Timing.....
Figure 11.14	<u>CE</u> and <u>DACK</u> Output of ATA Complement Mode in DMA Transfer.....
Figure 11.15	Example of PCMCIA Interface.....
Figure 11.16	Basic Timing for PCMCIA Memory Card Interface.....
Figure 11.17	Wait Timing for PCMCIA Memory Card Interface.....
Figure 11.18	Basic Timing for PCMCIA I/O Card Interface.....
Figure 11.19	Wait Timing for PCMCIA I/O Card Interface.....
Figure 11.20	Dynamic Bus Sizing Timing for PCMCIA I/O Card Interface.....
Figure 11.21	Example of 32-Bit Data Width MPX Connection.....
Figure 11.22	MPX Interface Timing 1 (Single Read Cycle, IW = 0, No External Wait).....
Figure 11.23	MPX Interface Timing 2 (Single Read, IW = 0, One External Wait Inserted).....
Figure 11.24	MPX Interface Timing 3 (Single Write Cycle, IW = 0, No External Wait).....
Figure 11.25	MPX Interface Timing 4 (Single Write Cycle, IW = 1, One External Wait Inserted).....
Figure 11.26	MPX Interface Timing 5 (Burst Read Cycle, IW = 0, No External Wait, 32-Byte Data Transfer).....
Figure 11.27	MPX Interface Timing 6 (Burst Read Cycle, IW = 0, External Wait Control, 32-Byte Data Transfer).....
Figure 11.28	MPX Interface Timing 7 (Burst Write Cycle, IW = 0, No External Wait, 32-Byte Data Transfer).....
Figure 11.29	MPX Interface Timing 8 (Burst Write Cycle, IW = 1, External Wait Control, 32-Byte Data Transfer).....
Figure 11.30	Example of 32-Bit Data-Width Byte-Control SRAM.....
Figure 11.31	Byte-Control SRAM Basic Read Cycle (No Wait).....
Figure 11.32	Byte-Control SRAM Basic Read Cycle (One Internal Wait Cycle).....
Figure 11.33	Byte-Control SRAM Basic Read Cycle (One Internal Wait + One External Wait).....

Figure 12.6	DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Read without Auto Precharge)
Figure 12.7	DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Read with Auto Precharge)
Figure 12.8	DDRIF Basic Timing (1-/2-/4-/8-Byte Single Burst Write with Auto Precharge)
Figure 12.9	DDRIF Basic Timing (4 Burst Read: 32-byte without Auto Precharge).....
Figure 12.10	DDRIF Basic Timing (4 Burst Write: 32-byte without Auto Precharge).....
Figure 12.11	DDRIF Basic Timing (from Precharging All Banks to Bank Activation).....
Figure 12.12	DDRIF Basic Timing (Mode Register Setting)
Figure 12.13	DDRIF Basic Timing (Enter Auto-Refresh/Exit to Bank Activation).....
Figure 12.14	DDRIF Basic Timing (Enter Self-Refresh/Exit to Command Issuing)

Section 13 PCI Controller (PCIC)

Figure 13.1	PCIC Block Diagram
Figure 13.2	SuperHyway Bus to PCI Local Bus Access
Figure 13.3	SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 0)
Figure 13.4	SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 1)
Figure 13.5	SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 2).....
Figure 13.6	SuperHyway Bus to PCI Local Bus Address Translation (PCI I/O)
Figure 13.7	Endian Conversion from SuperHyway Bus to PCI Local bus (Non-Byte Swapping: TBS = 0)
Figure 13.8	Endian Conversion from SuperHyway Bus to PCI Local bus (Byte Swapping: TBS = 1).....
Figure 13.9	PCI local bus to SuperHyway bus Memory Map
Figure 13.10	PCI Local Bus to SuperHyway Bus Address Translation (Local Address Space 0/1).....

Figure 13.20	Master Read Cycle in Normal Mode (Burst).....
Figure 13.21	Target Read Cycle in Normal Mode (Single).....
Figure 13.22	Target Write Cycle in Normal Mode (Single).....
Figure 13.23	Target Memory Read Cycle in Host Bus Bridge Mode (Burst)
Figure 13.24	Target Memory Write Cycle in Host Bus Bridge Mode (Burst)
Figure 13.25	Master Write Cycle in Host Bus Bridge Mode (Burst, with stepping).....
Figure 13.26	Target Memory Read Cycle in Host Bus Bridge Mode (Burst, with stepping).....

Section 14 Direct Memory Access Controller (DMAC)

Figure 14.1	Block Diagram of DMAC
Figure 14.2	Round-Robin Mode (example of channel 0 to 5)
Figure 14.3	Changes in Channel Priority in Round-Robin Mode (example of channel 0 to 5).....
Figure 14.4	Data Flow of Dual Address Mode.....
Figure 14.5	Example of DMA Transfer Timing in Dual Address Mode (Source: Ordinary Memory, Destination: Ordinary Memory)
Figure 14.6	DMA Transfer Timing Example in Cycle-Steal Normal Mode 1 (DREQ Low Level Detection)
Figure 14.7	DMA Transfer Timing Example in Cycle-Steal Normal Mode 2 (DREQ Low Level Detection)
Figure 14.8	Example of DMA Transfer Timing in Cycle Steal Intermittent Mode (DREQ Low Level Detection).....
Figure 14.9	DMA Transfer Timing Example in Burst Mode (DREQ Low Level Detection).....
Figure 14.10	Bus State when Multiple Channels are Operating.....
Figure 14.11	DMA Transfer Flowchart.....
Figure 14.12	Reload Mode Transfer.....
Figure 14.13	Example of DREQ Input Detection in Cycle Steal Mode Edge Detection.....
Figure 14.14	Example of DREQ Input Detection in Cycle Steal Mode Level Detection.....
Figure 14.15	Example of DREQ Input Detection in Burst Mode Edge Detection
Figure 14.16	Example of DREQ Input Detection in Burst Mode Level Detection

Figure 16.6	STATUS Output by Watchdog timer overflow Power-On Reset during Normal Operation
Figure 16.7	STATUS Output by Watchdog timer overflow Power-On Reset during Sleep Mode
Figure 16.8	STATUS Output by Watchdog timer overflow Manual Reset during Normal Operation
Figure 16.9	STATUS Output by Watchdog timer overflow Manual Reset during Sleep Mode

Section 17 Power-Down Mode

Figure 17.1	DDR-SDRAM Interface Operation when Turning System Power Supply On/Off
Figure 17.2	Sequence for Turning Off System Power Supply in Self-Refresh Mode
Figure 17.3	Sequence for Turning System Power Supply On/Off
Figure 17.4	Mode Transition Diagram
Figure 17.5	Status Pins Output from Sleep to Interrupt

Section 18 Timer Unit (TMU)

Figure 18.1	Block Diagram of TMU
Figure 18.2	Example of Count Operation Setting Procedure
Figure 18.3	TCNT Auto-Reload Operation
Figure 18.4	Count Timing when Operating on Internal Clock
Figure 18.5	Count Timing when Operating on External Clock
Figure 18.6	Count Timing when Operating on on-chip RTC output Clock
Figure 18.7	Operation Timing when Using Input Capture Function

Section 19 Timer/Counter (CMT)

Figure 19.1	Block Diagram of CMT
Figure 19.2	Edge Detection (example of rising edge)
Figure 19.3	32-Bit Timer Mode: Input Capture (channel 1 and channel 0)
Figure 19.4	32-bit Timer mode: Input Capture Operation Timing

Figure 19.13	Up-Counter Mode (channel 1 and channel 0).....
Figure 19.14	Up-counter Mode Operation Timing.....
Figure 19.15	Updown-Counter Mode (only channel 0).....
Figure 19.16	Updown-Counter Mode: Countdown Operation Timing (only channel 0).....
Figure 19.17	Rotary Switch Operation Count-Up Timing.....
Figure 19.18	Rotary Switch Operation Count-Down Timing.....

Section 20 Realtime Clock (RTC)

Figure 20.1	Block Diagram of RTC
Figure 20.2	Examples of Time Setting Procedures.....
Figure 20.3	Examples of Time Reading Procedures.....
Figure 20.4	Example of Use of Alarm Function.....
Figure 20.5	Example of Crystal Oscillator Circuit Connection
Figure 20.6	Interrupt Request Signal Generation Timing of Complex Sources

Section 21 Serial Communication Interface with FIFO (SCIF)

Figure 21.1	Block Diagram of SCIF.....
Figure 21.2	<u>SCIF0_RTS</u> Pin (Only in Channel 0).....
Figure 21.3	<u>SCIF0_CTS</u> Pin (Only in Channel 0).....
Figure 21.4	SCIFn_SCK Pin (n = 0, 1).....
Figure 21.5	SCIFn_TXD Pin (n = 0, 1).....
Figure 21.6	SCIFn_RXD Pin (n = 0, 1).....
Figure 21.7	Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, and Two Stop Bits)
Figure 21.8	Sample SCIF Initialization Flowchart
Figure 21.9	Sample Serial Transmission Flowchart
Figure 21.10	Sample SCIF Transmission Operation (Example with 8-Bit Data, Parity, One Stop Bit).....
Figure 21.11	Sample Operation Using Modem Control (<u>SCIF0_CTS</u>) (Only in Channel 0).....
Figure 21.12	Sample Serial Reception Flowchart (1).....

Figure 21.21	Sample Simultaneous Serial Transmission and Reception Flowchart.....
Figure 21.22	Receive Data Sampling Timing in Asynchronous Mode
Figure 21.23	Example of Synchronization Clock Transfer by DMAC

Section 22 Serial I/O with FIFO (SIOF)

Figure 22.1	Block Diagram of SIOF
Figure 22.2	Serial Clock Supply.....
Figure 22.3	Serial Data Synchronization Timing
Figure 22.4	SIOF Transmit/Receive Timing
Figure 22.5	Transmit/Receive Data Bit Alignment
Figure 22.6	Control Data Bit Alignment
Figure 22.7	Control Data Interface (Slot Position).....
Figure 22.8	Control Data Interface (Secondary FS)
Figure 22.9	Example of Transmit Operation in Master Mode.....
Figure 22.10	Example of Receive Operation in Master Mode
Figure 22.11	Example of Transmit Operation in Slave Mode.....
Figure 22.12	Example of Receive Operation in Slave Mode
Figure 22.13	Transmit and Receive Timing (8-Bit Monaural Data (1)).....
Figure 22.14	Transmit and Receive Timing (8-Bit Monaural Data (2)).....
Figure 22.15	Transmit and Receive Timing (16-Bit Monaural Data)
Figure 22.16	Transmit and Receive Timing (16-Bit Stereo Data (1)).....
Figure 22.17	Transmit and Receive Timing (16-Bit Stereo Data (2)).....
Figure 22.18	Transmit and Receive Timing (16-Bit Stereo Data (3)).....
Figure 22.19	Transmit and Receive Timing (16-Bit Stereo Data (4)).....
Figure 22.20	Transmit and Receive Timing (16-Bit Stereo Data).....

Section 23 Serial Protocol Interface (HSPI)

Figure 23.1	Block Diagram of HSPI
Figure 23.2	Operational Flowchart.....
Figure 23.3	Timing Conditions when FBS = 0.....

Figure 24.6	Example of Command Sequence for Commands without Data Transfer (with Data Busy State).....
Figure 24.7	Example of Operational Flow for Commands without Data Transfer.....
Figure 24.8	Example of Command Sequence for Commands with Read Data (Block Size \leq FIFO Size).....
Figure 24.9	Example of Command Sequence for Commands with Read Data (Block Size $>$ FIFO Size).....
Figure 24.10	Example of Command Sequence for Commands with Read Data (Multiple Block Transfer).....
Figure 24.11	Example of Command Sequence for Commands with Read Data (Stream Transfer).....
Figure 24.12	Example of Operational Flow for Commands with Read Data (Single Block Transfer).....
Figure 24.13	Example of Operational Flow for Commands with Read Data (1) (Open-ended Multiple Block Transfer).....
Figure 24.13	Example of Operational Flow for Commands with Read Data (2) (Open-ended Multiple Block Transfer).....
Figure 24.13	Example of Operational Flow for Commands with Read Data (3) (Pre-defined Multiple Block Transfer).....
Figure 24.13	Example of Operational Flow for Commands with Read Data (4) (Pre-defined Multiple Block Transfer).....
Figure 24.14	Example of Operational Flow for Commands with Read Data (Stream Transfer).....
Figure 24.15	Example of Command Sequence for Commands with Write Data (Block Size \leq FIFO Size).....
Figure 24.16	Example of Command Sequence for Commands with Write Data (Block Size $>$ FIFO Size).....
Figure 24.17	Example of Command Sequence for Commands with Write Data (Multiple Block Transfer).....

	(Pre-defined Multiple Block Transfer)
Figure 24.21	Example of Operational Flow for Commands with Write Data (Stream Transfer)
Figure 24.22	Example of Read Sequence Flow (Single Block Transfer)
Figure 24.23	Example of Read Sequence Flow (1) (Open-ended Multiple Block Transfer)
Figure 24.23	Example of Read Sequence Flow (2) (Open-ended Multiple Block Transfer)
Figure 24.23	Example of Read Sequence Flow (3) (Pre-defined Multiple Block Transfer)
Figure 24.23	Example of Read Sequence Flow (4) (Pre-defined Multiple Block Transfer)
Figure 24.24	Example of Operational Flow for Stream Read Transfer
Figure 24.25	Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (1)
Figure 24.25	Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (2)
Figure 24.26	Example of Write Sequence Flow (1) (Single Block Transfer)
Figure 24.26	Example of Write Sequence Flow (2) (Single Block Transfer)
Figure 24.27	Example of Write Sequence Flow (1) (Open-ended Multiple Block Transfer)
Figure 24.27	Example of Write Sequence Flow (2) (Open-ended Multiple Block Transfer)
Figure 24.27	Example of Write Sequence Flow (3) (Pre-defined Multiple Block Transfer)
Figure 24.27	Example of Write Sequence Flow (4) (Pre-defined Multiple Block Transfer)
Figure 24.28	Example of Operational Flow for Stream Write Transfer
Figure 24.29	Example of Operational Flow for Auto-mode Pre-defined Multiple Block Write Transfer (1)
Figure 24.29	Example of Operational Flow for Auto-mode Pre-defined Multiple Block Write Transfer (2)

Section 25 Audio Codec Interface (HAC)

Figure 25.1	Block Diagram
Figure 25.2	AC97 Frame Slot Structure
Figure 25.3	Initialization Sequence
Figure 25.4	Sample Flowchart for Off-Chip Codec Register Write

Figure 26.7	Multi-channel Format (8 Channels with High Padding)
Figure 26.8	Multi-channel Format (8 Channels, with Padding Bits First, Followed by Serial Data, with Padding).....
Figure 26.9	Basic Sample Format (Transmit Mode with Example System/Data Word Length).....
Figure 26.10	Inverted Clock
Figure 26.11	Inverted Word Select
Figure 26.12	Inverted Padding Polarity
Figure 26.13	Padding Bits First, Followed by Serial Data, with Delay
Figure 26.14	Padding Bits First, Followed by Serial Data, without Delay
Figure 26.15	Serial Data First, Followed by Padding Bits, without Delay
Figure 26.16	Parallel Right Aligned with Delay.....
Figure 26.17	Mute Enabled
Figure 26.18	Compressed Data Format, Slave Transmitter, Burst Mode Disabled
Figure 26.19	Compressed Data Format, Slave Transmitter, and Burst Mode Enabled
Figure 26.20	Transition Diagram between Operation Modes.....
Figure 26.21	Transmission Using DMA Controller
Figure 26.22	Transmission using Interrupt Data Flow Control
Figure 26.23	Reception using DMA Controller.....
Figure 26.24	Reception using Interrupt Data Flow Control

Section 27 NAND Flash Memory Controller (FLCTL)

Figure 27.1	FLCTL Block Diagram
Figure 27.2	Read Operation Timing for NAND-Type Flash Memory (1).....
Figure 27.3	Programming Operation Timing for NAND-Type Flash Memory (1).....
Figure 27.4	Programming Operation Timing for NAND-Type Flash Memory (2).....
Figure 27.5	Relationship between DMA Transfer and Sector (Data and Control Code), and Memory and DMA Transfer.....
Figure 27.6	Relationship between Sector Number and Address Expansion of NAND-Type Flash Memory.....



Section 30 User Debugging Interface (H-UDI)

Figure 30.1	H-UDI Block Diagram
Figure 30.2	Sequence for Switching from Boundary-Scan TAP Controller to H-UDI
Figure 30.3	TAP Controller State Transitions
Figure 30.4	H-UDI Reset.....

Section 31 Electrical Characteristics

Figure 31.1	EXTAL Clock Input Timing
Figure 31.2	CLKOUT Clock Output Timing (1).....
Figure 31.3	CLKOUT Clock Output Timing (2).....
Figure 31.4	Power-On Oscillation Settling Time
Figure 31.5	MODE pins Setup/Hold Timing.....
Figure 31.6	PLL Synchronization Settling Time
Figure 31.7	Control Signal Timing.....
Figure 31.8	SRAM Bus Cycle: Basic Bus Cycle (No Wait)
Figure 31.9	SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait)
Figure 31.10	SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait + One External Wait).....
Figure 31.11	SRAM Bus Cycle: Basic Bus Cycle (No Wait, No Address Setup/ Hold Time Insertion, RDS = 1, RDH = 0, WTS = 1, WTH = 1).....
Figure 31.12	Burst ROM Bus Cycle (No Wait)
Figure 31.13	Burst ROM Bus Cycle (1st Data: One Internal Wait + One External Wait ; 2nd/3rd/4th Data: One Internal Wait).....
Figure 31.14	Burst ROM Bus Cycle (No Wait, No Address Setup/ Hold Time Insertion, RDS = 1, RDH = 0)
Figure 31.15	Burst ROM Bus Cycle (One Internal Wait + One External Wait)
Figure 31.16	PCMCIA Memory Bus Cycle
Figure 31.17	PCMCIA I/O Bus Cycle.....

Figure 31.27	Write Timing of DDR-SDRAM (2 Burst Write).....
Figure 31.28	NMI Input Timing.....
Figure 31.29	IRQ/IRL, GPIO Interrupt Input and IRQOUT Output Timing.....
Figure 31.30	PCI Clock Input Timing.....
Figure 31.31	Output Signal Timing.....
Figure 31.32	Input Signal Timing.....
Figure 31.33	$\overline{\text{DREQ}}$ and $\overline{\text{DRAK}}$ Timing.....
Figure 31.34	TCLK Input Timing.....
Figure 31.35	CMT Timing (1).....
Figure 31.36	CMT Timing (2).....
Figure 31.37	SCIFn_SCK Input Clock Timing (n = 0, 1).....
Figure 31.38	SCIF Channel n I/O Synchronous Mode Clock Timing (n = 0, 1).....
Figure 31.39	SIOF_MCLK Input Timing.....
Figure 31.40	SIOF Transmission/Reception Timing (Master Mode 1, Fall Sampling).....
Figure 31.41	SIOF Transmission/Reception Timing (Master Mode 1, Rise Sampling).....
Figure 31.42	SIOF Transmission/Reception Timing (Master Mode 2, Fall Sampling).....
Figure 31.43	SIOF Transmission/Reception Timing (Master Mode 2, Rise Sampling).....
Figure 31.44	SIOF Transmission/Reception Timing (Slave Mode 1, Slave Mode 2).....
Figure 31.45	HSPI Data Output/Input Timing.....
Figure 31.46	MMCIF Transmit Timing.....
Figure 31.47	MMCIF Receive Timing.....
Figure 31.48	HAC Cold Reset Timing.....
Figure 31.49	HAC SYNC Output Timing.....
Figure 31.50	HAC Clock Input Timing.....
Figure 31.51	HAC Interface Module Signal Timing.....
Figure 31.52	SSI Clock Input/Output Timing.....
Figure 31.53	SSI Transmit Timing (1).....
Figure 31.54	SSI Transmit Timing (2).....
Figure 31.55	SSI Receive Timing (1).....

Figure 31.67 Output Load Circuit
Figure 31.68 Load Capacitance-Delay Time.....

Appendix

Figure B.1 Instruction Prefetch.....
Figure E.1 Package Dimensions (449-Pin BGA)
Figure H.1 Sequence of Turning On and Off Power Supply.....



Table 3.1	Execution Order of Delayed Branch Instructions
Table 3.2	Addressing Modes and Effective Addresses
Table 3.3	Notation Used in Instruction List
Table 3.4	Fixed-Point Transfer Instructions
Table 3.5	Arithmetic Operation Instructions
Table 3.6	Logic Operation Instructions
Table 3.7	Shift Instructions
Table 3.8	Branch Instructions
Table 3.9	System Control Instructions
Table 3.10	Floating-Point Single-Precision Instructions
Table 3.11	Floating-Point Double-Precision Instructions
Table 3.12	Floating-Point Control Instructions
Table 3.13	Floating-Point Graphics Acceleration Instructions

Section 4 Pipelining

Table 4.1	Representations of Instruction Execution Patterns
Table 4.2	Instruction Groups
Table 4.3	Combination of Preceding and Following Instructions
Table 4.4	Issue Rates and Execution Cycles

Section 5 Exception Handling

Table 5.1	Register Configuration
Table 5.2	States of Register in Each Operating Mode
Table 5.3	Exceptions

Section 6 Floating-Point Unit (FPU)

Table 6.1	Floating-Point Number Formats and Parameters
Table 6.2	Floating-Point Ranges
Table 6.3	Bit Allocation for FPU Exception Handling

Table 9.1	L-Memory Addresses.....
Table 9.2	Register Configuration.....
Table 9.3	Register Status in Each Processing State.....
Table 9.4	Protective Function Exceptions to Access L Memory.....

Section 10 Interrupt Controller (INTC)

Table 10.1	Interrupt Types.....
Table 10.2	INTC Pin Configuration.....
Table 10.3	INTC Register Configuration.....
Table 10.4	Register States in Each Operating Mode.....
Table 10.5	Interrupt Request Sources and INT2PRI0 to INT2PRI7.....
Table 10.6	Correspondence between Bits in INT2A0 and Sources.....
Table 10.7	Correspondence between Bits in INT2A1 and Sources.....
Table 10.8	Correspondence between Bits in INT2MSKR and Interrupt Masking.....
Table 10.9	Correspondence between Bits in INT2MSKCR and Interrupt Mask Clearing.....
Table 10.10	Correspondence between Interrupt Input Pins and Bits in INT2GPIC.....
Table 10.11	IRL[3:0], IRL[7:4] Pins and Interrupt Levels.....
Table 10.12	Interrupt Exception Handling and Priority.....
Table 10.13	Interrupt Response Time.....
Table 10.14	Switching Sequence of IRQ/ <u>IRL</u> [7:0] Pin Function.....

Section 11 Local Bus State Controller (LBSC)

Table 11.1	Pin Configuration.....
Table 11.2	LBSC External Memory Space Map.....
Table 11.3	Correspondence Between External Pins (MODE4 and MODE3).....
Table 11.4	Correspondence Between External Pin (MODE5) and Endian.....
Table 11.5	PCMCIA Interface Features.....
Table 11.6	PCMCIA Support Interface.....
Table 11.7	Register Configuration.....
Table 11.8	Register State in Each Processing Mode.....
Table 11.9	32-Bit External Device/Big-Endian Access and Data Alignment.....

Table 12.3	Access and Data Alignment in Big Endian Mode.....
Table 12.4	Register Configuration.....
Table 12.5	Register States in Each Operating Mode
Table 12.6	SDRAM Commands Issuable by DDRIF
Table 12.7	Relationship between SPLIT Bits and Address Multiplexing.....

Section 13 PCI Controller (PCIC)

Table 13.1	Input/Output Pins.....
Table 13.2	List of PCIC Registers
Table 13.3	Register States in Each Operating Mode
Table 13.4	Supported Bus Commands.....
Table 13.5	PCIC Address Map
Table 13.6	Interrupt Priority

Section 14 Direct Memory Access Controller (DMAC)

Table 14.1	Pin Configuration.....
Table 14.2	Register Configuration of DMAC.....
Table 14.3	Register States in Each Processing Mode
Table 14.4	Transfer Request Sources
Table 14.5	Selecting External Request Detection with DL, DS Bits
Table 14.6	Selecting External Request Detection with DO Bit
Table 14.7	Peripheral Module Request Modes.....
Table 14.8	DMA Transfer Matrix in Auto-Request Mode (all channels).....
Table 14.9	DMA Transfer Matrix in External Request Mode (only channels 0 to 3).....
Table 14.10	DMA Transfer Matrix in Peripheral module Request Mode
Table 14.11	Register Settings for SRAM, Burst ROM, Byte Control SRAM Interface.....
Table 14.12	Register Settings for PCMCIA Interface
Table 14.13	Register Settings for MPX Interface (Read Access).....
Table 14.14	Register Settings for MPX Interface (Write Access).....



Section 17 Power-Down Mode

Table 17.1 Power-Down Modes
Table 17.2 Pin Configuration.....
Table 17.3 Register configuration.....
Table 17.4 Register States in Each Processing Mode.....
Table 17.5 Pin Configuration.....

Section 18 Timer Unit (TMU)

Table 18.1 Pin Configuration.....
Table 18.2 Register Configuration.....
Table 18.3 Register States in Each Processing Mode.....
Table 18.4 TMU Interrupt Sources.....

Section 19 Timer/Counter (CMT)

Table 19.1 Pin Configuration.....
Table 19.2 Register Configuration.....
Table 19.3 Register States of CMT in Each Processing Mode.....
Table 19.4 32-bit Timer Mode: Example of Input Capture Setting.....
Table 19.5 32-bit Timer Mode: Example of Output Compare Setting.....
Table 19.6 16-bit Timer Mode: Example of Input Capture Setting.....
Table 19.7 16-bit Timer Mode: Example of Output Compare Setting.....
Table 19.8 Setting Example of Up-counter Mode.....
Table 19.9 Setting Example of Updown-counter Mode.....
Table 19.10 Setting Example of Updown-counter Mode.....
Table 19.11 CMT Interrupt Setting.....

Section 20 Realtime Clock (RTC)

Table 20.1 RTC Pins.....
Table 20.2 RTC Registers.....
Table 20.3 Register States of RTC in Each Processing Mode.....
Table 20.4 Crystal Oscillator Circuit Constants (Recommended Values).....

Table 22.1	Pin Configuration.....
Table 22.2	Register Configuration of SIOF.....
Table 22.3	Register States of SIOF in Each Processing Mode.....
Table 22.4	Operation in Each Transfer Mode.....
Table 22.5	SIOF Serial Clock Frequency.....
Table 22.6	Serial Transfer Modes.....
Table 22.7	Frame Length.....
Table 22.8	Audio Mode Specification for Transmit Data.....
Table 22.9	Audio Mode Specification for Receive Data.....
Table 22.10	Setting Number of Channels in Control Data.....
Table 22.11	Conditions to Issue Transmit Request.....
Table 22.12	Conditions to Issue Receive Request.....
Table 22.13	Transmit and Receive Reset.....
Table 22.14	SIOF Interrupt Sources.....

Section 23 Serial Protocol Interface (HSPI)

Table 23.1	Pin Configuration.....
Table 23.2	Register Configuration.....
Table 23.3	Register States of HSPI in Each Processing Mode.....

Section 24 Multimedia Card Interface (MMCIF)

Table 24.1	Pin Configuration.....
Table 24.2	Register Configuration.....
Table 24.3	Register States of HSPI in Each Processing Mode.....
Table 24.4	CMDR Configuration.....
Table 24.5	Correspondence between Commands and Settings of CMDTYR and RSPTYR.....
Table 24.6	Correspondence between Command Response Byte Number and RSPR.....
Table 24.7	MMCIF Interrupt Sources.....

Table 26.4	Bus Formats of SSI Module.....
Table 26.5	Number of Padding Bits for Each Valid Configuration.....
Section 27	NAND Flash Memory Controller (FLCTL)
Table 27.1	Pin Configuration.....
Table 27.2	Register Configuration of FLCTL
Table 27.3	Register States of FLCTL in Each Processing Mode.....
Table 27.4	Status Read of NAND-Type Flash Memory.....
Table 27.5	FLCTL Interrupt Requests.....
Table 27.6	DMA Transfer Specifications
Section 28	General Purpose I/O (GPIO)
Table 28.1	Multiplexed Pins Controlled by Port Control Registers
Table 28.2	Register Configuration.....
Table 28.3	Register States of GPIO in Each Processing Mode
Section 29	User Break Controller (UBC)
Table 29.1	Register Configuration.....
Table 29.2	Register Status in Each Processing State
Table 29.3	Settings for Match Data Setting Register.....
Table 29.4	Relation between Operand Sizes and Address Bits to be Compared
Section 30	User Debugging Interface (H-UDI)
Table 30.1	Pin Configuration.....
Table 30.2	Commands Supported by Boundary-Scan TAP Controller
Table 30.3	Register Configuration (1).....
Table 30.4	Register Configuration (2).....
Table 30.5	Register Status in Each Processing State
Table 30.6	SDBSR Configuration
Section 31	Electrical Characteristics
Table 31.1	Absolute Maximum Ratings

Table 31.13	CMT Module Signal Timing
Table 31.14	SCIF Module Signal Timing
Table 31.15	SIOF Module Signal Timing
Table 31.16	HSPI Module Signal Timing
Table 31.17	MMCIF Module Signal Timing
Table 31.18	HAC Interface Module Signal Timing
Table 31.19	SSI Interface Module Signal Timing
Table 31.20	FLCTL Module Signal Timing
Table 31.21	GPIO Signal Timing
Table 31.22	H-UDI Module Signal Timing

Appendix

Table F.1	Clock Operating Modes with External Pin Combination
Table F.2	Area 0 Memory Map and Bus Width
Table F.3	Endian
Table F.4	PCI Mode
Table F.5	Clock Input
Table F.6	Mode Control
Table G.1	Pin states in Reset, Power-Down State, and Bus-Released State
Table G.2	Treatment of Unused Pins
Table I.1	Register Configuration
Table J.1	SH7780 Product Lineup

performance and high integrated system.

The SH7780 contains the new generation SH-4A 32-bit RISC (reduced instruction set core) microprocessor core which runs at 400 MHz (720 MIPS, 2.8 GFLOPS). The SH-4A is fully compatible with the SH-1, SH-2, SH-3, and SH-4 microcomputers at the instruction set level. The microprocessor core integrates a cache memory and the MMU.

Note: "DDR320" indicates the DDR-SDRAM bus interface which operates at a frequency of 320 MHz in this manual.

The features of the SH7780 are summarized in table 1.1.

- External bus frequency: 100 MHz
- DDR-SDRAM bus interface (External bus):
 - Separate 14-bit address and 32-bit data buses
 - External bus frequency: 133 M or 160 MHz (DDR266/320)
- PCI bus interface (External bus):
 - 32-bit address/data multiplexing
 - External bus frequency: 33M or 66 MHz

CPU

- Renesas Technology original architecture
- 32-bit internal data bus
- General-register files:
 - Sixteen 32-bit general registers (eight 32-bit shadow register)
 - Seven 32-bit control registers
 - Four 32-bit system registers
- RISC-type instruction set (upward compatible with the SH-1, SH-2, SH-3, and SH-4 microcomputers)
 - Instruction length: 16-bit fixed length for improved code efficiency
 - Load/store architecture
 - Delayed branch instructions
 - Instructions executed with conditions
 - Instruction set based on the C language
- Super scalar which executes two instructions simultaneously in the FPU
- Instruction execution time: Two instructions per cycle (max)
- Virtual address space: 4 Gbytes
- Space identifier ASID: 8 bits, 256 virtual address spaces
- On-chip multiplier
- Seven-stage pipeline

- Supports FMAC (multiply-and-accumulate) instruction
- Supports FDIV (divide) and FSQRT (square root) instructions
- Supports FLDI0/FLDI1 (load constant 0/1) instructions
- Instruction execution times
 - Latency (FADD/FSUB): 3 cycles (single-precision), 5 cycles (double-precision)
 - Latency (FMAC/ FMUL): 5 cycles (single-precision), 7 cycles (double-precision)
 - Pitch (FADD/FSUB): 1 cycle (single-precision/double-precision)
 - Pitch (FMAC/FMUL): 1 cycle (single-precision), 3 cycles (double-precision)

Note: FMAC is supported for single-precision only.

- 3-D graphics instructions (single-precision only):
 - 4-dimensional vector conversion and matrix operations (FTD): 1 cycle (pitch), 8 cycles (latency)
 - 4-dimensional vector (FIPR) inner product: 1 cycle (pitch), 5 cycles (latency)
 - Ten-stage pipeline
-

Cache memory	<ul style="list-style-type: none"> • Instruction cache (IC) <ul style="list-style-type: none"> — 32-Kbyte 4-way set associative — 32-byte block length • Operand cache (OC) <ul style="list-style-type: none"> — 32-Kbyte 4-way set associative — 32-byte block length — Selectable write method (copy-back or write-through) • Storage queue (32 bytes × 2 entries)
L memory	<ul style="list-style-type: none"> • Three independent read/write ports <ul style="list-style-type: none"> — Instruction fetch access by the CPU — 8-/16-/32-/64-bit operand access by the CPU — 8-/16-/32-/64-bit and 16-/32-byte access by the SuperHyway master • 16-Kbyte capacity • Supports memory protective functions during CPU accesses
SuperHyway memory	<ul style="list-style-type: none"> • 8-/16-/32-/64-bit and 16-/32-byte access from the SuperHyway master • 32-Kbyte capacity

controller (UBC)

- Two break channels
- Address, data value, access type, and data size are available a condition settings
- Supports sequential break functions

Local bus state controller (LBSC)

- Supports external memory access
- External memory space divided into seven areas, each of up to Mbytes, with the following parameters settable for each area:
 - Bus size (8, 16, or 32 bits)
 - Number of wait cycles (hardware wait function also support
 - SRAM or burst ROM
 - Supports PCMCIA interface (only in little endian mode)
- Big endian or little endian mode can be set

DDR-SDRAM interface (DDRIF)

- The data bus width of the DDRIF is 32 bits
 - Supports DDR-SDRAM self-refreshing
 - Supports the DDR320 or DDR266 SDRAM
 - Efficient data transfer is possible using the SuperHyway bus(Int bus)
 - Supports a 4-bank DDR-SDRAM
 - Supports a burst length of 2
 - Connectable memory size: 256-Mbit, 512-Mbit, 1-Gbit, and 2-G
-

access controller
(DMAC)

- 4-channel supports external requests (channel 0 to 3)
- Address space: 4 Gbytes on architecture
- Transfer data size: 8, 16, or 32 bits; 16, or 32 bytes
- Address modes:
 - 2-bus-cycle dual address mode
- Transfer requests: External (channel 0 to 3), peripheral module (0 to 5), or auto-requests
- Choice of DACK or DRAK (four external pins)
- Bus modes: Cycle-steal or burst mode

Clock pulse
generator (CPG)

- Main clock: 12 times XTAL clock
- Clock modes:
 - CPU frequency: 1/1 time main clock
 - Local bus frequency: 1/4, 1/6, 1/8, or 1/12 times main clock
 - DDR-SDRAM frequency: 2/5 or 1/3 times main clock
(Supports DDR320 or DDR266 SDRAM devices)
 - Peripheral frequency: 1/8 or 1/12 times main clock
- Power-down modes:
 - Sleep mode
 - Module standby mode

Watchdog timer
(WDT)

- Single-channel watchdog timer
(watchdog timer mode or interval timer mode can be selectable)
 - Selectable reset function: Power-on reset or manual reset
-

Realtime clock (RTC)	<ul style="list-style-type: none"> • On-chip clock and calendar functions • Built-in 32 kHz crystal oscillator with maximum 1/256 second resolution (cycle interrupts) • RTC power supply back-up function
Serial communication interface (SCIF)	<ul style="list-style-type: none"> • Two full-duplex communications channels • On-chip 64-byte FIFOs for all channels • Choice of asynchronous mode or synchronous mode • Can select any bit rate generated by on-chip baud-rate generator • On-chip modem control function ($\overline{\text{SCIF0_RTS}}$ and $\overline{\text{SCIF0_CTS}}$) channel 0
Serial I/O with FIFO (SIOF)	<ul style="list-style-type: none"> • Internal 64-byte transmit/receive FIFOs • Supports 8-/16-bit data and 16-bit stereo audio input/output • Sampling rate clock input selectable from Pck and external pin • Maximum sampling rate: 48-kHz • Internal prescaler for Pck
Serial protocol interface (HSPI)	<ul style="list-style-type: none"> • 1 channel • Master/slave mode • Selectable bit rate generated by on-chip baud-rate generator
Multimedia card interface (MMCIF)	<ul style="list-style-type: none"> • Complies with the multimedia card system specification version 2.0 • Supports MMC mode • Interface with MCCLK output for transfer clock output, MCCMD command output/response input, MCDAT I/O (data I/O) • Four interrupt sources

— The non-compressed mode supports all serial audio streams into channels.

- The SSI module is configured as any of a transmitter or receiver. The serial bus format can be used in the compressed and non-compressed mode.

NAND flash memory controller (FLCTL)

- Interface connectable to a NAND-type flash memory
- Read or write in sector units (512 + 16 bytes)
- Read or write in byte units
- Supports up to 512-Mbit of flash memory

General purpose I/O (GPIO)

- 83 general purpose I/O ports (75 for I/Os and 8 for outputs)
- GPIO interrupts are supported

Debug interface

- H-UDI (User Debugging Interface)
 - AUD (Advanced User Debugger)
-




Figure 1.1 SH7780 Block Diagram




Figure 1.2 SH7780 Pin Arrangement

2	A2	VCCQ-DDR	—	DDR I/O VCC
3	A3	DDR-VREF	I	DDR VREF
4	A4	MCLK	O	DDR clock
5	A5	$\overline{\text{MCLK}}$	O	DDR clock
6	A6	$\overline{\text{MWE}}$	O	DDR write enable
7	A7	$\overline{\text{MRAS}}$	O	DDR RAS
8	A8	BA0	O	DDR bank address 0
9	A9	MA10	O	DDR address
10	A10	MA1	O	DDR address
11	A11	MA3	O	DDR address
12	A12	$\overline{\text{PRESET}}$	I	Power-on reset
13	A13	$\overline{\text{DRAK1}}/\text{MODE7}$	O/I	DMA channel 1 transfer request acknowledge/mode control 7
14	A14	$\overline{\text{DREQ0}}$	I	DMA channel 0 request
15	A15	$\overline{\text{DREQ3}}/\text{INTC}/\text{AUDATA1}$	I//O	DMA channel 3 request/ PCI interrupt C/H-UDI emulator
16	A16	$\overline{\text{DACK2}}/\overline{\text{MRESETOUT}}/\text{AUDATA2}$	O/O/O	DMA channel 2 bus acknowledgment/manual reset output H-UDI emulator
17	A17	TDI	I	H-UDI data
18	A18	$\text{AUDSYNC}/\overline{\text{FCE}}$	O/O	H-UDI emulator/NAND flash CE
19	A19	$\text{AUDATA1}/\text{FD1}$	O/O	H-UDI emulator/NAND flash data
20	A20	$\text{SIOF_SYNC}/\text{HAC_SYNC}/\text{SSI_WS}$	IO/O/IO	SIOF flame synchronous/ HAC flame synchronous/SSI word sel

28	B3	$\overline{\text{BKPRST}}$	I	Back-up reset
29	B4	CKE	O	DDR clock enable
30	B5	MA13	O	DDR address
31	B6	$\overline{\text{MCAS}}$	O	DDR CAS
32	B7	$\overline{\text{MCS}}$	O	DDR chip select
33	B8	BA1	O	DDR bank address 1
34	B9	MA0	O	DDR address
35	B10	MA2	O	DDR address
36	B11	MA4	O	DDR address
37	B12	VSS	—	Internal GND
38	B13	$\overline{\text{DRAK2/CE2A/AUDCK}}$	O/O/O	DMA channel 2 transfer request acknowledge/PCMCIA CE2/ H-UDI emulator
39	B14	$\overline{\text{DREQ1}}$	I	DMA channel 1 request
40	B15	$\overline{\text{DACK0/MODE0}}$	O/I	DMA channel 0 bus acknowledgement/mode control 0
41	B16	$\overline{\text{DACK3/IRQOUT/AUDATA3}}$	O/O/O	DMA channel 3 bus acknowledgement/ interrupt request output/H-UDI emulator
42	B17	TDO	O	H-UDI data
43	B18	AUDCK/FALE	O/O	H-UDI emulator/NAND flash ALE
44	B19	AUDATA0/FD0	O/IO	H-UDI emulator/NAND flash data
45	B20	SIOF_RXD/HAC_SDIN/SSI_SCK	I/I/IO	SIOF receive data/HAC serial data incoming to Rx frame/SSI serial bit clock
46	B21	SCIF1_SCK/MCCMD	IO/IO	SCIF1 serial clock/ MMCIF command response

54	C4	VCCQ-DDR	—	DDR I/O VCC
55	C5	MA12	O	DDR address
56	C6	MA11	O	DDR address
57	C7	MA9	O	DDR address
58	C8	MA8	O	DDR address
59	C9	MA7	O	DDR address
60	C10	MA6	O	DDR address
61	C11	MA5	O	DDR address
62	C12	$\overline{\text{DRAK0}}/\text{MODE2}$	O/I	DMA channel 0 transfer request acknowledge/mode control 2
63	C13	$\overline{\text{DRAK3}}/\text{CE2B}/\text{AUDSYNC}$	O/O/O	DMA channel 3 request acknowledgment/PCMCIA CE2/ H-UDI emulator
64	C14	$\overline{\text{DREQ2}}/\text{INTB}/\text{AUDATA0}$	I/I/O	DMA channel 2 request/PCI interrupt B/H-UDI emulator
65	C15	$\overline{\text{DACK1}}/\text{MODE1}$	O/I	DMA channel 1 bus acknowledgement/mode control 1
66	C16	TCK	I	H-UDI clock
67	C17	$\overline{\text{ASEBRK}}/\text{BRKACK}$	I/O	H-UDI emulator
68	C18	AUDATA3/FD3	O/IO	H-UDI emulator/NAND flash data
69	C19	SIOF_SCK/HAC_BITCLK/SSI_CLK	IO/I/IO	SIOF serial clock/HAC/SSI serial bit c
70	C20	SIOF_TXD/HAC_SDOUT/ SSI_SDATA	O/O/IO	SIOF transmit data/HAC serial data/ SSI serial data
71	C21	$\overline{\text{SCIF0_RTS}}/\text{HSPI_CS}/\text{FSE}$	IO/IO/O	SCIF modem control/HSPI chip selection/NAND flash spare area enal

70	D1	MDA1	I/O	DDR data
77	D2	MDA16	I/O	DDR data
78	D3	VSSQ-DDR	—	DDR I/O GND
79	D4	VCCQ-DDR	—	DDR I/O VCC
80	D5	VSSQ-DDR	—	DDR I/O GND
81	D6	VSSQ-DDR	—	DDR I/O GND
82	D7	VCCQ-DDR	—	DDR I/O VCC
83	D8	VCCQ-DDR	—	DDR I/O VCC
84	D9	VSSQ-DDR	—	DDR I/O GND
85	D10	VSSQ-DDR	—	DDR I/O GND
86	D11	VCCQ-DDR	—	DDR I/O VCC
87	D12	VSSQ	—	I/O GND
88	D13	VDDQ	—	I/O VDD
89	D14	VDDQ	—	I/O VDD
90	D15	VSSQ	—	I/O GND
91	D16	TMS	I	H-UDI emulator
92	D17	$\overline{\text{TRST}}$	I	H-UDI emulator
93	D18	AUDATA2/FD2	O/I/O	H-UDI emulator/NAND flash data
94	D19	SIOF_MCLK/ $\overline{\text{HAC_RES}}$	I/O	SIOF master clock/HAC reset
95	D20	SCIF1_RXD/MCDAT	I/O	SCIF1 receive data/MMCIF data
96	D21	$\overline{\text{SCIF0_CTS}}/\overline{\text{INTD}}/\text{FCLE}$	IO/I/O	SCIF modem control/PCI interrupt D /NAND flash command latch enable
97	D22	VDD	—	Internal VDD

104	E4	VCCQ-DDR	—	DDR I/O VCC
105	E5	VSSQ-DDR	—	DDR I/O GND
106	E6	VSSQ-DDR	—	DDR I/O GND
107	E7	VCCQ-DDR	—	DDR I/O VCC
108	E8	VDD	—	Internal VDD
109	E9	VSS	—	Internal GND
110	E10	VSSQ-DDR	—	DDR I/O GND
111	E11	VCCQ-DDR	—	DDR I/O VCC
112	E12	VSSQ	—	I/O GND
113	E13	VDDQ	—	I/O VDD
114	E14	VDD	—	Internal VDD
115	E15	VSS	—	Internal GND
116	E16	VSSQ	—	I/O GND
117	E17	VSSQ	—	I/O GND
118	E18	VDDQ	—	I/O VDD
119	E19	VDDQ	—	I/O VDD
120	E20	VDDQ	—	I/O VDD
121	E21	VSSQ	—	I/O GND
122	E22	VDD	—	Internal VDD
123	E23	IRQ/IRL4/FD4/MODE3	I/O/I	IRL IRQ interrupt request 4/ NAND flash data/mode control 3
124	E24	IRQ/IRL3	I	IRL IRQ interrupt request 3
125	E25	IRQ/IRL2	I	IRL IRQ interrupt request 2

133	F23	IRQ/IRL1	I	IRL IRQ interrupt request 1
134	F24	IRQ/IRL0	I	IRL IRQ interrupt request 0
135	F25	NMI	I	Nonmaskable interrupt
136	G1	MDA4	IO	DDR data
137	G2	MDA21	IO	DDR data
138	G3	MDA22	IO	DDR data
139	G4	VSS	—	Internal GND
140	G5	VSS	—	Internal GND
141	G21	VSSQ	—	I/O GND
142	G22	AD1	IO	PCI address/data
143	G23	AD3	IO	PCI address/data
144	G24	AD5	IO	PCI address/data
145	G25	AD0	IO	PCI address/data
146	H1	MDA5	IO	DDR data
147	H2	MDA23	IO	DDR data
148	H3	MDQS2	IO	DDR data strobe
149	H4	VDD	—	Internal VDD
150	H5	VDD	—	Internal VDD
151	H21	VSS	—	Internal GND
152	H22	AD7	IO	PCI address/data
153	H23	AD8	IO	PCI address/data
154	H24	AD2	IO	PCI address/data
155	H25	AD4	IO	PCI address/data

163	J23	AD12	IO	PCI address/data
164	J24	AD6	IO	PCI address/data
165	J25	CBE0	IO	PCI command/byte enable
166	K1	MDQM0	O	DDR data mask
167	K2	MDQS0	IO	DDR data strobe
168	K3	MDQS3	IO	DDR data strobe
169	K4	VDD	—	Internal VDD
170	K5	VSS	—	Internal GND
171	K10	VSS	—	Internal GND
172	K11	VSS	—	Internal GND
173	K12	VSS	—	Internal GND
174	K13	VSS	—	Internal GND
175	K14	VSS	—	Internal GND
176	K15	VSS	—	Internal GND
177	K16	VSS	—	Internal GND
178	K21	VDD	—	Internal VDD
179	K22	AD14	IO	PCI address/data
180	K23	CBE1	IO	PCI command/byte enable
181	K24	AD9	IO	PCI address/data
182	K25	AD11	IO	PCI address/data
183	L1	MDQS1	IO	DDR data strobe
184	L2	MDQM1	O	DDR data mask

192	L14	VSS	—	Internal GND
193	L15	VSS	—	Internal GND
194	L16	VSS	—	Internal GND
195	L21	VDDQ	—	I/O VDD
196	L22	$\overline{\text{SERR}}$	IO	PCI system error
197	L23	$\overline{\text{PERR}}$	IO	PCI parity error
198	L24	AD13	IO	PCI address/data
199	L25	AD15	IO	PCI address/data
200	M1	MDA8	IO	DDR data
201	M2	MDA24	IO	DDR data
202	M3	MDA25	IO	DDR data
203	M4	VDD-DLL2	—	DLL2 VDD
204	M5	VSS-DLL2	—	DLL2 GND
205	M10	VSS	—	Internal GND
206	M11	VSS	—	Internal GND
207	M12	VSSQ-DDR	—	DDR I/O GND
208	M13	VSSQ	—	I/O GND
209	M14	VSS	—	Internal GND
210	M15	VSS	—	Internal GND
211	M16	VSS	—	Internal GND
212	M21	VSS	—	Internal GND
213	M22	$\overline{\text{LOCK}}$	IO	PCI lock
214	M23	$\overline{\text{DEVSEL}}$	IO	PCI device select

222	N10	VSS	—	Internal GND
223	N11	VSS	—	Internal GND
224	N12	VSSQ-DDR	—	DDR I/O GND
225	N13	VSSQ	—	I/O GND
226	N14	VSS	—	Internal GND
227	N15	VSS	—	Internal GND
228	N16	VSS	—	Internal GND
229	N21	VSS	—	Internal GND
230	N22	$\overline{\text{IRDY}}$	IO	PCI initiator ready
231	N23	CBE2	IO	PCI command/byte enable
232	N24	$\overline{\text{TRDY}}$	IO	PCI target ready
233	N25	$\overline{\text{PCIFRAME}}$	IO	PCI cycle frame
234	P1	MDA10	IO	DDR data
235	P2	MDA28	IO	DDR data
236	P3	MDA29	IO	DDR data
237	P4	VCCQ-DDR	—	DDR I/O VCC
238	P5	VCCQ-DDR	—	DDR I/O VCC
239	P10	VSS	—	Internal GND
240	P11	VSS	—	Internal GND
241	P12	VSSQ-DDR	—	DDR I/O GND
242	P13	VSSQ	—	I/O GND
243	P14	VSS	—	Internal GND
244	P15	VSS	—	Internal GND

252	R2	MDA30	IO	DDR data
253	R3	MDA31	IO	DDR data
254	R4	VCCQ-DDR	—	DDR I/O VCC
255	R5	VCCQ-DDR	—	DDR I/O VCC
256	R10	VSS	—	Internal GND
257	R11	VSS	—	Internal GND
258	R12	VSS	—	Internal GND
259	R13	VSSQ	—	I/O GND
260	R14	VSS	—	Internal GND
261	R15	VSS	—	Internal GND
262	R16	VSS	—	Internal GND
263	R21	VDDQ	—	I/O VDD
264	R22	AD21	IO	PCI address/data
265	R23	AD23	IO	PCI address/data
266	R24	AD20	IO	PCI address/data
267	R25	AD22	IO	PCI address/data
268	T1	MDA13	IO	DDR data
269	T2	MDA12	IO	DDR data
270	T3	VSSQ-DDR	—	DDR I/O GND
271	T4	VSSQ-DDR	—	DDR I/O GND
272	T5	VCCQ-DDR	—	DDR I/O VCC
273	T10	VSS	—	Internal GND
274	T11	VSS	—	Internal GND

282	T23	AD25	IO	PCI address/data
283	T24	IDSEL	I	PCI configuration device select
284	T25	AD24	IO	PCI address/data
285	U1	MDA15	IO	DDR data
286	U2	MDA14	IO	DDR data
287	U3	VSSQ-DDR	—	DDR I/O GND
288	U4	VSSQ-DDR	—	DDR I/O GND
289	U5	VSSQ-DDR	—	DDR I/O GND
290	U21	VDD	—	Internal VDD
291	U22	AD27	IO	PCI address/data
292	U23	AD29	IO	PCI address/data
293	U24	AD26	IO	PCI address/data
294	U25	AD28	IO	PCI address/data
295	V1	VCCQ-DDR	—	DDR I/O VCC
296	V2	VCCQ-DDR	—	DDR I/O VCC
297	V3	VCCQ-DDR	—	DDR I/O VCC
298	V4	VCCQ-DDR	—	DDR I/O VCC
299	V5	VCCQ-DDR	—	DDR I/O VCC
300	V21	VSS	—	Internal GND
301	V22	AD31	IO	PCI address/data
302	V23	$\overline{\text{REQ3}}$	I	Bus request (PCI host)
303	V24	AD30	IO	PCI address/data
304	V25	$\overline{\text{GNT3}}$	O	PCI bus grant

312	W23	REQ1	I	Bus request (PCI host)
313	W24	$\overline{\text{GNT2}}$	O	PCI bus grant
314	W25	$\overline{\text{GNT1}}$	O	PCI bus grant
315	Y1	A22	O	Address bus
316	Y2	A23	O	Address bus
317	Y3	A24	O	Address bus
318	Y4	VSS	—	Internal GND
319	Y5	VSS	—	Internal GND
320	Y21	VDDQ	—	I/O VDD
321	Y22	$\overline{\text{REQ0/REQOUT}}$	I/O	Bus request (PCI host)/ bus request output
322	Y23	PCICLK	I	PCI input clock
323	Y24	$\overline{\text{GNT0/GNTIN}}$	O/I	PCI bus grant
324	Y25	$\overline{\text{PCIRESET}}$	O	PCI reset
325	AA1	A19	O	Address bus
326	AA2	A20	O	Address bus
327	AA3	A21	O	Address bus
328	AA4	VDDQ	—	I/O VDD
329	AA5	VSSQ	—	I/O GND
330	AA6	VSS	—	Internal GND
331	AA7	VDD	—	Internal VDD
332	AA8	VDDQ	—	I/O VDD
333	AA9	VSSQ	—	I/O GND

341	AA17	VDDQ	—	I/O VDD
342	AA18	VDDQ	—	I/O VDD
343	AA19	VSSQ	—	I/O GND
344	AA20	VSSQ	—	I/O GND
345	AA21	VSSQ	—	I/O GND
346	AA22	NC	—	Open
347	AA23	NC	—	Open
348	AA24	VSS	—	Internal GND
349	AA25	$\overline{\text{INTA}}$	IO	PCI interrupt A
350	AB1	A16	O	Address bus
351	AB2	A17	O	Address bus
352	AB3	A18	O	Address bus
353	AB4	VSSQ	—	I/O GND
354	AB5	A6	O	Address bus
355	AB6	A2	O	Address bus
356	AB7	D30	IO	Data bus
357	AB8	D26	IO	Data bus
358	AB9	D23	IO	Data bus
359	AB10	VSSQ	—	I/O GND
360	AB11	VDDQ	—	I/O VDD
361	AB12	VDDQ	—	I/O VDD
362	AB13	VSSQ	—	I/O GND
363	AB14	VDDQ	—	I/O VDD

371	AB22	VDDQ	—	I/O VDD
372	AB23	VDDQ	—	I/O VDD
373	AB24	VSS	—	Internal GND
374	AB25	VSS	—	Internal GND
375	AC1	A14	O	Address bus
376	AC2	A15	O	Address bus
377	AC3	VDDQ	—	I/O VDD
378	AC4	A9	O	Address bus
379	AC5	A5	O	Address bus
380	AC6	A1	O	Address bus
381	AC7	D29	IO	Data bus
382	AC8	D25	IO	Data bus
383	AC9	D22	IO	Data bus
384	AC10	D19	IO	Data bus
385	AC11	D15	IO	Data bus
386	AC12	D14	IO	Data bus
387	AC13	D11	IO	Data bus
388	AC14	D8	IO	Data bus
389	AC15	D6	IO	Data bus
390	AC16	D3	IO	Data bus
391	AC17	$\overline{\text{BREQ}}$	I	Bus request
392	AC18	$\overline{\text{BS}}$	O	Bus start
393	AC19	$\overline{\text{CS5}}$	O	Chip select 5

401	AD2	VDDQ	—	I/O VDD
402	AD3	A11	O	Address bus
403	AD4	A8	O	Address bus
404	AD5	A4	O	Address bus
405	AD6	A0	O	Address bus
406	AD7	D28	IO	Data bus
407	AD8	D24	IO	Data bus
408	AD9	D21	IO	Data bus
409	AD10	D18	IO	Data bus
410	AD11	D16	IO	Data bus
411	AD12	D13	IO	Data bus
412	AD13	D10	IO	Data bus
413	AD14	D7	IO	Data bus
414	AD15	D5	IO	Data bus
415	AD16	D2	IO	Data bus
416	AD17	D0	IO	Data bus
417	AD18	$\overline{RD/FRAME}$	O	Read strobe/MPX interface cycle fram
418	AD19	$\overline{CS2}$	O	Chip select 2
419	AD20	$\overline{CS0}$	O	Chip select 0
420	AD21	VDD-PLL3	—	PLL3 VDD
421	AD22	VSS-PLL1	—	PLL1 GND
422	AD23	VSSQ	—	I/O GND
423	AD24	VDDQ	—	I/O VDD

431	AE7	D27	IO	Data bus
432	AE8	$\overline{WE3}/\overline{IOWR}$	O/O	Selection signal for D31 to D24
433	AE9	D20	IO	Data bus
434	AE10	D17	IO	Data bus
435	AE11	$\overline{WE2}/\overline{IORD}$	O/O	Selection signal for D23 to D16/PCMCIA IORD
436	AE12	D12	IO	Data bus
437	AE13	D9	IO	Data bus
438	AE14	$\overline{WE1}$	O	Selection signal for D15 to D8
439	AE15	D4	IO	Data bus
440	AE16	D1	IO	Data bus
441	AE17	$\overline{WE0}/\overline{REG}$	O/O	Selection signal for D7 to D0/PCMCIA REG
442	AE18	R/\overline{W}	O	Read/write
443	AE19	\overline{RDY}	I	Bus ready
444	AE20	CLKOUT	O	Clock output
445	AE21	VDD-PLL2	—	PLL2 VDD
446	AE22	VDD-PLL1	—	PLL1 VDD
447	AE23	XTAL	O	Crystal resonator
448	AE24	EXTAL	I	External input clock/crystal resonator
449	AE25	VSSQ	—	I/O GND

Note: * Can be used as a GPIO interrupt pin. (O) Only outputs.

map select register (MMSEL) of the LBSC. Note that area 3 is for the DDRIF. For details, see section 11, Local Bus State Controller (LBSC), section 12, DDR-SDRAM Interface (DDRIF), and section 13, PCI Controller (PCIC).

Figure 1.3 shows the physical address space of the SH7780. Figure 1.4 shows the relationship between the AREASEL bits and the memory address map. The 32-bit physical address space corresponds with the address space of the SuperHyway bus.





Figure 1.3 Physical Address Space of SH7780

H'4400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'4800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'4C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'5000 0000		DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'5400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'5800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'5C00 0000	DDR-SDRAM (DDRIF)	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'6000 0000		DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'6400 0000	 : Shadow	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'6800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'6C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'7000 0000		DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'7400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'7800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'7C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'8000 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
	(Undefined)					
H'C000 0000	PCI (PCIC)	PCIC	PCIC	PCIC	PCIC	PCIC
H'E000 0000						
H'FFFF FFFF	(Internal resources)					

Note: Memory Address Map Select Register (MMSELR) Area Select Bit (AREASEL)
 For details, refer to section 11.4.1, Memory Address Map Select Register (MMSELR).

Figure 1.4 Relationship between AREASEL Bits and Memory Address M

The CPU, PCIC, and DMAC modules can all operate as an initiator. The LRU method is used to decide the request priority of the SuperHyway bus mastership. The initial request priority is CPU > DMAC > PCIC. The response priority level is fixed: peripheral modules* > DMA > SuperHyway RAM > LBSC > PCIC > DDRIF. Note that when using debugging functions (e.g., UDI emulator), the debugging functional module has the highest priority.

The transfer data size varies with each module. For details, refer to the corresponding section for each module.

An actual transaction on the SuperHyway bus is started from a request issued by the initiator module according to a read/write command sent to the SuperHyway bus address (physical address), and then the target module replies with a response to the request (LOAD/STORE transaction). In addition, a transaction that controls the cache coherency occurs if necessary (FLUSH/PURGE transaction). Note that these transactions are done automatically by the SuperHyway modules, so they cannot be explicitly issued by software.

Note: "Peripheral modules" means modules that are connected to the peripheral bus (excluding the INTC and DMAC modules).

- Ports
Each page has one common read and write port, and is connected to the SuperHyway 4-stage buffer respectively. High-speed access to the SuperHyway memory is enabled by the SuperHyway bus master.
- Access
The SuperHyway memory is always accessed by the SuperHyway bus master module, including the CPU, via the SuperHyway bus which is a physical address bus.
1-/2-/4-/8-/16-/32-byte access is possible for both reading and writing (with wraparound on 32-byte boundary data).
A 32-byte cache fill can be read out with one access (an 8-byte \times 4 transfer on the SuperHyway bus).
Note that the read/write operation on the SuperHyway bus is done with one clock. After the operation, the bus is released.
- Minimum access time
1-/2-/4-/8-byte read access: 14 clock cycles; 1-/2-/4-/8-byte write access: 12 clock cycles
16-/32-byte read access: 17 clock cycles; 16-/32-byte write access: 15 clock cycles
(The SuperHyway clock \leq 200 MHz)
- Usage note
A SuperHyway bus master module, such as DMAC, can access the SuperHyway memory in sleep mode.




Figure 2.1 Data Formats

R7 are banked registers which are switched by a processing mode change.

- **Privileged mode**

In privileged mode, the register bank bit (RB) in the status register (SR) defines which register set is accessed as general registers, and which set is accessed only through the control register (LDC) and store control register (STC) instructions.

When the RB bit is 1 (that is, when bank 1 is selected), the 16 registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 are accessed by the LDC/STC instructions.

When the RB bit is 0 (that is, when bank 0 is selected), the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 are accessed by the LDC/STC instructions.

- **User mode**

In user mode, the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. The eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 cannot be accessed.

Control Registers: Control registers comprise the global base register (GBR) and status register (SR), which can be accessed in both processing modes, and the saved status register (SSR), program counter (SPC), vector base register (VBR), saved general register 15 (SGR), and data base register (DBR), which can only be accessed in privileged mode. Some bits of the status register (such as the RB bit) can only be accessed in privileged mode.

System Registers: System registers comprise the multiply-and-accumulate registers (MACH/MACL), the procedure register (PR), and the program counter (PC). Access to these registers does not depend on the processing mode.

between the FPU and the CPU, and the exception handling setting.

Register values after a reset are shown in table 2.1.

Table 2.1 Initial Register Values

Type	Registers	Initial Value*
General registers	R0_BANK0 to R7_BANK0, R0_BANK1 to R7_BANK1, R8 to R15	Undefined
Control registers	SR	MD bit = 1, RB bit = 1, BL bit = 1, FD bit = 1, IMASK = B'1111, reserved bits = 0, others = undefined
	GBR, SSR, SPC, SGR, DBR	Undefined
	VBR	H'00000000
System registers	MACH, MACL, PR	Undefined
	PC	H'A0000000
Floating-point registers	FR0 to FR15, XF0 to XF15, FPUL	Undefined
	FPSCR	H'00040001

Note: * Initialized by a power-on reset and manual reset.

The CPU register configuration in each processing mode is shown in figure 2.2.

User mode and privileged mode are switched by the processing mode bit (MD) in the status register.

SR
GBR
MACH
MACL
PR
PC

SR
SSR
GBR
MACH
MACL
PR
VBR
PC
SPC
SGR
DBR
R0_BANK0*1,*4
R1_BANK0*4
R2_BANK0*4
R3_BANK0*4
R4_BANK0*4
R5_BANK0*4
R6_BANK0*4
R7_BANK0*4

SR
SSR
GBR
MACH
MACL
PR
VBR
PC
SPC
SGR
DBR
R0_BANK1*1,*3
R1_BANK1*3
R2_BANK1*3
R3_BANK1*3
R4_BANK1*3
R5_BANK1*3
R6_BANK1*3
R7_BANK1*3

(a) Register configuration in user mode

(b) Register configuration in privileged mode (RB = 1)

(c) Register configuration in privileged mode (RB = 0)

- Notes:
1. R0 is used as the index register in indexed register-indirect addressing mode and indexed GBR indirect addressing mode.
 2. Banked registers
 3. Banked registers
Accessed as general registers when the RB bit is set to 1 in SR. Accessed only by LDC/STC instructions when the RB bit is cleared to 0.
 4. Banked registers
Accessed as general registers when the RB bit is cleared to 0 in SR. Accessed only by LDC/STC instructions when the RB bit is set to 1.

Figure 2.2 CPU Register Configuration in Each Processing Mode

Allocated to R0 to R7 when SR.RB = 0 in privileged mode (SR.MD = 1).

- R0_BANK1 to R7_BANK1

Cannot be accessed in user mode.

Allocated to R0 to R7 when SR.RB = 1 in privileged mode.

SR.MD = 0 or (SR.MD = 1, SR.RB = 0)		(SR.MD = 1, SR.RB = 1)
R0	R0_BANK0	R0_BANK0
R1	R1_BANK0	R1_BANK0
R2	R2_BANK0	R2_BANK0
R3	R3_BANK0	R3_BANK0
R4	R4_BANK0	R4_BANK0
R5	R5_BANK0	R5_BANK0
R6	R6_BANK0	R6_BANK0
R7	R7_BANK0	R7_BANK0
R0_BANK1	R0_BANK1	R0
R1_BANK1	R1_BANK1	R1
R2_BANK1	R2_BANK1	R2
R3_BANK1	R3_BANK1	R3
R4_BANK1	R4_BANK1	R4
R5_BANK1	R5_BANK1	R5
R6_BANK1	R6_BANK1	R6
R7_BANK1	R7_BANK1	R7
R8	R8	R8
R9	R9	R9
R10	R10	R10
R11	R11	R11
R12	R12	R12
R13	R13	R13
R14	R14	R14
R15	R15	R15

Figure 2.3 General Registers

are defined depending on the state of the FR bit in FPSCR (see figure 2.4).

1. Floating-point registers, FPRn_BANKi (32 registers)
FPR0_BANK0 to FPR15_BANK0
FPR0_BANK1 to FPR15_BANK1
2. Single-precision floating-point registers, FRi (16 registers)
When FPSCR.FR = 0, FR0 to FR15 are assigned to FPR0_BANK0 to FPR15_BANK0
when FPSCR.FR = 1, FR0 to FR15 are assigned to FPR0_BANK1 to FPR15_BANK1
3. Double-precision floating-point registers or single-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.
DR0 = {FR0, FR1}, DR2 = {FR2, FR3}, DR4 = {FR4, FR5}, DR6 = {FR6, FR7},
DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}
4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.
FV0 = {FR0, FR1, FR2, FR3}, FV4 = {FR4, FR5, FR6, FR7},
FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
5. Single-precision floating-point extended registers, XFi (16 registers)
When FPSCR.FR = 0, XF0 to XF15 are assigned to FPR0_BANK1 to FPR15_BANK1
when FPSCR.FR = 1, XF0 to XF15 are assigned to FPR0_BANK0 to FPR15_BANK0
6. Double-precision floating-point extended registers, XD_i (8 registers): An XD register comprises two XF registers.
XD0 = {XF0, XF1}, XD2 = {XF2, XF3}, XD4 = {XF4, XF5}, XD6 = {XF6, XF7},
XD8 = {XF8, XF9}, XD10 = {XF10, XF11}, XD12 = {XF12, XF13}, XD14 = {XF14, XF15}

	DR2	FR2	FPR2_BANK0	XF2		XD2
		FR3	FPR3_BANK0	XF3		
FV4	DR4	FR4	FPR4_BANK0	XF4		XD4
		FR5	FPR5_BANK0	XF5		
	DR6	FR6	FPR6_BANK0	XF6		XD6
		FR7	FPR7_BANK0	XF7		
FV8	DR8	FR8	FPR8_BANK0	XF8		XD8
		FR9	FPR9_BANK0	XF9		
	DR10	FR10	FPR10_BANK0	XF10		XD10
		FR11	FPR11_BANK0	XF11		
FV12	DR12	FR12	FPR12_BANK0	XF12		XD12
		FR13	FPR13_BANK0	XF13		
	DR14	FR14	FPR14_BANK0	XF14		XD14
		FR15	FPR15_BANK0	XF15		
XMTRX	XD0	XF0	FPR0_BANK1	FR0	DR0	FV0
		XF1	FPR1_BANK1	FR1		
	XD2	XF2	FPR2_BANK1	FR2	DR2	
		XF3	FPR3_BANK1	FR3		
	XD4	XF4	FPR4_BANK1	FR4	DR4	FV4
		XF5	FPR5_BANK1	FR5		
	XD6	XF6	FPR6_BANK1	FR6	DR6	
		XF7	FPR7_BANK1	FR7		
	XD8	XF8	FPR8_BANK1	FR8	DR8	FV8
		XF9	FPR9_BANK1	FR9		
	XD10	XF10	FPR10_BANK1	FR10	DR10	
		XF11	FPR11_BANK1	FR11		
	XD12	XF12	FPR12_BANK1	FR12	DR12	FV12
		XF13	FPR13_BANK1	FR13		
	XD14	XF14	FPR14_BANK1	FR14	DR14	
		XF15	FPR15_BANK1	FR15		

Figure 2.4 Floating-Point Registers

Bit	Bit Name	Initial Value	R/W	Description
31	—	0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
30	MD	1	R/W	Processing Mode Selects the processing mode. 0: User mode (Some instructions cannot be executed and some resources cannot be accessed.) 1: Privileged mode This bit is set to 1 by an exception or interrupt.
29	RB	1	R/W	Privileged Mode General Register Bank Selection Bit 0: R0_BANK0 to R7_BANK0 are accessed as registers R0 to R7 and R0_BANK1 to R7_BANK1 can be accessed using LDC/STC instructions. 1: R0_BANK1 to R7_BANK1 are accessed as registers R0 to R7 and R0_BANK0–R7_BANK0 can be accessed using LDC/STC instructions. This bit is set to 1 by an exception or interrupt.
28	BL	1	R/W	Exception/Interrupt Block Bit This bit is set to 1 by a reset, an exception, or an interrupt. While this bit is set to 1, an interrupt is masked. In this case, this processor enters a blocked state when a general exception other than a user break occurs.

14 to 10	—	All 0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
9	M	0	R/W	M Bit Used by the DIV0S, DIV0U, and DIV1 instructions.
8	Q	0	R/W	Q Bit Used by the DIV0S, DIV0U, and DIV1 instructions.
7 to 4	IMASK	All 1	R/W	Interrupt Mask Level Bits An interrupt whose priority is equal to or less than the value of the IMASK bits is masked. It can be changed by the CPU operation mode register (CPUOPM) when the level of IMASK is changed to accept an interrupt when an interrupt is occurred. For details, see section 3, A, CPU Operation Mode Register (CPUOPM).
3, 2	—	All 0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
1	S	0	R/W	S Bit Used by the MAC instruction.
0	T	0	R/W	T Bit Indicates true/false condition, carry/borrow, or overflow/underflow. For details, see section 3, Instruction Set.

details, see Section 9, Exception Handling.

Saved General Register 15 (SGR) (32 bits, Privileged Mode, Initial Value = Undefined): Contents of R15 are saved to SGR in the event of an exception or interrupt.

Debug Base Register (DBR) (32 bits, Privileged Mode, Initial Value = Undefined): When user break debugging function is enabled (CBCR.UBDE = 1), DBR is referenced as the break destination address of the user break handler instead of VBR.

2.2.5 System Registers


Multiply-and-Accumulate Registers (MACH and MACL) (32 bits, Initial Value = Undefined): MACH and MACL are used for the added value in a MAC instruction, and the operation result of a MAC or MUL instruction.

Procedure Register (PR) (32 bits, Initial Value = Undefined): The return address is stored in PR in a subroutine call using a BSR, BSRF, or JSR instruction. PR is referenced by the return instruction (RTS).

Program Counter (PC) (32 bits, Initial Value = H'A0000000): PC indicates the address of the instruction currently being executed.

Bit	Bit Name	Value	R/W	Description
31 to 22	—	All 0	R	Reserved For details on reading/writing this bit, see General Precautions on Handling of Product.
21	FR	0	R/W	Floating-Point Register Bank 0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and FPR0_BANK1 to FPR15 are assigned to XF0 to XF15 1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and FPR0_BANK1 to FPR15 are assigned to FR0 to FR15
20	SZ	0	R/W	Transfer Size Mode 0: Data size of FMOV instruction is 32-bits 1: Data size of FMOV instruction is a 32-bit register pair (64 bits) For relationship between the SZ bit, PR bit, and DN bit, see figure 2.5.
19	PR	0	R/W	Precision Mode 0: Floating-point instructions are executed as single-precision operations 1: Floating-point instructions are executed as double-precision operations (graphics support instructions are undefined) For relationship between the SZ bit, PR bit, and DN bit, see figure 2.5
18	DN	1	R/W	Denormalization Mode 0: Denormalized number is treated as such 1: Denormalized number is treated as zero

1, 0	RM	01	R/W	Rounding Mode
				These bits select the rounding mode.
				00: Round to Nearest
				01: Round to Zero
				10: Reserved
				11: Reserved



Notes: 1. In the case of SZ = 0 and PR = 0, DR register can not be used.

2. The bit-location of DR register is used for double precision format when PR = 1.
 (In the case of (2), it is used when PR is changed from 0 to 1.)

Figure 2.5 Relationship between SZ bit and Endian

Table 2.2 Bit Allocation for FPU Exception Handling

Field Name		FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3

Floating-Point Communication Register (FPUL) (32 bits, Initial Value = Undefined)
 Information is transferred between the FPU and CPU via FPUL.

This area must be accessed using the address translation function of the MMIO.

Setting the page number of this area to the corresponding field of the TLB enables access to memory-mapped registers.

The operation of an access to this area without using the address translation function of the MMU is not guaranteed.

- H'FC00 0000 to H'FFFF FFFF

Access to area H'FC00 0000 to H'FFFF FFFF in user mode will cause an address error. Memory-mapped registers can be referenced in user mode by means of access that involves address translation.

Note: Do not access addresses to which registers are not mapped in either area. The operation of an access to an address with no register mapped is undefined. Also, memory-mapped registers must be accessed using a fixed data size. The operation of an access using an invalid data size is undefined.




Figure 2.6 Formats of Byte Data and Word Data in Register

Big endian or little endian byte order can be selected for the data format. The endian shown with the external pin after a power-on reset. The endian cannot be changed dynamically. Bit positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least significant bit.

The data format in memory is shown in figure 2.7.




Figure 2.7 Data Formats in Memory

For the 64-bit data format, see figure 2.5.

Instruction Execution State: In this state, the CPU executes program instructions in sequence. The Instruction execution state has the normal program execution state and the exception state.

Power-Down State: In a power-down state, the CPU halts operation and power consumption is reduced. The power-down state is entered by executing a SLEEP instruction. This LSI enters sleep mode for the power-down state.




Figure 2.8 Processing State Transitions

SYNCO
ICBI @Rn

The target for the ICBI instruction can be any address within the range where no address exception occurs.

(2) In case the modified codes are in cacheable area (write-through)

SYNCO
ICBI @Rn

The all instruction cache area corresponding to the modified codes should be invalidated by the ICBI instruction. The ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

(3) In case the modified codes are in cacheable area (copy-back)

OCBP @Rm or OCBWB @Rm
SYNCO
ICBI @Rn

The all operand cache area corresponding to the modified codes should be written back to main memory by the OCBP or OCBWB instruction. Then the all instruction cache area corresponding to the modified codes should be invalidated by the ICBI instruction. The OCBWB and ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

Note: * Processes executed while changing the instructions on the memory dynamically.

PC: At the start of instruction execution, the PC indicates the address of the instruction

Load-Store Architecture: This LSI has a load-store architecture in which operations are executed using registers. Except for bit-manipulation operations such as logical AND that are executed directly in memory, operands in an operation that requires memory access are fetched into registers and the operation is executed between the registers.

Delayed Branches: Except for the two branch instructions BF and BT, this LSI's branch instructions and RTE are delayed branches. In a delayed branch, the instruction following the branch is executed before the branch destination instruction.

Delay Slot: This execution slot following a delayed branch is called a delay slot. For example, the BRA execution sequence is as follows:

Table 3.1 Execution Order of Delayed Branch Instructions

		Instructions		Execution
	BRA	TARGET	(Delayed branch instruction)	BRA
	ADD		(Delay slot)	↓
	:			ADD
	:			↓
TARGET	target-inst		(Branch destination instruction)	target-inst

A slot illegal instruction exception may occur when a specific instruction is executed in a delay slot. For details, see section 5, Exception Handling. The instruction following BF/S or BT, which the branch is not taken is also a delay slot instruction.




execution. The STC and STC.L SR instructions access all SR bits after modification.

Constant Values: An 8-bit constant value can be specified by the instruction code and an immediate value. 16-bit and 32-bit constant values can be defined as literal constant values in memory, and can be referenced by a PC-relative load instruction.


MOV.W @(disp, PC), Rn

MOV.L @(disp, PC), Rn

There are no PC-relative load instructions for floating-point operations. However, it is possible to set 0.0 or 1.0 by using the FLDI0 or FLDI1 instruction on a single-precision floating-point register.


Mode	Format	Effective Address Calculation Method	Format
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	—
Register indirect	@Rn	Effective address is register Rn contents. 	Rn → (EA: e address
Register indirect with post-increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. 	Rn → After in execu Byte: Rn + 1 Word: Rn + 2 Longw Rn + 4 Quadw Rn + 8
Register indirect with pre-decrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. 	Byte: Rn - 1 Word: Rn - 2 Longw Rn - 4 Quadw Rn - 8 Rn → (Instru execu with R calcula


Indexed register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents.		Rn + R0
GBR indirect with displacement	@(disp:8, GBR)	Effective address is register GBR contents with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size.		Byte: disp - Word: disp × 2 Longw: disp × 4 GBR + → EA
Indexed GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents.		GBR + R0 EA




PC-relative disp:8

Effective address is PC + 4 with 8-bit displacement disp added after being sign-extended and multiplied by 2. PC × 2 Target





Rn	Effective address is sum of PC + 4 and Rn.	PC + 4 + Rn
----	--	-------------



Immediate	#imm:8	8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended.	—
	#imm:8	8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended.	—
	#imm:8	8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4.	—

Note: For the addressing modes below that use a displacement (disp), the assembler descriptions in this manual show the value before scaling ($\times 1$, $\times 2$, or $\times 4$) is performed according to operand size. This is done to clarify the operation of the LSI. Refer to the relevant assembler notation rules for the actual assembler descriptions.

- @ (disp:4, Rn) ; Register indirect with displacement
- @ (disp:8, GBR) ; GBR indirect with displacement
- @ (disp:8, PC) ; PC-relative with displacement
- disp:8, disp:12 ; PC-relative

		Rn:	Destination register
		imm:	Immediate data
		disp:	Displacement
Operation notation		→, ←	Transfer direction
		(xx)	Memory operand
		M/Q/T	SR flag bits
		&	Logical AND of individual bits
			Logical OR of individual bits
		^	Logical exclusive-OR of individual bits
		~	Logical NOT of individual bits
		<<n, >>n	n-bit shift
Instruction code	MSB ↔ LSB	mmmm:	Register number (Rm, FRm)
		nnnn:	Register number (Rn, FRn)
		0000:	R0, FR0
		0001:	R1, FR1
		:	
		1111:	R15, FR15
		mmm:	Register number (DRm, XDm, Rm_BANK)
		nnn:	Register number (DRn, XDn, Rn_BANK)
		000:	DR0, XD0, R0_BANK
		001:	DR2, XD2, R1_BANK
		:	
		111:	DR14, XD14, R7_BANK
		mm:	Register number (FVm)
		nn:	Register number (FVn)
		00:	FV0
		01:	FV4
		10:	FV8
11:	FV12		
iiii:	Immediate data		
dddd:	Displacement		

MOV.L	Rm,@Rn	Rm → (Rn)	0010nnnnmmmm0010	—	—
MOV.B	@Rm,Rn	(Rm) → sign extension → Rn	0110nnnnmmmm0000	—	—
MOV.W	@Rm,Rn	(Rm) → sign extension → Rn	0110nnnnmmmm0001	—	—
MOV.L	@Rm,Rn	(Rm) → Rn	0110nnnnmmmm0010	—	—
MOV.B	Rm,@-Rn	Rn-1 → Rn, Rm → (Rn)	0010nnnnmmmm0100	—	—
MOV.W	Rm,@-Rn	Rn-2 → Rn, Rm → (Rn)	0010nnnnmmmm0101	—	—
MOV.L	Rm,@-Rn	Rn-4 → Rn, Rm → (Rn)	0010nnnnmmmm0110	—	—
MOV.B	@Rm+,Rn	(Rm) → sign extension → Rn, Rm + 1 → Rm	0110nnnnmmmm0100	—	—
MOV.W	@Rm+,Rn	(Rm) → sign extension → Rn, Rm + 2 → Rm	0110nnnnmmmm0101	—	—
MOV.L	@Rm+,Rn	(Rm) → Rn, Rm + 4 → Rm	0110nnnnmmmm0110	—	—
MOV.B	R0,@(disp*,Rn)	R0 → (disp + Rn)	10000000nnnndddd	—	—
MOV.W	R0,@(disp*,Rn)	R0 → (disp × 2 + Rn)	10000001nnnndddd	—	—
MOV.L	Rm,@(disp*,Rn)	Rm → (disp × 4 + Rn)	0001nnnnmmmmddd	—	—
MOV.B	@(disp*,Rm),R0	(disp + Rm) → sign extension → R0	10000100mmmmddd	—	—
MOV.W	@(disp*,Rm),R0	(disp × 2 + Rm) → sign extension → R0	10000101mmmmddd	—	—
MOV.L	@(disp*,Rm),Rn	(disp × 4 + Rm) → Rn	0101nnnnmmmmddd	—	—
MOV.B	Rm,@(R0,Rn)	Rm → (R0 + Rn)	0000nnnnmmmm0100	—	—
MOV.W	Rm,@(R0,Rn)	Rm → (R0 + Rn)	0000nnnnmmmm0101	—	—
MOV.L	Rm,@(R0,Rn)	Rm → (R0 + Rn)	0000nnnnmmmm0110	—	—
MOV.B	@(R0,Rm),Rn	(R0 + Rm) → sign extension → Rn	0000nnnnmmmm1100	—	—

MOV.L	@(disp*,GBR),R0	(disp × 4 + GBR) → R0	11000110dddddddd	—	—
MOVA	@(disp*,PC),R0	disp × 4 + PC & H'FFFF FFFC + 4 → R0	110001111dddddddd	—	—
MOVCO.L	R0,@Rn	LDST → T If (T == 1) R0 → (Rn) 0 → LDST	0000nnnn01110011	—	L
MOVLI.L	@Rm,R0	1 → LDST (Rm) → R0 When interrupt/exception occurred 0 → LDST	0000mmmm01100011	—	—
MOVUA.L	@Rm,R0	(Rm) → R0 Load non-boundary alignment data	0100mmmm10101001	—	—
MOVUA.L	@Rm+,R0	(Rm) → R0, Rm + 4 → Rm Load non-boundary alignment data	0100mmmm11101001	—	—
MOVT	Rn	T → Rn	0000nnnn00101001	—	—
SWAP.B	Rm,Rn	Rm → swap lower 2 bytes → Rn	0110nnnnmmmm1000	—	—
SWAP.W	Rm,Rn	Rm → swap upper/lower words → Rn	0110nnnnmmmm1001	—	—
XTRCT	Rm,Rn	Rm:Rn middle 32 bits → Rn	0010nnnnmmmm1101	—	—

Note: * The assembler of Renesas uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

CMP/EQ	Rm,Rn	When $Rn = Rm$, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnnnmmmm0000	—	Comparison result
CMP/HS	Rm,Rn	When $Rn \geq Rm$ (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnnnmmmm0010	—	Comparison result
CMP/GE	Rm,Rn	When $Rn \geq Rm$ (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnnnmmmm0011	—	Comparison result
CMP/HI	Rm,Rn	When $Rn > Rm$ (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnnnmmmm0110	—	Comparison result
CMP/GT	Rm,Rn	When $Rn > Rm$ (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnnnmmmm0111	—	Comparison result
CMP/PZ	Rn	When $Rn \geq 0$, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0100nnnn00010001	—	Comparison result
CMP/PL	Rn	When $Rn > 0$, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0100nnnn00010101	—	Comparison result
CMP/STR	Rm,Rn	When any bytes are equal, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0010nnnnnnmmmm1100	—	Comparison result
DIV1	Rm,Rn	1-step division ($Rn \div Rm$)	0011nnnnnnmmmm0100	—	Calculati result
DIV0S	Rm,Rn	MSB of $Rn \rightarrow Q$, MSB of $Rm \rightarrow M$, $M \wedge Q \rightarrow T$	0010nnnnnnmmmm0111	—	Calculati result
DIV0U		$0 \rightarrow M/Q/T$	0000000000011001	—	0
DMULS.L	Rm,Rn	Signed, $Rn \times Rm \rightarrow MAC$, $32 \times 32 \rightarrow 64$ bits	0011nnnnnnmmmm1101	—	—

EXTU.B	Rm,Rn	Rm zero-extended from byte → Rn	0110nnnnnnmmmm1100	—	—
EXTU.W	Rm,Rn	Rm zero-extended from word → Rn	0110nnnnnnmmmm1101	—	—
MAC.L	@Rm+,@Rn+	Signed, (Rn) × (Rm) + MAC → MAC Rn + 4 → Rn, Rm + 4 → Rm 32 × 32 + 64 → 64 bits	0000nnnnnnmmmm1111	—	—
MAC.W	@Rm+,@Rn+	Signed, (Rn) × (Rm) + MAC → MAC Rn + 2 → Rn, Rm + 2 → Rm 16 × 16 + 64 → 64 bits	0100nnnnnnmmmm1111	—	—
MUL.L	Rm,Rn	Rn × Rm → MACL 32 × 32 → 32 bits	0000nnnnnnmmmm0111	—	—
MULS.W	Rm,Rn	Signed, Rn × Rm → MACL 16 × 16 → 32 bits	0010nnnnnnmmmm1111	—	—
MULU.W	Rm,Rn	Unsigned, Rn × Rm → MACL 16 × 16 → 32 bits	0010nnnnnnmmmm1110	—	—
NEG	Rm,Rn	0 – Rm → Rn	0110nnnnnnmmmm1011	—	—
NEGC	Rm,Rn	0 – Rm – T → Rn, borrow → T	0110nnnnnnmmmm1010	—	Borrow
SUB	Rm,Rn	Rn – Rm → Rn	0011nnnnnnmmmm1000	—	—
SUBC	Rm,Rn	Rn – Rm – T → Rn, borrow → T	0011nnnnnnmmmm1010	—	Borrow
SUBV	Rm,Rn	Rn – Rm → Rn, underflow → T	0011nnnnnnmmmm1011	—	Underflow

OR.B	#imm,@(R0,GBR)	$(R0 + GBR) \mid imm$ $\rightarrow (R0 + GBR)$	11001111111111111111	—	—
TAS.B	@Rn	When $(Rn) = 0$, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$ In both cases, $1 \rightarrow$ MSB of (Rn)	0100nnnnn00011011	—	Te res
TST	Rm,Rn	$Rn \& Rm$; when result = 0, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0010nnnnnnmmmm1000	—	Te res
TST	#imm,R0	$R0 \& imm$; when result = 0, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	11001000iiiiiiiiii	—	Te res
TST.B	#imm,@(R0,GBR)	$(R0 + GBR) \& imm$; when result = 0, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	11001100iiiiiiiiii	—	Te res
XOR	Rm,Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnnnmmmm1010	—	—
XOR	#imm,R0	$R0 \wedge imm \rightarrow R0$	11001010iiiiiiiiii	—	—
XOR.B	#imm,@(R0,GBR)	$(R0 + GBR) \wedge imm$ $\rightarrow (R0 + GBR)$	11001110iiiiiiiiii	—	—

SHAR	Rn	MSB \rightarrow Rn \rightarrow T	0100nnnnn00100001	—	LSB
SHLD	Rm,Rn	When Rm \geq 0, Rn \ll Rm \rightarrow Rn When Rm < 0, Rn \gg Rm \rightarrow [0 \rightarrow Rn]	0100nnnnnnnnnnnn1101	—	—
SHLL	Rn	T \leftarrow Rn \leftarrow 0	0100nnnnn00000000	—	MSB
SHLR	Rn	0 \rightarrow Rn \rightarrow T	0100nnnnn00000001	—	LSB
SHLL2	Rn	Rn \ll 2 \rightarrow Rn	0100nnnnn00001000	—	—
SHLR2	Rn	Rn \gg 2 \rightarrow Rn	0100nnnnn00001001	—	—
SHLL8	Rn	Rn \ll 8 \rightarrow Rn	0100nnnnn00011000	—	—
SHLR8	Rn	Rn \gg 8 \rightarrow Rn	0100nnnnn00011001	—	—
SHLL16	Rn	Rn \ll 16 \rightarrow Rn	0100nnnnn00101000	—	—
SHLR16	Rn	Rn \gg 16 \rightarrow Rn	0100nnnnn00101001	—	—

BVC	label	Delayed branch, when T = 1, disp × 2 + PC + 4 → PC When T = 0, nop	10001101dddddddd	—	—
BRA	label	Delayed branch, disp × 2 + PC + 4 → PC	1010dddddddddddd	—	—
BRAF	Rn	Delayed branch, Rn + PC + 4 → PC	0000nnnn00100011	—	—
BSR	label	Delayed branch, PC + 4 → PR, disp × 2 + PC + 4 → PC	1011dddddddddddd	—	—
BSRF	Rn	Delayed branch, PC + 4 → PR, Rn + PC + 4 → PC	0000nnnn00000011	—	—
JMP	@Rn	Delayed branch, Rn → PC	0100nnnn00101011	—	—
JSR	@Rn	Delayed branch, PC + 4 → PR, Rn → PC	0100nnnn00001011	—	—
RTS		Delayed branch, PR → PC	0000000000001011	—	—

LDC	Rm,VBR	Rm → VBR	0100mmmmmm00101110	Privileged	—
LDC	Rm,SGR	Rm → SGR	0100mmmmmm001111010	Privileged	—
LDC	Rm,SSR	Rm → SSR	0100mmmmmm001111110	Privileged	—
LDC	Rm,SPC	Rm → SPC	0100mmmmmm01001110	Privileged	—
LDC	Rm,DBR	Rm → DBR	0100mmmmmm11111010	Privileged	—
LDC	Rm,Rn_BANK	Rm → Rn_BANK (n = 0 to 7)	0100mmmmmm1nnn1110	Privileged	—
LDC.L	@Rm+,SR	(Rm) → SR, Rm + 4 → Rm	0100mmmmmm00000111	Privileged	L
LDC.L	@Rm+,GBR	(Rm) → GBR, Rm + 4 → Rm	0100mmmmmm00010111	—	—
LDC.L	@Rm+,VBR	(Rm) → VBR, Rm + 4 → Rm	0100mmmmmm00100111	Privileged	—
LDC.L	@Rm+,SGR	(Rm) → SGR, Rm + 4 → Rm	0100mmmmmm00110110	Privileged	—
LDC.L	@Rm+,SSR	(Rm) → SSR, Rm + 4 → Rm	0100mmmmmm00110111	Privileged	—
LDC.L	@Rm+,SPC	(Rm) → SPC, Rm + 4 → Rm	0100mmmmmm01000111	Privileged	—
LDC.L	@Rm+,DBR	(Rm) → DBR, Rm + 4 → Rm	0100mmmmmm11110110	Privileged	—
LDC.L	@Rm+,Rn_BANK	(Rm) → Rn_BANK, Rm + 4 → Rm	0100mmmmmm1nnn0111	Privileged	—
LDS	Rm,MACH	Rm → MACH	0100mmmmmm00001010	—	—
LDS	Rm,MACL	Rm → MACL	0100mmmmmm00011010	—	—
LDS	Rm,PR	Rm → PR	0100mmmmmm00101010	—	—
LDS.L	@Rm+,MACH	(Rm) → MACH, Rm + 4 → Rm	0100mmmmmm00000110	—	—
LDS.L	@Rm+,MACL	(Rm) → MACL, Rm + 4 → Rm	0100mmmmmm00010110	—	—
LDS.L	@Rm+,PR	(Rm) → PR, Rm + 4 → Rm	0100mmmmmm00100110	—	—
LDTLB		PTEH/PTEL → TLB	0000000000111000	Privileged	—
MOVCA.L	R0,@Rn	R0 → (Rn) (without fetching cache block)	0000nnnn11000011	—	—

ITE		Delayed Branch, SR/PC	000000000101011	Privileged
SETS		1 → S	0000000001011000	—
SETT		1 → T	0000000000011000	—
SLEEP		Sleep	0000000000011011	Privileged
STC	SR,Rn	SR → Rn	0000nnnn00000010	Privileged
STC	GBR,Rn	GBR → Rn	0000nnnn00010010	—
STC	VBR,Rn	VBR → Rn	0000nnnn00100010	Privileged
STC	SSR,Rn	SSR → Rn	0000nnnn00110010	Privileged
STC	SPC,Rn	SPC → Rn	0000nnnn01000010	Privileged
STC	SGR,Rn	SGR → Rn	0000nnnn00111010	Privileged
STC	DBR,Rn	DBR → Rn	0000nnnn11111010	Privileged
STC	Rm_BANK,Rn	Rm_BANK → Rn (m = 0 to 7)	0000nnnn1mmmm0010	Privileged
STC.L	SR,@-Rn	Rn - 4 → Rn, SR → (Rn)	0100nnnn00000011	Privileged
STC.L	GBR,@-Rn	Rn - 4 → Rn, GBR → (Rn)	0100nnnn00010011	—
STC.L	VBR,@-Rn	Rn - 4 → Rn, VBR → (Rn)	0100nnnn00100011	Privileged
STC.L	SSR,@-Rn	Rn - 4 → Rn, SSR → (Rn)	0100nnnn00110011	Privileged
STC.L	SPC,@-Rn	Rn - 4 → Rn, SPC → (Rn)	0100nnnn01000011	Privileged
STC.L	SGR,@-Rn	Rn - 4 → Rn, SGR → (Rn)	0100nnnn00110010	Privileged
STC.L	DBR,@-Rn	Rn - 4 → Rn, DBR → (Rn)	0100nnnn11110010	Privileged
STC.L	Rm_BANK,@-Rn	Rn - 4 → Rn, Rm_BANK → (Rn) (m = 0 to 7)	0100nnnn1mmmm0011	Privileged
STS	MACH,Rn	MACH → Rn	0000nnnn00001010	—
STS	MACL,Rn	MACL → Rn	0000nnnn00011010	—

#imm << 2 → TRA,
H'160 → EXPEVT,
VBR + H'0100 → PC

FMOV.S	FRm,@-Rn	Rn-4 → Rn, FRm → (Rn)	1111nnnnmmmm1011	—	—
FMOV.S	FRm,@(R0,Rn)	FRm → (R0 + Rn)	1111nnnnmmmm0111	—	—
FMOV	DRm,DRn	DRm → DRn	1111nnn0mmmm01100	—	—
FMOV	@Rm,DRn	(Rm) → DRn	1111nnn0mmmm1000	—	—
FMOV	@(R0,Rm),DRn	(R0 + Rm) → DRn	1111nnn0mmmm0110	—	—
FMOV	@Rm+,DRn	(Rm) → DRn, Rm + 8 → Rm	1111nnn0mmmm1001	—	—
FMOV	DRm,@Rn	DRm → (Rn)	1111nnnnmmmm01010	—	—
FMOV	DRm,@-Rn	Rn-8 → Rn, DRm → (Rn)	1111nnnnmmmm01011	—	—
FMOV	DRm,@(R0,Rn)	DRm → (R0 + Rn)	1111nnnnmmmm00111	—	—
FLDS	FRm,FPUL	FRm → FPUL	1111mmmm00011101	—	—
FSTS	FPUL,FRn	FPUL → FRn	1111nnnn00001101	—	—
FABS	FRn	FRn & H'7FFF FFFF → FRn	1111nnnn01011101	—	—
FADD	FRm,FRn	FRn + FRm → FRn	1111nnnnmmmm0000	—	—
FCMP/EQ	FRm,FRn	When FRn = FRm, 1 → T Otherwise, 0 → T	1111nnnnmmmm0100	—	Co on
FCMP/GT	FRm,FRn	When FRn > FRm, 1 → T Otherwise, 0 → T	1111nnnnmmmm0101	—	Co on
FDIV	FRm,FRn	FRn/FRm → FRn	1111nnnnmmmm0011	—	—
FLOAT	FPUL,FRn	(float) FPUL → FRn	1111nnnn00101101	—	—
FMAC	FR0,FRm,FRn	FR0*FRm + FRn → FRn	1111nnnnmmmm1110	—	—
FMUL	FRm,FRn	FRn*FRm → FRn	1111nnnnmmmm0010	—	—
FNEG	FRn	FRn ^ H'8000 0000 → FRn	1111nnnn01001101	—	—
FSQRT	FRn	√FRn → FRn	1111nnnn01101101	—	—
FSUB	FRm,FRn	FRn – FRm → FRn	1111nnnnmmmm0001	—	—
FTRC	FRm,FPUL	(long) FRm → FPUL	1111mmmm00111101	—	—

FCNVDS	DRm,FPUL	double_to_float(DRm) → FPUL	1111mmmm010111101	—	—
FCNVSD	FPUL,DRn	float_to_double(FPUL) → DRn	1111nnnn010101101	—	—
FLOAT	FPUL,DRn	(float)FPUL → DRn	1111nnnn000101101	—	—
FMUL	DRm,DRn	DRn *DRm → DRn	1111nnnn0mmmm00010	—	—
FNEG	DRn	DRn ^ H'8000 0000 0000 0000 → DRn	1111nnnn001001101	—	—
FSQRT	DRn	√DRn → DRn	1111nnnn001101101	—	—
FSUB	DRm,DRn	DRn – DRm → DRn	1111nnnn0mmmm00001	—	—
FTRC	DRm,FPUL	(long) DRm → FPUL	1111mmmm000111101	—	—

Table 3.12 Floating-Point Control Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit
LDS	Rm,FPSCR	Rm → FPSCR	0100mmmm01101010	—	—
LDS	Rm,FPUL	Rm → FPUL	0100mmmm01011010	—	—
LDS.L	@Rm+,FPSCR	(Rm) → FPSCR, Rm+4 → Rm	0100mmmm01100110	—	—
LDS.L	@Rm+,FPUL	(Rm) → FPUL, Rm+4 → Rm	0100mmmm01010110	—	—
STS	FPSCR,Rn	FPSCR → Rn	0000nnnn01101010	—	—
STS	FPUL,Rn	FPUL → Rn	0000nnnn01011010	—	—
STS.L	FPSCR,@-Rn	Rn – 4 → Rn, FPSCR → (Rn)	0100nnnn01100010	—	—
STS.L	FPUL,@-Rn	Rn – 4 → Rn, FPUL → (Rn)	0100nnnn01010010	—	—

FMOV	XDm,@-Rn	$Rn - 8 \rightarrow Rn$, XDm \rightarrow (Rn)	1111nnnnmmmm11011	—	—
FMOV	XDm,@(R0,Rn)	XDm \rightarrow (R0 + Rn)	1111nnnnmmmm10111	—	—
FIPR	FVm,FVn	inner_product (FVm, FVn) \rightarrow FR[n+3]	1111nnmm11101101	—	—
FTRV	XMTRX,FVn	transform_vector (XMTRX, FVn) \rightarrow FVn	1111nn01111111101	—	—
FRCHG		\sim FPSCR.FR \rightarrow FPSCR.FR	11111011111111101	—	—
FSCHG		\sim FPSCR.SZ \rightarrow FPSCR.SZ	11110011111111101	—	—
FPCHG		\sim FPSCR.PR \rightarrow FPSCR.PR	11110111111111101	—	—
FSRRA	FRn	$1/\text{sqrt}(\text{FRn})^* \rightarrow \text{FRn}$	1111nnnn011111101	—	—
FSCA	FPUL,DRn	sin(FPUL) \rightarrow FRn cos(FPUL) \rightarrow FR[n + 1]	1111nnn0111111101	—	—

Note: * sqrt (FRn) is the square root of FRn.




Figure 4.1 Basic Pipelines

E1S1, E1s1	Both CPU EX pipe and CPU LS pipe are occupied
M2 M3 MS	CPU MULT operation unit is occupied
FE1 FE2 FE3 FE4 FE5 FE6 FS	FPU-EX pipe is occupied
FS1 FS2 FS3 FS4 FS	FPU-LS pipe is occupied
ID	ID stage is locked
L	Both CPU and FPU pipes are occupied


(1-3) RTS: 1 issue cycle + 0 to 3 branch cycles



Note: The number of branch cycles may be 0 by prefetching instruction.



(1-4) RTE: 4 issue cycles + 1 branch cycles




(1-5) TRAPA: 8 issue cycles + 5 cycles + 1 branch cycle

Note: It is 14 cycles to the ID stage in the first instruction of exception handler.



(1-6) SLEEP: 2 issue cycles



Note: It is not constant cycles to the clock halted period.

Figure 4.2 Instruction Execution Patterns (1)

(2-3) 1-step operation (MT type): 1 issue cycle

MOV#, NOP

I1	I2	ID	E1/S1	E2/s2	E3/s3	WB
----	----	----	-------	-------	-------	----

(2-4) MOV (MT type): 1 issue cycle

MOV

I1	I2	ID	E1/s1	E2/s2	E3/S3	WB
----	----	----	-------	-------	-------	----

Figure 4.2 Instruction Execution Patterns (2)






Figure 4.2 Instruction Execution Patterns (3)


(4-4) LDC to SR: 4 issue cycles + 3 branch cycles



(4-5) LDC.L to Rp_BANK/SSR/SPC/VBR: 1 issue cycle



(4-6) LDC.L to DBR/SGR: 4 issue cycles



(4-7) LDC.L to GBR: 1 issue cycle



(4-8) LDC.L to SR: 6 issue cycles + 3 branch cycles




Figure 4.2 Instruction Execution Patterns (4)

I1	I2	ID	E1S1	E2S2	E3S3	WB
----	----	----	------	------	------	----

(4-13) LDS to PR: 1 issue cycle

I1	I2	ID	s1	s2	s3	WB
----	----	----	----	----	----	----

(4-14) LDS.L to PR: 1 issue cycle

I1	I2	ID	S1	S2	S3	WB
----	----	----	----	----	----	----

(4-15) STS from PR: 1 issue cycle

I1	I2	ID	s1	s2	s3	WB
----	----	----	----	----	----	----

(4-16) STS.L from PR: 1 issue cycle

I1	I2	ID	S1	S2	S3	WB
----	----	----	----	----	----	----

(4-17) BSRF, BSR, JSR delay slot instructions (PR set): 0 issue cycle

(I1)	(I2)	(ID)	(??1)	(??2)	(??3)	(WB)
------	------	------	-------	-------	-------	------

Notes: The value of PR is changed in the E3 stage of delay slot instruction.
When the STS and STS.L instructions from PR are used as delay slot instructions,
changed PR value is used.

Figure 4.2 Instruction Execution Patterns (5)

I1	I2	ID	E1	M2	M3	MS
----	----	----	----	----	----	----

(5-5) MULS.W, MULU.W: 1 issue cycle

I1	I2	ID	E1	M2	M3	MS
----	----	----	----	----	----	----

(5-6) DMULS.L, DMULU.L, MUL.L: 1 issue cycle

I1	I2	ID	E1	M2	M3		
					M2	M3	MS

(5-7) CLRMAC: 1 issue cycle

I1	I2	ID	E1	M2	M3	MS
----	----	----	----	----	----	----

(5-8) MAC.W: 2 issue cycle

I1	I2	ID	S1	S2	S3	WB			
			ID	S1	S2	S3	WB		
							M2	M3	MS

(5-9) MAC.L: 2 issue cycle

I1	I2	ID	S1	S2	S3	WB				
			ID	S1	S2	S3	WB			
							M2	M3		
								M2	M3	MS

Figure 4.2 Instruction Execution Patterns (6)






Figure 4.2 Instruction Execution Patterns (7)



(6-16) Double-precision floating-point computation: 1 issue cycle
 FCMP/EQ, FCMP/GT, FADD, FLOAT, FSUB, FTRC, FCNVSD, FCNVDS



(6-17) Double-precision floating-point computation: 1 issue cycle
 FMUL



(6-18) Double-precision FDIV/FSQRT: 1 issue cycle




Figure 4.2 Instruction Execution Patterns (8)

(6-22) FSCA: 1 issue cycle




Figure 4.2 Instruction Execution Patterns (9)

	ADDC	EXTS	ROTR	SHLR16
	ADDV	EXTU	SETS	SUB
	AND #imm,R0	MOV T	SETT	SUBC
	AND Rm,Rn	MUL.L	SHAD	SUBV
	CLRMAC	MULS.W	SHAL	SWAP
	CLRS	MULU.W	SHAR	TST #imm,R
	CLRT	NEG	SHLD	TST Rm,Rn
	CMP	NEGC	SHLL	XOR #imm,F
	DIV0S	NOT	SHLL2	XOR Rm,Rn
	DIV0U	OR #imm,R0	SHLL8	XTRCT
	DIV1	OR Rm,Rn	SHLL16	
	DMUS.L	ROTCL	SHLR	
	DMULU.L	ROTCR	SHLR2	
MT	MOV #imm,Rn	MOV Rm,Rn	NOP	
BR	BF	BRAF	BT	JSR
	BF/S	BSR	BT/S	RTS
	BRA	BSRF	JMP	
LS	FABS	FMOV.S FR,@adr	MOV.[BWL] @adr,R	STC CR2,Rn
	FNEG	FSTS	MOV.[BWL] R,@adr	STC.L CR2,Rn
	FLDI0	LDC Rm,CR1	MOVA	STS SR2,Rn
	FLDI1	LDC.L @Rm+,CR1	MOVCA.L	STS.L SR2,Rn
	FLDS	LDS Rm,SR1	MOVUA	STS SR1,Rn
	FMOV @adr,FR	LDS Rm,SR2	OCBI	STS.L SR1,Rn
	FMOV FR,@adr	LDS.L @adr,SR2	OCBP	
	FMOV FR,FR	LDS.L @Rm+,SR1	OCBWB	
	FMOV.S @adr,FR	LDS.L @Rm+,SR2	PREF	

LDC.Rm,SGR	MAC.W	STC.SR,Rn
LDC.Rm,SR	MOVCO	STC.L.SR,@-Rn
LDC.L.@Rm+,DBR	MOVLI	SYNCO
LDC.L.@Rm+,SGR	OR.B #imm,@(R0,GBR)	TAS.B

[Legend]

R: Rm/Rn
 @adr: Address
 SR1: MACH/MACL/PR
 SR2: FPUL/FPSCR
 CR1: GBR/Rp_BANK/SPC/SSR/VBR
 CR2: CR1/DBR/SGR
 FR: FRm/FRn/DRm/DRn/XDm/XDn

The parallel execution of two instructions can be carried out under following conditions

1. Both addr (preceding instruction) and addr+2 (following instruction) are specified with minimum page size (1 Kbyte).
2. The execution of these two instructions is supported in table 4.3, Combination of Preceding and Following Instructions.
3. Data used by an instruction of addr does not conflict with data used by a previous instruction.
4. Data used by an instruction of addr+2 does not conflict with data used by a previous instruction.
5. Both instructions are valid.

Note: The following table shows the parallel-executability of pairs of instructions in this L. different from table 4.3.

	Preceding Instruction (addr)							
	EX	MT	BR	LS	FLSR	FLSM	FE	
Following Instruction (addr+2)	EX	No	Yes	Yes	Yes	Yes	Yes	Yes
	MT	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	BR	Yes	Yes	No	Yes	Yes	Yes	Yes
	LS	Yes	Yes	Yes	No	Yes	No	Yes
	FLSR	Yes	Yes	Yes	Yes	No	No*	No
	FLSM	Yes	Yes	Yes	No	No*	No	Yes
	FE	Yes	Yes	Yes	Yes	No	Yes	No
	CO	No	No	No	No	No	No	No


[Legend]

FLSR: FABS, FNEG, FLDI0, FLDI1, FLDS, FSTS, FMOV FR,FR


FLSM: FMOV[.S] @adr,FR, FMOV[.S] FR,@adr, LDS Rm,SR2, LDS.L @Rm+,S STS SR2,Rn, STS.L SR2,@-Rn

LS: Original LS instructions except FLSR and FLSM

Note: * The CPU can issue these two instructions simultaneously, but they are not in the FPU.




E.g. MAC.W instruction




2. Execution Cycles

Execution cycles indicates the cycle counts an instruction occupied the pipeline based on the n


CPU instruction
E.g. AND.B instruction




E.g. MAC.W instruction



FPU instruction
E.g. FMUL instruction



E.g. FDIV instruction



7	MOVA	@(disp,PC),R0	LS	1	1	2-2
8	MOV.W	@(disp,PC),Rn	LS	1	1	3-1
9	MOV.L	@(disp,PC),Rn	LS	1	1	3-1
10	MOV.B	@Rm,Rn	LS	1	1	3-1
11	MOV.W	@Rm,Rn	LS	1	1	3-1
12	MOV.L	@Rm,Rn	LS	1	1	3-1
13	MOV.B	@Rm+,Rn	LS	1	1	3-1
14	MOV.W	@Rm+,Rn	LS	1	1	3-1
15	MOV.L	@Rm+,Rn	LS	1	1	3-1
16	MOV.B	@(disp,Rm),R0	LS	1	1	3-1
17	MOV.W	@(disp,Rm),R0	LS	1	1	3-1
18	MOV.L	@(disp,Rm),Rn	LS	1	1	3-1
19	MOV.B	@(R0,Rm),Rn	LS	1	1	3-1
20	MOV.W	@(R0,Rm),Rn	LS	1	1	3-1
21	MOV.L	@(R0,Rm),Rn	LS	1	1	3-1
22	MOV.B	@(disp,GBR),R0	LS	1	1	3-1
23	MOV.W	@(disp,GBR),R0	LS	1	1	3-1
24	MOV.L	@(disp,GBR),R0	LS	1	1	3-1
25	MOV.B	Rm,@Rn	LS	1	1	3-1
26	MOV.W	Rm,@Rn	LS	1	1	3-1
27	MOV.L	Rm,@Rn	LS	1	1	3-1
28	MOV.B	Rm,@-Rn	LS	1	1	3-1
29	MOV.W	Rm,@-Rn	LS	1	1	3-1

	37	MOV.B	R0,@(disp,GBR)	LS	1	1	3
	38	MOV.W	R0,@(disp,GBR)	LS	1	1	3
	39	MOV.L	R0,@(disp,GBR)	LS	1	1	3
	40	MOVCA.L	R0,@Rn	LS	1	1	3
	41	MOVCO.L	R0,@Rn	CO	1	1	3
	42	MOVLI.L	@Rm,R0	CO	1	1	3
	43	MOVUA.L	@Rm,R0	LS	2	2	3
	44	MOVUA.L	@Rm+,R0	LS	2	2	3
	45	MOV.T	Rn	EX	1	1	2
	46	OCBI	@Rn	LS	1	1	3
	47	OCBP	@Rn	LS	1	1	3
	48	OCBWB	@Rn	LS	1	1	3
	49	PREF	@Rn	LS	1	1	3
	50	SWAP.B	Rm,Rn	EX	1	1	2
	51	SWAP.W	Rm,Rn	EX	1	1	2
	52	XTRCT	Rm,Rn	EX	1	1	2
Fixed-point arithmetic instructions	53	ADD	Rm,Rn	EX	1	1	2
	54	ADD	#imm,Rn	EX	1	1	2
	55	ADDC	Rm,Rn	EX	1	1	2
	56	ADDV	Rm,Rn	EX	1	1	2
	57	CMP/EQ	#imm,R0	EX	1	1	2
	58	CMP/EQ	Rm,Rn	EX	1	1	2
	59	CMP/GE	Rm,Rn	EX	1	1	2
	60	CMP/GT	Rm,Rn	EX	1	1	2

	68	DIV1	Rm,Rn	EX	1	1	2-1
	69	DMULS.L	Rm,Rn	EX	1	2	5-6
	70	DMULU.L	Rm,Rn	EX	1	2	5-6
	71	DT	Rn	EX	1	1	2-1
	72	MAC.L	@Rm+,@Rn+	CO	2	5	5-9
	73	MAC.W	@Rm+,@Rn+	CO	2	4	5-8
	74	MUL.L	Rm,Rn	EX	1	2	5-6
	75	MULS.W	Rm,Rn	EX	1	1	5-5
	76	MULU.W	Rm,Rn	EX	1	1	5-5
	77	NEG	Rm,Rn	EX	1	1	2-1
	78	NEGC	Rm,Rn	EX	1	1	2-1
	79	SUB	Rm,Rn	EX	1	1	2-1
	80	SUBC	Rm,Rn	EX	1	1	2-1
	81	SUBV	Rm,Rn	EX	1	1	2-1
Logical instructions	82	AND	Rm,Rn	EX	1	1	2-1
	83	AND	#imm,R0	EX	1	1	2-1
	84	AND.B	#imm,@(R0,GBR)	CO	3	3	3-2
	85	NOT	Rm,Rn	EX	1	1	2-1
	86	OR	Rm,Rn	EX	1	1	2-1
	87	OR	#imm,R0	EX	1	1	2-1
	88	OR.B	#imm,@(R0,GBR)	CO	3	3	3-2
	89	TAS.B	@Rn	CO	4	4	3-3
	90	TST	Rm,Rn	EX	1	1	2-1
	91	TST	#imm,R0	EX	1	1	2-1

	100	SHAD	Rm,Rn	EX	1	1	2
	101	SHAL	Rn	EX	1	1	2
	102	SHAR	Rn	EX	1	1	2
	103	SHLD	Rm,Rn	EX	1	1	2
	104	SHLL	Rn	EX	1	1	2
	105	SHLL2	Rn	EX	1	1	2
	106	SHLL8	Rn	EX	1	1	2
	107	SHLL16	Rn	EX	1	1	2
	108	SHLR	Rn	EX	1	1	2
	109	SHLR2	Rn	EX	1	1	2
	110	SHLR8	Rn	EX	1	1	2
	111	SHLR16	Rn	EX	1	1	2
Branch instructions	112	BF	disp	BR	1+0 to 2	1	1
	113	BF/S	disp	BR	1+0 to 2	1	1
	114	BT	disp	BR	1+0 to 2	1	1
	115	BT/S	disp	BR	1+0 to 2	1	1
	116	BRA	disp	BR	1+0 to 2	1	1
	117	BRAF	Rm	BR	1+3	1	1
	118	BSR	disp	BR	1+0 to 2	1	1
	119	BSRF	Rm	BR	1+3	1	1
	120	JMP	@Rn	BR	1+3	1	1
	121	JSR	@Rn	BR	1+3	1	1
	122	RTS		BR	1+0 to 3	1	1

131	SYNCO	@Rn	CO	Undefined	Undefined	3-4
132	TRAPA	#imm	CO	8+5+1	13	1-5
133	RTE		CO	4+1	4	1-4
134	SLEEP		CO	Undefined	Undefined	1-6
135	LDTLB		CO	1	1	3-5
136	LDC	Rm,DBR	CO	4	4	4-2
137	LDC	Rm,SGR	CO	4	4	4-2
138	LDC	Rm,GBR	LS	1	1	4-3
139	LDC	Rm,Rp_BANK	LS	1	1	4-1
140	LDC	Rm,SR	CO	4+3	4	4-4
141	LDC	Rm,SSR	LS	1	1	4-1
142	LDC	Rm,SPC	LS	1	1	4-1
143	LDC	Rm,VBR	LS	1	1	4-1
144	LDC.L	@Rm+,DBR	CO	4	4	4-6
145	LDC.L	@Rm+,SGR	CO	4	4	4-6
146	LDC.L	@Rm+,GBR	LS	1	1	4-7
147	LDC.L	@Rm+,Rp_BANK	LS	1	1	4-5
148	LDC.L	@Rm+,SR	CO	6+3	4	4-8
149	LDC.L	@Rm+,SSR	LS	1	1	4-5
150	LDC.L	@Rm+,SPC	LS	1	1	4-5
151	LDC.L	@Rm+,VBR	LS	1	1	4-5
152	LDS	Rm,MACH	LS	1	1	5-1
153	LDS	Rm,MACL	LS	1	1	5-1

	162	STC	SR,Rn	CO	1	1	4
	163	STC	SSR,Rn	LS	1	1	4
	164	STC	SPC,Rn	LS	1	1	4
	165	STC	VBR,Rn	LS	1	1	4
	166	STC.L	DBR,@-Rn	LS	1	1	4
	167	STC.L	SGR,@-Rn	LS	1	1	4
	168	STC.L	GBR,@-Rn	LS	1	1	4
	169	STC.L	Rp_BANK,@-Rn	LS	1	1	4
	170	STC.L	SR,@-Rn	CO	1	1	4
	171	STC.L	SSR,@-Rn	LS	1	1	4
	172	STC.L	SPC,@-Rn	LS	1	1	4
	173	STC.L	VBR,@-Rn	LS	1	1	4
	174	STS	MACH,Rn	LS	1	1	5
	175	STS	MACL,Rn	LS	1	1	5
	176	STS	PR,Rn	LS	1	1	4
	177	STS.L	MACH,@-Rn	LS	1	1	5
	178	STS.L	MACL,@-Rn	LS	1	1	5
	179	STS.L	PR,@-Rn	LS	1	1	4
Single- precision floating-point instructions	180	FLDI0	FRn	LS	1	1	6
	181	FLDI1	FRn	LS	1	1	6
	182	FMOV	FRm,FRn	LS	1	1	6
	183	FMOV.S	@Rm,FRn	LS	1	1	6
	184	FMOV.S	@Rm+,FRn	LS	1	1	6

	193	FCMP/EQ	FRm,FRn	FE	1	1	6-1
	194	FCMP/GT	FRm,FRn	FE	1	1	6-1
	195	FDIV	FRm,FRn	FE	1	14	6-1
	196	FLOAT	FPUL,FRn	FE	1	1	6-1
	197	FMAC	FR0,FRm,FRn	FE	1	1	6-1
	198	FMUL	FRm,FRn	FE	1	1	6-1
	199	FNEG	FRn	LS	1	1	6-1
	200	FSQRT	FRn	FE	1	30	6-1
	201	FSUB	FRm,FRn	FE	1	1	6-1
	202	FTRC	FRm,FPUL	FE	1	1	6-1
	203	FMOV	DRm,DRn	LS	1	1	6-9
	204	FMOV	@Rm,DRn	LS	1	1	6-9
	205	FMOV	@Rm+,DRn	LS	1	1	6-9
	206	FMOV	@(R0,Rm),DRn	LS	1	1	6-9
	207	FMOV	DRm,@Rn	LS	1	1	6-9
	208	FMOV	DRm,@-Rn	LS	1	1	6-9
	209	FMOV	DRm,@(R0,Rn)	LS	1	1	6-9
Double-precision floating-point instructions	210	FABS	DRn	LS	1	1	6-1
	211	FADD	DRm,DRn	FE	1	1	6-1
	212	FCMP/EQ	DRm,DRn	FE	1	1	6-1
	213	FCMP/GT	DRm,DRn	FE	1	1	6-1
	214	FCNVDS	DRm,FPUL	FE	1	1	6-1
	215	FCNVSD	FPUL,DRn	FE	1	1	6-1

control instructions	224	LDS	Rm,FPSCR	LS	1	1	6
	225	LDS.L	@Rm+,FPUL	LS	1	1	6
	226	LDS.L	@Rm+,FPSCR	LS	1	1	6
	227	STS	FPUL,Rn	LS	1	1	6
	228	STS	FPSCR,Rn	LS	1	1	6
	229	STS.L	FPUL,@-Rn	LS	1	1	6
	230	STS.L	FPSCR,@-Rn	LS	1	1	6
Graphics acceleration instructions	231	FMOV	DRm,XDn	LS	1	1	6
	232	FMOV	XDm,DRn	LS	1	1	6
	233	FMOV	XDm,XDn	LS	1	1	6
	234	FMOV	@Rm,XDn	LS	1	1	6
	235	FMOV	@Rm+,XDn	LS	1	1	6
	236	FMOV	@(R0,Rm),XDn	LS	1	1	6
	237	FMOV	XDm,@Rn	LS	1	1	6
	238	FMOV	XDm,@-Rn	LS	1	1	6
	239	FMOV	XDm,@(R0,Rn)	LS	1	1	6
	240	FIPR	FVm,FVn	FE	1	1	6
	241	FRCHG		FE	1	1	6
	242	FSCHG		FE	1	1	6
	243	FPCHG		FE	1	1	6
	244	FSRRA	FRn	FE	1	1	6
	245	FSCA	FPUL,DRn	FE	1	3	6
	246	FTRV	XMTRX,FVn	FE	1	4	6

exception handling.

The exception handling in this LSI is of three kinds: resets, general exceptions, and interrupt

5.2 Register Descriptions

Table 5.1 lists the configuration of registers related exception handling.

Table 5.1 Register Configuration

Register Name	Abbreviation	R/W	P4 Address*	Area 7 Address*
TRAPA exception register	TRA	R/W	H'FF00 0020	H'1F00 0020
Exception event register	EXPEVT	R/W	H'FF00 0024	H'1F00 0024
Interrupt event register	INTEVT	R/W	H'FF00 0028	H'1F00 0028

Note: * P4 is the address when virtual address space P4 area is used. Area 7 is the address when physical address space area 7 is accessed by using the TLB.

Table 5.2 States of Register in Each Operating Mode

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep
TRAPA exception register	TRA	Undefined	Undefined	Reset
Exception event register	EXPEVT	H'0000 0000	H'0000 0020	Reset
Interrupt event register	INTEVT	Undefined	Undefined	Reset

Initial value:	0	0	0	0	0	0	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
9 to 2	TRACODE	Undefined	R/W	TRAPA Code 8-bit immediate data of TRAPA instruction is stored here.
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

	—	—	—	—	EXPCODE										
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0/1	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
11 to 0	EXPCODE	H'000 or H'020	R/W	Exception Code The exception code for a reset or general exception set. For details, see table 5.3.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	INTCODE
Initial value:	0	0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
13 to 0	INTCODE	Undefined	R/W	Exception Code The exception code for an interrupt is set. For see table 5.3.

restores the PC and SR contents and returns control to the normal processing routine at which the exception occurred. The SGR contents are not written back to R15 with an R7 instruction.

The basic processing flow is as follows. For the meaning of the SR bits, see section 2, Programming Model.

1. The PC, SR, and R15 contents are saved in SPC, SSR, and SGR, respectively.
2. The block bit (BL) in SR is set to 1.
3. The mode bit (MD) in SR is set to 1.
4. The register bank bit (RB) in SR is set to 1.
5. In a reset, the FPU disable bit (FD) in SR is cleared to 0.
6. The exception code is written to bits 11 to 0 of the exception event register (EXPEV) interrupt event register (INTEVT).
7. The CPU branches to the determined exception handling vector address, and the exception handling routine begins.

5.3.2 Exception Handling Vector Addresses

The reset vector address is fixed at H'A0000000. Exception and interrupt vector addresses are determined by adding the offset for the specific event to the vector base address, which is determined by software in the vector base register (VBR). In the case of the TLB miss exception, for example, the offset is H'00000400, so if H'9C080000 is set in VBR, the exception handling vector address will be H'9C080400. If a further exception occurs at the exception handling vector address, a duplicate exception will result, and recovery will be difficult; therefore, addresses that are not to be converted (in P1 and P2 areas) should be specified for vector addresses.

		Manual reset	1	2	H'A000 0000	—
		H-UDI reset	1	1	H'A000 0000	—
		Instruction TLB multiple-hit exception	1	3	H'A000 0000	—
		Data TLB multiple-hit exception	1	4	H'A000 0000	—
General exception	Re-execution type	User break before instruction execution* ¹	2	0	(VBR/DBR)	H'100/—
		Instruction address error	2	1	(VBR)	H'100
		Instruction TLB miss exception	2	2	(VBR)	H'400
		Instruction TLB protection violation exception	2	3	(VBR)	H'100
		General illegal instruction exception	2	4	(VBR)	H'100
		Slot illegal instruction exception	2	4	(VBR)	H'100
		General FPU disable exception	2	4	(VBR)	H'100
		Slot FPU disable exception	2	4	(VBR)	H'100
		Data address error (read)	2	5	(VBR)	H'100
		Data address error (write)	2	5	(VBR)	H'100
		Data TLB miss exception (read)	2	6	(VBR)	H'400
		Data TLB miss exception (write)	2	6	(VBR)	H'400
		Data TLB protection violation exception (read)	2	7	(VBR)	H'100
		Data TLB protection violation exception (write)	2	7	(VBR)	H'100
		FPU exception	2	8	(VBR)	H'100
		Initial page write exception	2	9	(VBR)	H'100

lowest number represents the highest priority).

3. Control passes to H'A000 0000 in a reset, and to [VBR + offset] in other case
4. Stored in EXPEVT for a reset or general exception, and in INTEVT for an inte

section 5.6, Description of Exceptions. Also, see section 5.6.4, Priority Order with Multiple Exceptions, for exception handling during execution of a delayed branch instruction and a slot instruction, or in the case of instructions in which two data accesses are performed.




Figure 5.1 Instruction Execution and Exception Handling




Figure 5.2 Example of General Exception Acceptance Order

Thus, normally, SPC and SSR are saved and then the BL bit in SR is cleared to 0, to enable multiple exception state acceptance.

5.5.4 Return from Exception Handling

The RTE instruction is used to return from exception handling. When the RTE instruction is executed, the SPC contents are restored to PC and the SSR contents to SR, and the CPU returns from the exception handling routine by branching to the SPC address. If SPC and SSR were saved to external memory, set the BL bit in SR to 1 before restoring the SPC and SSR contents and then issuing the RTE instruction.

- Operations:

Exception code H'000 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the reset vector (H'A0000000). For details, see the register descriptions in the relevant sections. A power-on reset should be executed when power is supplied.

Manual Reset:

- Condition:

Manual reset request

- Operations:

Exception code H'020 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the branch vector (H'A0000000). The registers initialized by a power-on reset and manual reset are different. For details, see the register descriptions in the relevant sections.

H-UDI Reset:

- Source: SDIR.TI[7:4] = B'0110 (negation) or B'0111 (assertion)

- Transition address: H'A0000000

- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A0000000.

CPU and on-chip peripheral module initialization is performed. For details, see the register descriptions in the relevant sections.

CPU and on-chip peripheral module initialization is performed in the same way as in reset. For details, see the register descriptions in the relevant sections.

Data TLB Multiple-Hit Exception:

- Source: Multiple UTLB address matches
- Transition address: H'A0000000
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH is the ASID when this exception occurred.

Exception code H'140 is set in EXPEVT, initialization of VBR and SR is performed, and branch is made to PC = H'A0000000.

CPU and on-chip peripheral module initialization is performed in the same way as in reset. For details, see the register descriptions in the relevant sections.

The PC and SR contents for the instruction at which this exception occurred are saved in SGR and SSR. The R15 contents at this time are saved in SGR.

Exception code H'040 (for a read access) or H'060 (for a write access) is set in EXPEVT. BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
Data_TLB_miss_exception()  
{  
    TEA = EXCEPTION_ADDRESS;  
    PTEH.VPN = PAGE_NUMBER;  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = read_access ? H'0000 0040 : H'0000 0060;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0400;  
}
```

Exception code H'40 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR.
branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exception

```
ITLB_miss_exception()  
{  
    TEA = EXCEPTION_ADDRESS;  
    PTEH.VPN = PAGE_NUMBER;  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = H'0000 0040;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0400;  
}
```

Exception code H'080 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR.
branch is made to PC = VBR + H'0100.

```
Initial_write_exception()  
{  
    TEA = EXCEPTION_ADDRESS;  
    PTEH.VPN = PAGE_NUMBER;  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = H'0000 0080;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

Transition address: VBR + H'00000100

- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH is the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 (for a read access) or H'0C0 (for a write access) is set in EXPEVT. BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100.

```
Data_TLB_protection_violation_exception()  
{  
    TEA = EXCEPTION_ADDRESS;  
    PTEH.VPN = PAGE_NUMBER;  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = read_access ? H'0000 00A0 : H'0000 00C0;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH is the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR. The branch is made to PC = VBR + H'0100.

```
ITLB_protection_violation_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

Memory.

- Transition address: VBR + H'0000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH is the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 (for a read access) or H'100 (for a write access) is set in EXPEVT. BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management Unit (MMU).

```
Data_address_error()  
{  
    TEA = EXCEPTION_ADDRESS;  
    PTEH.VPN = PAGE_NUMBER;  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = read_access? H'0000 00E0: H'0000 0100;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH is the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR. A branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management (MMU).

```
Instruction_address_error()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```



```
TRAPA_exception()  
{  
    SPC = PC + 2;  
    SSR = SR;  
    SGR = R15;  
    TRA = imm << 2;  
    EXPEVT = H'0000 0160;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'180 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR. Branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined instruction other than H'FFFD is decoded.

```
General_illegal_instruction_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0180;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP, but excluding LDC/S instructions that access GBR

— Decoding of a PC-relative MOV instruction or MOVA instruction in a delay slot

- Transition address: VBR + H'000 0100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'1A0 is set in EXPEVT. The BL, MD, and RB bits are set to 1 in SR. The branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined instruction other than H'FFFD is decoded.

```
Slot_illegal_instruction_exception()
{
    SPC = PC - 2;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(but excluding undefined instruction H'FFFD), and the LDS, STS, LDS.L, and
instructions corresponding to FPUL and FPSCR.

```
General_fpu_disable_exception()  
{  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = H'0000 0800;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

```
{  
    SPC = PC - 2;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = H'0000 0820;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

The BL, MD, and RB bits are set to 1 in SR, and a branch is made to PC = VBR + H also possible to branch to PC = DBR.

For details of PC, etc., when a data break is set, see section 29, User Break Controller

```
User_break_exception()
{
    SPC = (pre_execution break? PC : PC + 2);
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = (BRCCR.UBDE==1 ? DBR : VBR + H'0000 0100);
}
```

```
{  
    SPC = PC;  
    SSR = SR;  
    SGR = R15;  
    EXPEVT = H'0000 0120;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    PC = VBR + H'0000 0100;  
}
```

branch is made to PC = VBR + H'0600. When the BL bit in SR is 0, this interrupt is not masked by the interrupt mask bits in SR, and is accepted at the highest priority level. When the BL bit in SR is 1, a software setting can specify whether this interrupt is to be masked or accepted.

```
NMI ()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 01C0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0600;
}
```



```

Module_interruption()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 0400 ~ H'0000 3FE0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    if (cond) SR.IMASK = level_of_accepted_interrupt ();
    PC = VBR + H'0000 0600;
}

```

5.6.4 Priority Order with Multiple Exceptions

With some instructions, such as instructions that make two accesses to memory, and the indivisible pair comprising a delayed branch instruction and delay slot instruction, multiple exceptions occur. Care is required in these cases, as the exception priority order differs from normal order.

6. TLB miss in second data transfer
 7. TLB protection violation in second data transfer
 8. Initial page write exception in second data transfer
- Indivisible delayed branch instruction and delay slot instruction
As a delayed branch instruction and its associated delay slot instruction are indivisible, they are treated as a single instruction. Consequently, the priority order for exceptions that occur during the execution of these instructions differs from the usual priority order. The priority order shown below is for the case where the delay slot instruction has only one data transfer.
 1. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delayed branch instruction.
 2. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delay slot instruction.
 3. A check is performed for the completion type exception of priority level 2 in the delayed branch instruction.
 4. A check is performed for the completion type exception of priority level 2 in the delay slot instruction.
 5. A check is performed for priority level 3 in the delayed branch instruction and priority level 3 in the delay slot instruction. (There is no priority ranking between these two instructions.)
 6. A check is performed for priority level 4 in the delayed branch instruction and priority level 4 in the delay slot instruction. (There is no priority ranking between these two instructions.)

If the delay slot instruction has a second data transfer, two checks are performed in addition to the above case (Instructions that make two accesses to memory).

If the accepted exception (the highest-priority exception) is a delay slot instruction re-execution type exception, the branch instruction PR register write operation (PC → PR) operation performed in a BSR, BSRF, or JSR instruction) is not disabled. Note that in this case, the contents of PR register are not guaranteed.

When an exception other than a user break occurs, a manual reset is executed. The EXPEVT at this time is H'00000020; the SPC and SSR contents are undefined.

B. Interrupt

If an ordinary interrupt occurs, the interrupt request is held pending and is accepted when the BL bit in SR has been cleared to 0 by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software.

In sleep mode, however, an interrupt is accepted even if the BL bit in SR is set to 1.

3. SPC when an exception occurs

A. Re-execution type exception

The PC value for the instruction at which the exception occurred is set in SPC, and the instruction is re-executed after returning from the exception handling routine. If a completion type exception occurs in a delay slot instruction, however, the PC value for the delay slot instruction is saved in SPC regardless of whether or not the preceding delay slot instruction condition is satisfied.

B. Completion type exception or interrupt

The PC value for the instruction following that at which the exception occurred is set in SPC. If an exception occurs in a branch instruction with delay slot, however, the PC value for the branch destination is saved in SPC.

4. RTE instruction delay slot

A. The instruction in the delay slot of the RTE instruction is executed only after the PC value saved in SSR has been restored to SR. The acceptance of the exception related to the RTE instruction access is determined depending on SR before restoring, while the acceptance of other exceptions is determined depending on the processing mode by SR after restoring. The BL bit. The completion type exception is accepted before branching to the delay slot of RTE instruction. However, if the re-execution type exception is occurred, the acceptance of the completion type exception cannot be guaranteed.

B. The user break is not accepted by the instruction in the delay slot of the RTE instruction.

- Two denormalization modes: Flush to Zero and Treat Denormalized Number
- Six exception sources: FPU Error, Invalid Operation, Divide By Zero, Overflow, Underflow, and Inexact
- Comprehensive instructions: Single-precision, double-precision, graphics support, and control
- Following three instructions are added in the SH-4A
FSRRA, FSCA, and FPCHG

When the FD bit in SR is set to 1, the FPU cannot be used, and an attempt to execute an FPU instruction will cause an FPU disable exception (general FPU disable exception or slot FPU disable exception).

The SH-4A can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 6.1 and 6.2.




Figure 6.1 Format of Single-Precision Floating-Point Number




Figure 6.2 Format of Double-Precision Floating-Point Number

The exponent is expressed in biased form, as follows:

$$e = E + \text{bias}$$

The range of unbiased exponent E is $E_{\min} - 1$ to $E_{\max} + 1$. The two values $E_{\min} - 1$ and $E_{\max} + 1$ are distinguished as follows. $E_{\min} - 1$ indicates zero (both positive and negative sign) and a denormalized number, and $E_{\max} + 1$ indicates positive or negative infinity or a non-number. Table 6.1 shows floating-point formats and parameters.

Floating-point number value v is determined as follows:

- If $E = E_{\max} + 1$ and $f \neq 0$, v is a non-number (NaN) irrespective of sign s
- If $E = E_{\max} + 1$ and $f = 0$, $v = (-1)^s$ (infinity) [positive or negative infinity]
- If $E_{\min} \leq E \leq E_{\max}$, $v = (-1)^s 2^E (1.f)$ [normalized number]
- If $E = E_{\min} - 1$ and $f \neq 0$, $v = (-1)^s 2^{E_{\min}} (0.f)$ [denormalized number]
- If $E = E_{\min} - 1$ and $f = 0$, $v = (-1)^s 0$ [positive or negative zero]

Table 6.2 shows the ranges of the various numbers in hexadecimal notation. For the sign number and quiet non-number, see section 6.2.2, Non-Numbers (NaN). For the denormalized number, see section 6.2.3, Denormalized Numbers.

number		H'0000 0000 0000 0001
Positive zero	H'0000 0000	H'0000 0000 0000 0000
Negative zero	H'8000 0000	H'8000 0000 0000 0000
Negative denormalized number	H'8000 0001 to H'807F FFFF	H'8000 0000 0000 0001 H'800F FFFF FFFF FFFF
Negative normalized number	H'8080 0000 to H'FF7F FFFF	H'8010 0000 0000 0000 H'FFEF FFFF FFFF FFF
Negative infinity	H'FF80 0000	H'FFF0 0000 0000 0000
Quiet non-number	H'FF80 0001 to H'FFBF FFFF	H'FFF0 0000 0000 0001 H'FFF7 FFFF FFFF FFFF
Signaling non-number	H'FFC0 0000 to H'FFFF FFFF	H'FFF8 0000 0000 0000 H'FFFF FFFF FFFF FFFF




Figure 6.3 Single-Precision NaN Bit Pattern

An sNaN is assumed to be the input data in an operation, except the transfer instructions registers, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is 0, the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is 1, an invalid operation exception will be generated. In this case, the contents of the operation destination register are unchanged.

Following three instructions are used as transfer instructions between registers.

- FMOV FRm,FRn
- FLDS FRm,FPUL
- FSTS FPUL,FRn

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNaN values as operation results will be as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF FFFF

When the DN bit in FPSCR is 0, a denormalized number (source operand or operation result) is processed as it is. See SH-4A Software Manual for details of floating-point operations with a denormalized number as input.


1. Floating-point registers, FPRi_BANKj (32 registers)
 FPR0_BANK0 to FPR15_BANK0
 FPR0_BANK1 to FPR15_BANK1
2. Single-precision floating-point registers, FRi (16 registers)
 When FPSCR.FR = 0, FR0 to FR15 are allocated to FPR0_BANK0 to FPR15_BANK0
 when FPSCR.FR = 1, FR0 to FR15 are allocated to FPR0_BANK1 to FPR15_BANK1
3. Double-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.
 DR0 = {FR0, FR1}, DR2 = {FR2, FR3}, DR4 = {FR4, FR5}, DR6 = {FR6, FR7},
 DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}
4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.
 FV0 = {FR0, FR1, FR2, FR3}, FV4 = {FR4, FR5, FR6, FR7},
 FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
5. Single-precision floating-point extended registers, XFi (16 registers)
 When FPSCR.FR = 0, XF0 to XF15 are allocated to FPR0_BANK1 to FPR15_BANK1
 when FPSCR.FR = 1, XF0 to XF15 are allocated to FPR0_BANK0 to FPR15_BANK0
6. Double-precision floating-point extended registers, XD_i (8 registers): An XD register comprises two XF registers.
 XD0 = {XF0, XF1}, XD2 = {XF2, XF3}, XD4 = {XF4, XF5}, XD6 = {XF6, XF7},
 XD8 = {XF8, XF9}, XD10 = {XF10, XF11}, XD12 = {XF12, XF13}, XD14 = {XF14, XF15}

	DR2	FR2	FPR2 BANK0	XF2	XD2	
		FR3	FPR3 BANK0	XF3		
FV4	DR4	FR4	FPR4 BANK0	XF4	XD4	
		FR5	FPR5 BANK0	XF5		
	DR6	FR6	FPR6 BANK0	XF6	XD6	
		FR7	FPR7 BANK0	XF7		
FV8	DR8	FR8	FPR8 BANK0	XF8	XD8	
		FR9	FPR9 BANK0	XF9		
	DR10	FR10	FPR10 BANK0	XF10	XD10	
		FR11	FPR11 BANK0	XF11		
FV12	DR12	FR12	FPR12 BANK0	XF12	XD12	
		FR13	FPR13 BANK0	XF13		
	DR14	FR14	FPR14 BANK0	XF14	XD14	
		FR15	FPR15 BANK0	XF15		
<hr/>						
XMTRX	XD0	XF0	FPR0 BANK1	FR0	DR0	FV0
		XF1	FPR1 BANK1	FR1		
	XD2	XF2	FPR2 BANK1	FR2	DR2	
		XF3	FPR3 BANK1	FR3		
	XD4	XF4	FPR4 BANK1	FR4	DR4	FV4
		XF5	FPR5 BANK1	FR5		
	XD6	XF6	FPR6 BANK1	FR6	DR6	
		XF7	FPR7 BANK1	FR7		
	XD8	XF8	FPR8 BANK1	FR8	DR8	FV8
		XF9	FPR9 BANK1	FR9		
	XD10	XF10	FPR10 BANK1	FR10	DR10	
		XF11	FPR11 BANK1	FR11		
	XD12	XF12	FPR12 BANK1	FR12	DR12	FV12
		XF13	FPR13 BANK1	FR13		
	XD14	XF14	FPR14 BANK1	FR14	DR14	
		XF15	FPR15 BANK1	FR15		

Figure 6.4 Floating-Point Registers

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
21	FR	0	R/W	Floating-Point Register Bank 0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and FPR0_BANK1 to FPR15_BANK1 are assigned to XF0 to XF15 1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and FPR0_BANK1 to FPR15_BANK1 are assigned to FR0 to FR15
20	SZ	0	R/W	Transfer Size Mode 0: Data size of FMOV instruction is 32-bits 1: Data size of FMOV instruction is a 32-bit pair (64 bits) For relations between endian and the SZ bits, see figure 6.5.
19	PR	0	R/W	Precision Mode 0: Floating-point instructions are executed as single-precision operations 1: Floating-point instructions are executed as double-precision operations (graphics instructions are undefined) For relations between endian and the SZ bits, see figure 6.5.
18	DN	1	R/W	Denormalization Mode 0: Denormalized number is treated as such 1: Denormalized number is treated as zero

0	RMO	1	R/W	These bits select the rounding mode.
				00: Round to Nearest
				01: Round to Zero
				10: Reserved
				11: Reserved



Notes: *1. In the case of SZ = 0 and PR = 0, DR register can not be used.

*2. The bit-location of DR register is used for double precision format when PR = 1.
(In the case of (2), it is used when PR is changed from 0 to 1.)

Figure 6.5 Relation between SZ Bit and Endian

6.3.3 Floating-Point Communication Register (FPUL)

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system that is accessed from the CPU side by means of LDS and STS instructions. For example, convert the integer stored in general register R1 to a single-precision floating-point number. The processing flow is as follows:

R1 → (LDS instruction) → FPUL → (single-precision FLOAT instruction) → FR1

Round to Nearest: The operation result is rounded to the nearest expressible value. If the two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is $2^{E_{\max}} (2 - 2^{-P})$ or more, the result will be infinity with the same unrounded value. The values of E_{\max} and P , respectively, are 127 and 24 for single-precision and 1023 and 53 for double-precision.

Round to Zero: The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value becomes the maximum expressible absolute value with the same sign as unrounded value.

The exception sources are as follows:

- FPU error (E): When $FPSCR.DN = 0$ and a denormalized number is input
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to 1 and 1 is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to 0, but the corresponding bit in the FPU exception flag field remains unchanged.

6.5.3 FPU Exception Handling

FPU exception handling is initiated in the following cases:

- FPU error (E): $FPSCR.DN = 0$ and a denormalized number is input
- Invalid operation (V): $FPSCR.Enable.V = 1$ and (instruction = FTRV or invalid operation)
- Division by zero (Z): $FPSCR.Enable.Z = 1$ and division with a zero divisor or the input FSRRRA is zero
- Overflow (O): $FPSCR.Enable.O = 1$ and instruction with possibility of operation result overflow

O, U, or I is set to 1, and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.
- Overflow (O):
When rounding mode = RZ, the maximum normalized number, with the same sign as the unrounded value, is generated.
When rounding mode = RN, infinity with the same sign as the unrounded value is generated.
- Underflow (U):
When FPSCR.DN = 0, a denormalized number with the same sign as the unrounded value, is generated.
When FPSCR.DN = 1, zero with the same sign as the unrounded value, is generated.
- Inexact exception (I): An inexact result is generated.

produced in the result of the computation.

Maximum error = MAX (individual multiplication result $\times 2^{-\text{MIN}(\text{number of multiplier significant digits}-1, \text{number of multiplicand significant digits}-1)}$) + MAX (result value $\times 2^{-2}$)

The number of significant digits is 24 for a normalized number and 23 for a denormalized (number of leading zeros in the fractional part).

In a future version of the SH Series, the above error is guaranteed, but the same result between different processor cores is not guaranteed.

FIPR FV_m, FV_n (m, n: 0, 4, 8, 12): This instruction is basically used for the following purposes:

- Inner product (m \neq n):
This operation is generally used for surface/rear surface determination for polygon surfaces.
- Sum of square of elements (m = n):
This operation is generally used to find the length of a vector.

Since an inexact exception is not detected by an FIPR instruction, the inexact exception (INEXACT) is always set to 1 when an FIPR instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handler will be executed.

FTRV XMTRX, FV_n (n: 0, 4, 8, 12): This instruction is basically used for the following purposes:

- Matrix (4 \times 4) \cdot vector (4):
This operation is generally used for viewpoint changes, angle changes, or movements of vector transformations (4-dimensional). Since affine transformation processing for an object's parallel movement basically requires a 4 \times 4 matrix, the SH-4A supports 4-dimensional operations.

executed, matrix elements must be set in an array in the background bank. However, to use the actual elements of a translation matrix, it is easier to use registers in the foreground bank. When the LDS instruction is used on FPSCR, this instruction takes four to five cycles in order to maintain the FPU state. With the FRCHG instruction, the FR bit in FPSCR can be changed in one cycle.

6.6.2 Pair Single-Precision Data Transfer

In addition to the powerful new geometric operation instructions, the SH-4A also supports high-speed data transfer instructions.

When the SZ bit is 1, the SH-4A can perform data transfer by means of pair single-precision transfer instructions.

- FMOV DR_m/XD_m, DR_n/XDR_n (m, n: 0, 2, 4, 6, 8, 10, 12, 14)
- FMOV DR_m/XD_m, @R_n (m: 0, 2, 4, 6, 8, 10, 12, 14; n: 0 to 15)

These instructions enable two single-precision (2×32 -bit) data items to be transferred; the transfer performance of these instructions is doubled.

- FSCHG

This instruction changes the value of the SZ bit in FPSCR, enabling fast switching between pair and non-use of pair single-precision data transfer.

four page sizes (1, 4, and 64 Kbytes, and 1 Mbyte) supported. It is possible to set the virtual address space access right and implement memory protection independently for privileged and user mode.

7.1 Overview of MMU

The MMU was conceived as a means of making efficient use of physical memory. As shown in (0) in figure 7.1, when a process is smaller in size than the physical memory, the entire process can be mapped onto physical memory, but if the process increases in size to the point where it does not fit into physical memory, it becomes necessary to divide the process into small parts and map the parts requiring execution onto physical memory as occasion arises ((1) in figure 7.1). Having this mapping onto physical memory executed consciously by the process itself is a heavy burden on the process. The virtual memory system was devised as a means of reducing this physical memory mapping to reduce this burden ((2) in figure 7.1). With a virtual memory system, the size of the available virtual memory is much larger than the actual physical memory. Processes are mapped onto this virtual memory. Thus processes only have to consider their operation in virtual memory, and mapping from virtual memory to physical memory is handled by the MMU. The MMU is normally managed by the OS, and physical memory switching is performed so as to enable the virtual memory required by a process to be mapped smoothly onto physical memory. Physical memory switching is performed via secondary storage, etc.

The virtual memory system that came into being in this way works to best effect in a time-sharing system (TSS) that allows a number of processes to run simultaneously ((3) in figure 7.1). In a system with a number of processes in a TSS did not increase efficiency since each process had to take care of physical memory mapping. Efficiency is improved and the load on each process reduced by the use of a virtual memory system ((4) in figure 7.1). In this virtual memory system, virtual memory is allocated to each process. The task of the MMU is to map a number of virtual memory pages onto physical memory in an efficient manner. It is also provided with memory protection to prevent a process from inadvertently accessing another process's physical memory.

address translation fails—that is, if an exception occurs—switching of the address translation information is normally performed by software. Thus memory management can be performed in a flexible manner by software.

There are two methods by which the MMU can perform mapping from virtual memory to physical memory: the paging method, using fixed-length address translation, and the segment method, using variable-length address translation. With the paging method, the unit of translation is a fixed-size address space called a page.

In the following descriptions, the address space in virtual memory in this LSI is referred to as virtual address space, and the address space in physical memory as physical address space.




Figure 7.1 Role of MMU

7.1.1 Address Spaces

Virtual Address Space: This LSI supports a 32-bit virtual address space, and can access 4-Gbyte address space. The virtual address space is divided into a number of areas, as shown in figures 7.2 and 7.3. In privileged mode, the 4-Gbyte space from the P0 area to the P4 area can be accessed. In user mode, a 2-Gbyte space in the U0 area can be accessed. When the SQM bit in the MMU control register (MMUCR) is 0, a 64-Mbyte space in the store queue area can be accessed. When the RMD bit in the on-chip memory control register (RAMCR) is 1, a 1-Mbyte space in on-chip memory area can be accessed. Accessing areas other than the U0 area, the store queue area, and on-chip memory area in user mode will cause an address error.

When the AT bit in MMUCR is set to 1 and the MMU is enabled, the P0, P3, and U0 areas can be mapped onto any physical address space in 1-, 4-, or 64-Kbyte, or 1-Mbyte page units. Even with an 8-bit address space identifier, the P0, P3, and U0 areas can be increased to a maximum of 1-Mbyte.




Figure 7.2 Virtual Address Space (AT in MMUCR = 0)




Figure 7.3 Virtual Address Space (AT in MMUCR = 1)

write-through method for write accesses is specified by the WT bit of the TLB entry. When the P0, P3, and U0 areas are mapped onto the control register area which is allocated to the area 7 in physical address space by means of the TLB, the C bit for the corresponding TLB entry must be cleared to 0.

- P1 Area:

The P1 area does not allow address translation using the TLB but can be accessed using the cache.

Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and write-through method for write accesses is specified by the CB bit in CCR.

- P2 Area:

The P2 area does not allow address translation using the TLB and access using the cache. Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to 0 gives the corresponding physical address.

- P4 Area:

The P4 area is mapped onto the internal resource of this LSI. This area except the storage and on-chip memory areas does not allow address translation using the TLB. This area can be accessed using the cache. The P4 area is shown in detail in figure 7.4.

H'F700 0000	Unified TLB and PMB data array
H'F800 0000	
	Reserved area
H'FC00 0000	Control register area
H'FFFF FFFF	

Figure 7.4 P4 Area

The area from H'E000 0000 to H'E3FF FFFF comprises addresses for accessing the store queues (SQs). In user mode, the access right is specified by the SQMD bit in MMUCR. For details, see section 8.7, Store Queues.

The area from H'E500 0000 to H'E5FF FFFF comprises addresses for accessing the on-chip memory. In user mode, the access right is specified by the RMD bit in RAMCR. For details, see section 9, L Memory.

The area from H'F000 0000 to H'F0FF FFFF is used for direct access to the instruction TLB address array. For details, see section 8.6.1, IC Address Array.

The area from H'F100 0000 to H'F1FF FFFF is used for direct access to the instruction TLB data array. For details, see section 8.6.2, IC Data Array.

The area from H'F200 0000 to H'F2FF FFFF is used for direct access to the instruction TLB address array. For details, see section 7.6.1, ITLB Address Array.

The area from H'F300 0000 to H'F37F FFFF is used for direct access to instruction TLB data array. For details, see section 7.6.2, ITLB Data Array.

The area from H'F610 0000 to H'F61F FFFF is used for direct access to the PMB address. For details, see section 7.7.5, Memory-Mapped PMB Configuration.

The area from H'F710 0000 to H'F71F FFFF is used for direct access to the PMB data area. For details, see section 7.7.5, Memory-Mapped PMB Configuration.

The area from H'FC00 0000 to H'FFFF FFFF is the on-chip peripheral module control register area. For details, see register descriptions in each section.

Physical Address Space: This LSI supports a 29-bit physical address space. The physical address space is divided into eight areas as shown in figure 7.5. Area 7 is a reserved area.

Only when area 7 in the physical address space is accessed using the TLB, addresses H'1000 0000 to H'1FFF FFFF of area 7 are not designated as a reserved area, but are equivalent to the register area in the P4 area in the virtual address space.

H'0000 0000	Area 0
H'0400 0000	Area 1
H'0800 0000	Area 2
H'0C00 0000	Area 3
H'1000 0000	Area 4
H'1400 0000	Area 5
H'1800 0000	Area 6
H'1C00 0000 H'1FFF FFFF	Area 7 (reserved area)

Figure 7.5 Physical Address Space

accessed virtual address is not recorded in the TLB, a TLB miss exception is generated and the processing switches to the TLB miss exception handling routine. In the TLB miss exception handling routine, the address translation table in external memory is searched, and the corresponding physical address and page management information are recorded in the TLB. On the return from the exception handling routine, the instruction which caused the TLB miss exception is re-executed.

Single Virtual Memory Mode and Multiple Virtual Memory Mode: There are two virtual memory systems, single virtual memory and multiple virtual memory, either of which can be selected with the SV bit in MMUCR. In the single virtual memory system, a number of processes can run simultaneously, using virtual address space on an exclusive basis, and the physical address corresponding to a particular virtual address is uniquely determined. In the multiple virtual memory system, a number of processes run while sharing the virtual address space, and different virtual addresses may be translated into different physical addresses depending on the process. The only difference between the single virtual memory and multiple virtual memory systems is the operation in the TLB address comparison method (see section 7.3.3, Address Translation Method).

Address Space Identifier (ASID): In multiple virtual memory mode, an 8-bit address space identifier (ASID) is used to distinguish between multiple processes running simultaneously while sharing the virtual address space. Software can set the 8-bit ASID of the currently executing process in PTEH in the MMU. The TLB does not have to be purged when processes are added or deleted by means of ASID.

In single virtual memory mode, ASID is used to provide memory protection for multiple processes running simultaneously while using the virtual address space on an exclusive basis.

Note: Two or more entries with the same virtual page number (VPN) but different ASID values cannot be set in the TLB simultaneously in single virtual memory mode.

TLB exception address register	TEA	R/W	H'FF00 000C	H'1F00 000C
MMU control register	MMUCR	R/W	H'FF00 0010	H'1F00 0010
Physical address space control register	PASCR	R/W	H'FF00 0070	H'1F00 0070
Instruction re-fetch inhibit control register	IRMCR	R/W	H'FF00 0078	H'1F00 0078

Note: * These P4 addresses are for the P4 area in the virtual address space. These addresses are accessed from area 7 in the physical address space by means of TLB.

Table 7.2 Register States in Each Processing State

Register Name	Abbreviation	Power-on Reset	Manual Reset
Page table entry high register	PTEH	Undefined	Undefined
Page table entry low register	PTEL	Undefined	Undefined
Translation table base register	TTB	Undefined	Undefined
TLB exception address register	TEA	Undefined	Retained
MMU control register	MMUCR	H'0000 0000	H'0000 0000
Physical address space control register	PASCR	H'0000 0000	H'0000 0000
Instruction re-fetch inhibit control register	IRMCR	H'0000 0000	H'0000 0000

before an access (including an instruction fetch) to the P0, P3, or U0 area that uses the ASID value is performed.

1. Execute a branch using the RTE instruction. In this case, the branch destination may be P3, or U0 area.
2. Execute the ICBI instruction for any address (including non-cacheable area).
3. If the R2 bit in IRMCR is 0 (initial value) before updating the ASID field, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction if the ASID field has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	VPN													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	VPN						—	—	ASID					
Initial value:	—	—	—	—	—	—	0	0	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

PTEL is used to hold the physical page number and page management information to be in the UTLB by means of the LDTLB instruction. The contents of this register are not changed unless a software directive is issued.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	PPN										
Initial value:	0	0	0	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PPN						—	V	SZ1	PR1	PR0	SZ0	C	D
Initial value:	—	—	—	—	—	—	0	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
28 to 10	PPN	—	R/W	Physical Page Number
9	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

7.2.3 Translation Table Base Register (TTB)

TTB is used to store the base address of the currently used page table, and so on. The contents of TTB are not changed unless a software directive is issued. This register can be used freely by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	TTB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	TTB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

7.2.4 TLB Exception Address Register (TEA)

After an MMU exception or address error exception occurs, the virtual address at which the exception occurred is stored. The contents of this register can be changed by software.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	TEA Virtual address at which MMU exception or address error occurred													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	TEA Virtual address at which MMU exception or address error occurred													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future Series.

MMUCR contents can be changed by software. However, the LRUI and URC bits may not be updated by hardware.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	LRUI						—	—	URB					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	URC						SQMD	SV	—	—	—	—	—	TI
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W

X1X1X0: ITLB entry 2 is used
 XX1X11: ITLB entry 3 is used
 XXXXXX: Other than above

When the LRUI bit settings are as shown below, the corresponding ITLB entry is updated by an I-cache update. Ensure that values for which "Setting prohibited" is indicated below are not set at the discretion of the software. After a power-on or manual reset, all bits are initialized to 0, and therefore a prohibited setting is never made by a hardware update. X means "don't care".

111XXX: ITLB entry 0 is updated
 0XX11X: ITLB entry 1 is updated
 X0X0X1: ITLB entry 2 is updated
 XX0X00: ITLB entry 3 is updated
 Other than above: Setting prohibited

25, 24	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
23 to 18	URB	All 0	R/W	UTLB Replace Boundary These bits indicate the UTLB entry boundary for replacement is to be performed. Valid only when URB ≠ 0.

URB is satisfied. Also note that if a value is written to URB by software which results in the condition URC > URB, incrementing is first performed in excess of URB until URC = H'3F. URC is not incremented by the LDTLB instruction.

9	SQMD	0	R/W	Store Queue Mode Bit Specifies the right of access to the store queue. 0: User/privileged access possible 1: Privileged access possible (address error error in case of user access)
8	SV	0	R/W	Single Virtual Memory Mode/Multiple Virtual Memory Mode Switching Bit When this bit is changed, ensure that 1 is also written to the TI bit. 0: Multiple virtual memory mode 1: Single virtual memory mode
7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
2	TI	0	R/W	TLB Invalidate Bit Writing 1 to this bit invalidates (clears to 0) all UTLB/ITLB bits. This bit is always read as 0.

0. In the case of software that does not use
the AT bit should be cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
7 to 0	UB	All 0	R/W	Buffered Write Control for Each Area (64 Mbytes) When writing is performed without using the cache in the cache write-through mode, these bits specify whether the next bus access from the CPU is at the end of writing for each area. 0: The CPU does not wait for the end of writing bus access and starts the next bus access 1: The CPU waits for the end of writing bus access and starts the next bus access UB[7]: Corresponding to the control register area UB[6]: Corresponding to area 6 UB[5]: Corresponding to area 5 UB[4]: Corresponding to area 4 UB[3]: Corresponding to area 3 UB[2]: Corresponding to area 2 UB[1]: Corresponding to area 1 UB[0]: Corresponding to area 0

changed resources.

For details on the specific sequence, see descriptions in each resource.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	R2	R1	LT
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
4	R2	0	R/W	Re-Fetch Inhibit 2 after Register Change When MMUCR, PASCRC, CCR, PTEH, or RA is changed, this bit controls whether re-fetch is performed for the next instruction. 0: Re-fetch is performed 1: Re-fetch is not performed
3	R1	0	R/W	Re-Fetch Inhibit 1 after Register Change When a register allocated in addresses H'FF200000 to H'FF2FFFFFFF is changed, this bit controls whether re-fetch is performed for the next instruction. 0: Re-fetch is performed 1: Re-fetch is not performed

				0: Re-fetch is performed 1: Re-fetch is not performed
0	MC	0	R/W	Re-Fetch Inhibit after Writing Memory-Mapped This bit controls whether re-fetch is performed next instruction after writing memory-mapped the ICE bit in CCR is set to 1. 0: Re-fetch is performed 1: Re-fetch is not performed

The UTLB is so called because of its use for the above two purposes. Information in the translation table located in external memory is cached into the UTLB. The address translation table contains virtual page numbers and address space identifiers, and corresponding physical page numbers and page management information. Figure 7.6 shows the UTLB configuration. UTLB consists of 64 fully-associative type entries. Figure 7.7 shows the relationship between page size and address format.




Figure 7.6 UTLB Configuration

[Legend]

- **VPN:** Virtual page number
 - For 1-Kbyte page: Upper 22 bits of virtual address
 - For 4-Kbyte page: Upper 20 bits of virtual address
 - For 64-Kbyte page: Upper 16 bits of virtual address
 - For 1-Mbyte page: Upper 12 bits of virtual address
- **ASID:** Address space identifier
 - Indicates the process that can access a virtual page.
 - In single virtual memory mode and user mode, or in multiple virtual memory mode, bit is 0, this identifier is compared with the ASID in PTEH when address comparison performed.

- **V: Validity bit**
Indicates whether the entry is valid.
0: Invalid
1: Valid
Cleared to 0 by a power-on reset.
Not affected by a manual reset.

- **PPN: Physical page number**
Upper 22 bits of the physical address of the physical page number.
With a 1-Kbyte page, PPN[28:10] are valid.
With a 4-Kbyte page, PPN[28:12] are valid.
With a 64-Kbyte page, PPN[28:16] are valid.
With a 1-Mbyte page, PPN[28:20] are valid.
The synonym problem must be taken into account when setting the PPN (see section 7.4.1.1, Avoiding Synonym Problems).

- **PR[1:0]: Protection key data**
2-bit data expressing the page access right as a code.
00: Can be read from only in privileged mode
01: Can be read from and written to in privileged mode
10: Can be read from only in privileged or user mode
11: Can be read from and written to in privileged mode or user mode

- **C: Cacheability bit**
Indicates whether a page is cacheable.
0: Not cacheable




Figure 7.7 Relationship between Page Size and Address Format

Notes: 1. The D and WT bits are not supported.

2. There is only one PR bit, corresponding to the upper bit of the PR bits in the UTLB.

Figure 7.8 ITLB Configuration




Figure 7.9 Flowchart of Memory Access Using UTLB




Figure 7.10 Flowchart of Memory Access Using ITLB

3. If address translation cannot be performed normally in a data access or instruction access, the MMU notifies software by means of an MMU exception.
4. If address translation information is not recorded in the ITLB in an instruction access, the MMU searches the UTLB. If the necessary address translation information is recorded in the UTLB, the MMU copies this information into the ITLB in accordance with the LRU setting in MMUCR.

7.4.2 MMU Software Management

Software processing for the MMU consists of the following:

1. Setting of MMU-related registers. Some registers are also partially updated by hardware automatically.
2. Recording, deletion, and reading of TLB entries. There are two methods of recording entries: by using the LDTLB instruction, or by writing directly to the memory-mapped ITLB. ITLB entries can only be recorded by writing directly to the memory-mapped ITLB. Reading UTLB/ITLB entries is enabled by accessing the memory-mapped UTLB/ITLB.
3. MMU exception handling. When an MMU exception occurs, processing is performed in accordance with the information set by hardware.

is performed.

1. Execute a branch using the RTE instruction. In this case, the branch destination may be in a non-cacheable area where TLB is used to translate the address.
2. Execute the ICBI instruction for any address (including non-cacheable area).
3. If the LT bit in IRMCR is 0 (initial value) before executing the LDTLB instruction, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future series.

The operation of the LDTLB instruction is shown in figure 7.11.




Figure 7.11 Operation of LDTLB Instruction

7.4.4 Hardware ITLB Miss Handling

In an instruction access, this LSI searches the ITLB. If it cannot find the necessary address translation information (ITLB miss occurred), the UTLB is searched by hardware, and if the necessary address translation information is present, it is recorded in the ITLB. This process is known as hardware ITLB miss handling. If the necessary address translation information is not found in the UTLB search, an instruction TLB miss exception is generated and processing is transferred to software.

Consequently, the following restrictions apply to the recording of address translation information in UTLB entries.

- When address translation information whereby a number of 1-Kbyte page UTLB entries translated into the same physical address is recorded in the UTLB, ensure that the VPN values are the same.
- When address translation information whereby a number of 4-Kbyte page UTLB entries translated into the same physical address is recorded in the UTLB, ensure that the VPN value is the same.
- Do not use 1-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.
- Do not use 4-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.

The above restrictions apply only when performing accesses using the cache.

Note: When multiple items of address translation information use the same physical memory, provide for future expansion of the SuperH RISC engine family, ensure that the VPN[20:10] values are the same. Also, do not use the same physical address for address translation information of different page sizes.

UTLB is searched by hardware in hardware ITLB miss handling, an instruction TLB multiple hit exception will result.

When an instruction TLB multiple hit exception occurs, a reset is executed and cache coherency is not guaranteed.

Hardware Processing: In the event of an instruction TLB multiple hit exception, hardware performs the following processing:

1. Sets the virtual address at which the exception occurred in TEA.
2. Sets exception code H'140 in EXPEVT.
3. Branches to the reset handling routine (H'A000 0000).

Software Processing (Reset Routine): The ITLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

1. Sets the VFN of the virtual address at which the exception occurred in PTEH.
2. Sets the virtual address at which the exception occurred in TEA.
3. Sets exception code H'040 in EXPEVT.
4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
6. Sets the MD bit in SR to 1, and switches to privileged mode.
7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
8. Sets the RB bit in SR to 1.
9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBI. This instruction starts the instruction TLB miss exception handling routine.

Software Processing (Instruction TLB Miss Exception Handling Routine): Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

1. Write to PTEL the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry recorded in the external memory address translation table.
2. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
3. Execute the LDTLB instruction and write the contents of PTEH and PTEL to the TLB.
4. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be executed at least one instruction after the LDTLB instruction.

1. Sets the VPN of the virtual address at which the exception occurred in TEA.
2. Sets the virtual address at which the exception occurred in TEA.
3. Sets exception code H'0A0 in EXPEVT.
4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
6. Sets the MD bit in SR to 1, and switches to privileged mode.
7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
8. Sets the RB bit in SR to 1.
9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VPC. This instruction starts the instruction TLB protection violation exception handling routine.

Software Processing (Instruction TLB Protection Violation Exception Handling Routine)

Resolve the instruction TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The instruction should be issued at least one instruction after the LDTLB instruction.

2. Sets exception code H'140 in EXPEVT.
3. Branches to the reset handling routine (H'A000 0000).

Software Processing (Reset Routine): The UTLB entries which caused the multiple hit are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

7.5.5 Data TLB Miss Exception

A data TLB miss exception occurs when address translation information for the virtual address at which a data access is made is not found in the UTLB entries. The data TLB miss exception processing carried out by hardware and software is shown below.

Hardware Processing: In the event of a data TLB miss exception, hardware carries out the following processing:

1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
2. Sets the virtual address at which the exception occurred in TEA.
3. Sets exception code H'040 in the case of a read, or H'060 in the case of a write in EXL (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
6. Sets the MD bit in SR to 1, and switches to privileged mode.
7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
8. Sets the RB bit in SR to 1.

- changed to an appropriate value after issuing an LDTLB instruction.
3. Execute the LDTLB instruction and write the contents of PTEH and PTEL to the UT
 4. Finally, execute the exception handling return instruction (RTE), terminate the excep handling routine, and return control to the normal flow. The RTE instruction should at least one instruction after the LDTLB instruction.

7.5.6 Data TLB Protection Violation Exception

A data TLB protection violation exception occurs when, even though a UTLB entry contains address translation information matching the virtual address to which a data access is made, the actual access type is not permitted by the access right specified by the PR bit. The data TLB protection violation exception processing carried out by hardware and software is shown in Figure 7-10.

Hardware Processing: In the event of a data TLB protection violation exception, hardware carries out the following processing:

1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
2. Sets the virtual address at which the exception occurred in TEA.
3. Sets exception code H'0A0 in the case of a read, or H'0C0 in the case of a write in EPC (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
6. Sets the MD bit in SR to 1, and switches to privileged mode.
7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
8. Sets the RB bit in SR to 1.

address translation information matching the virtual address to which a data access (write) was made, and the access is permitted. The initial page write exception processing carried out by hardware and software is shown below.

Hardware Processing: In the event of an initial page write exception, hardware carries out the following processing:

1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
2. Sets the virtual address at which the exception occurred in TEA.
3. Sets exception code H'080 in EXPEVT.
4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
6. Sets the MD bit in SR to 1, and switches to privileged mode.
7. Sets the BL bit in SR to 1, and masks subsequent exception requests.
8. Sets the RB bit in SR to 1.
9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR. This starts the initial page write exception handling routine.

Software Processing (Initial Page Write Exception Handling Routine): Software is responsible for the following processing:

1. Retrieve the necessary page table entry from external memory.
2. Write 1 to the D bit in the external memory page table entry.
3. Write to PTEL the values of the PPN, PR, SZ, C, D, WT, SH, and V bits in the page table entry recorded in external memory.

To enable the ITLB and UTLB to be managed by software, their contents are allowed to be read from and written to by a program in the P2 area with a MOV instruction in privileged mode. This operation is not guaranteed if access is made from a program in another area.

After the memory-mapped TLB has been accessed, execute one of the following three methods before an access (including an instruction fetch) to an area other than the P2 area is performed.

1. Execute a branch using the RTE instruction. In this case, the branch destination may be an area other than the P2 area.
2. Execute the ICBI instruction for any address (including non-cacheable area).
3. If the MT bit in IRMCR is 0 (initial value) before accessing the memory-mapped TLB, the branch-specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the branch-specific instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

The ITLB and UTLB are allocated to the P4 area in the virtual address space. VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, SZ, PR, C, and SH as a data array. PPN, V, SZ, PR, C, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, SZ, PR, C, D, V, and SH as a data array. V and D can be accessed from both the address array side and the data array side. Only longword access is possible. Instruction fetches cannot be performed in these reserved bits, a write value of 0 should be specified; their read value is undefined.

In the data field, bits [31:10] indicate VPN, bit [8] indicates V, and bits [7:0] indicate ASID.

The following two kinds of operation can be used on the ITLB address array:

1. ITLB address array read

VPN, V, and ASID are read into the data field from the ITLB entry corresponding to the entry set in the address field.

2. ITLB address array write

VPN, V, and ASID specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.12 Memory-Mapped ITLB Address Array

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate PR, bit [3] indicates C, and bit [1] indicates SH.

The following two kinds of operation can be used on ITLB data array:

1. ITLB data array read
 PPN, V, SZ, PR, C, and SH are read into the data field from the ITLB entry corresponding to the entry set in the address field.
2. ITLB data array write
 PPN, V, SZ, PR, C, and SH specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.13 Memory-Mapped ITLB Data Array

In the data field, bits [31:10] indicate VPN, bit [9] indicates D, bit [8] indicates V, and bit [7] indicates ASID.

The following three kinds of operation can be used on the UTLB address array:

1. UTLB address array read

VPN, D, V, and ASID are read into the data field from the UTLB entry corresponding to the entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. UTLB address array write (non-associative)

VPN, D, V, and ASID specified in the data field are written to the UTLB entry corresponding to the entry set in the address field. The A bit in the address field should be cleared to 0.

3. UTLB address array write (associative)

When a write is performed with the A bit in the address field set to 1, comparison of all UTLB entries is carried out using the VPN specified in the data field and ASID in the data field. In usual address comparison rules are followed, but if a UTLB miss occurs, the result is no operation, and an exception is not generated. If the comparison identifies a UTLB entry corresponding to the VPN specified in the data field, D and V specified in the data field are written to that entry. This associative operation is simultaneously carried out on the ITLB. If a matching entry is found in the ITLB, V is written to that entry. Even if the UTLB comparison results in no operation, a write to the ITLB is performed as long as a matching entry is found in the ITLB. If there is a match in both the UTLB and ITLB, the UTLB information is also written to the ITLB.

7.6.4 UTLB Data Array

The UTLB data array is allocated to addresses H'F700 0000 to H'F70F FFFF in the P4 address array. Accessing a data array entry requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, D, SH, and WT to be written to data are specified in the data field.

In the address field, bits [31:20] have the value H'F70 indicating UTLB data array and the entry set is specified by bits [13:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bits [6:5] indicate PR, bit [3] indicates C, bit [2] indicates D, bit [1] indicates SH, and bit [0] indicates WT.

The following two kinds of operation can be used on UTLB data array:

1. UTLB data array read
PPN, V, SZ, PR, C, D, SH, and WT are read into the data field from the UTLB entry set corresponding to the entry set in the address field.
2. UTLB data array write
PPN, V, SZ, PR, C, D, SH, and WT specified in the data field are written to the UTLB entry set corresponding to the entry set in the address field.

7.7 32-Bit Address Extended Mode

Setting the SE bit in PASCR to 1 changes mode from 29-bit address mode which handles 29-bit physical address space to 32-bit address extended mode which handles the 32-bit physical address space.




Figure 7.16 Physical Address Space (32-Bit Address Extended Mode)

7.7.2 Transition to 32-Bit Address Extended Mode

This LSI enters 29-bit address mode after a power-on reset. Transition is made to 32-bit extended mode by setting the SE bit in PASCRA to 1. In 32-bit address extended mode, the LSI operates as follows.

1. When the AT bit in MMUCR is 0, virtual addresses in the U0, P0, or P3 area become physical addresses. Addresses in the P1 or P2 area are translated according to the PMB mapping information.
B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB order to indicate P1 or P2 area. The operation is not guaranteed when the value exceeds the range set to these bits.
2. When the AT bit in MMUCR is 1, virtual addresses in the U0, P0, or P3 area are translated to 32-bit physical addresses according to the TLB conversion information. Addresses in the P1 or P2 area are translated according to the PMB mapping information.
B'10 should be set to the upper 2 bits of virtual page number (VPN[31:30]) in the PMB order to indicate P1 or P2 area. The operation is not guaranteed when the value exceeds the range set to these bits.
3. Regardless of the setting of the AT bit in MMUCR, bits 31 to 29 in physical address B'111 in the control register area (addresses H'FC00 0000 to H'FFFF FFFF). When the control register area is recorded in the UTLB and accessed, B'111 should be set to PPN[31:29].

7.7.3 Privileged Space Mapping Buffer (PMB) Configuration

In 32-bit address extended mode, virtual addresses in the P1 or P2 area are translated according to the PMB mapping information. The PMB has 16 entries and configuration of each entry is as follows.

- VPN: Virtual page number
For 16-Mbyte page: Upper 8 bits of virtual address
For 64-Mbyte page: Upper 6 bits of virtual address
For 128-Mbyte page: Upper 5 bits of virtual address
For 512-Mbyte page: Upper 3 bits of virtual address

Note: B'10 should be set to the upper 2 bits of VPN in order to indicate P1 or P2 are

- SZ: Page size bits
Specify the page size.
00: 16-Mbyte page
01: 64-Mbyte page
10: 128-Mbyte page
11: 512-Mbyte page
- V: Validity bit
Indicates whether the entry is valid.
0: Invalid
1: Valid
Cleared to 0 by a power-on reset.
Not affected by a manual reset.
- PPN: Physical page number
Upper 8 bits of the physical address of the physical page number.
With a 16-Mbyte page, PPN[31:24] are valid.
With a 64-Mbyte page, PPN[31:26] are valid.
With a 128-Mbyte page, PPN[31:27] are valid.

1: Write-through mode

- UB: Buffered write bit

Specifies whether a buffered write is performed.

0: Buffered write (Data access of subsequent processing proceeds without waiting for write to complete.)

1: Unbuffered write (Data access of subsequent processing is stalled until the write has completed.)

7.7.4 PMB Function

This LSI supports the following PMB functions.

1. Only memory-mapped write can be used for writing to the PMB. The LDTLB instruction cannot be used to write to the PMB.
2. Software must ensure that every accessed P1 or P2 address has a corresponding PMB entry before the access occurs. When an access to an address in the P1 or P2 area which is not recorded in the PMB is made, this LSI is reset by the TLB. In this case, the accessed address in the P1 or P2 area which causes the TLB reset is stored in the TEA and code H'140 in the EXPEVT.
3. This LSI does not guarantee the operation when multiple hit occurs in the PMB. Special care should be taken when the PMB mapping information is recorded by software.
4. The PMB does not have an associative write function.
5. Since there is no PR field in the PMB, read/write protection cannot be performed. The translation target of the PMB is the P1 or P2 address. In user mode access, an address exception occurs.
6. Both entries from the UTLB and PMB are mixed and recorded in the ITLB by means of hardware ITLB miss handling. However, these entries can be identified by checking

memory-mapped access should be placed in the page area at which the C bit in PMB is cleared to 0.

1. PMB address array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as a value, and bits 31 to 24 in the data field are read as VPN and bit 8 in the data field as V.

2. PMB address array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F61 which indicates the PMB address array and bits 11 to 8 in the address field as a value, and bits 31 to 24 in the data field are specified as VPN and bit 8 in the data field as V, data is written to the specified entry.

3. PMB data array read

When memory reading is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are read as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT.

4. PMB data array write

When memory writing is performed while bits 31 to 20 in the address field are specified as H'F71 which indicates the PMB data array and bits 11 to 8 in the address field as an entry, and bits 31 to 24 in the data field are specified as PPN, bit 9 in the data field as UB, bit 8 in the data field as V, bits 7 and 4 in the data field as SZ, bit 3 in the data field as C, and bit 0 in the data field as WT, data is written to the specified entry.




Figure 7.19 Memory-Mapped PMB Data Array

Bit	Bit Name	Initial Value	R/W	Description
31	SE	0	R/W	0: 29-bit address mode 1: 32-bit address extended mode
30 to 8	—	All 0	R	Reserved For details on reading from or writing to these bits, see description in General Precautions on Hardware of Product.
7 to 0	UB	All 0	R/W	Buffered Write Control for Each Area (64 MB) When writing is performed without using the cache in the cache write-through mode, these bits control whether the CPU waits for the end of writing area. 0: The CPU does not wait for the end of writing area. 1: The CPU stalls and waits for the end of writing area. UB[7]: Corresponding to the control register UB[7]. UB[6:0]: These bits are invalid in 32-bit address extended mode.

array.

PTEL: The same UB bit as that in the PMB is added in bit 9 in PTEL. This UB bit is written to the UB bit in the UTLB by the LDTLB instruction. The PPN field is extended to bits 31 to 10.

CCR.CB: The CB bit in CCR is invalid. Whether a cacheable write for the P1 area is performed in copy-back mode or write-through mode is determined by the WT bit in the PMB.

IRMCR.MT: The MT bit in IRMCR is valid for a memory-mapped PMB write.

QACR0, QACR1: AREA0[4:2]/AREA1[4:2] fields of QACR0/QACR1 are extended to AREA0[7:2]/AREA1[7:2] corresponding to physical address [31:26]. See section 8.2.2, Address Control Register 0 (QACR0) and 8.2.3, Queue Address Control Register 1 (QACR1).

LSA0, LSA1, LDA0, LDA1: L0SADR, L1SADR, L0DADR and L1DADR fields are extended to bits 31 to 10. See section 9.2.2, L Memory Transfer Source Address Register 0 (LSA0), section 9.2.3, L Memory Transfer Source Address Register 1 (LSA1), section 9.2.4, L Memory Transfer Destination Address Register 0 (LDA0), and section 9.2.5, L Memory Transfer Destination Address Register 1 (LDA1).

When using 32-bit address mode, the following notes should be applied to software.

1. For the SE bit switching, only switching from 0 to 1 is supported in Cache and MMIO access after the boot routine after a power-on reset or manual reset.
2. After switching the SE bit, an area in which the program is allocated becomes the target of PMB address translation. Therefore, the area should be recorded in the PMB before switching the SE bit. An address which may be accessed in the P1 or P2 area such as the exception handler should also be recorded in the PMB.
3. When an external memory access occurs by an operand memory access located before the MOV.L instruction which switches the SE bit, external memory space addresses accessed in both address modes should be the same.

memory. The features of the store queues are given in table 8.2.

Table 8.1 Cache Features

Item	Instruction Cache	Operand Cache
Capacity	32-Kbyte cache	32-Kbyte cache
Type	4-way set-associative, virtual address index/physical address tag	4-way set-associative, virtual address index/physical address tag
Line size	32 bytes	32 bytes
Entries	256 entries/way	256 entries/way
Write method	—	Copy-back/write-through
Replacement method	LRU (least-recently-used) algorithm	LRU (least-recently-used)

Table 8.2 Store Queue Features

Item	Store Queues
Capacity	32 bytes × 2
Addresses	H'E000 0000 to H'E3FF FFFF
Write	Store instruction (1-cycle write)
Write-back	Prefetch instruction (PREF instruction)
Access right	When MMU is disabled: Determined by SQMD bit in MMUCR When MMU is enabled: Determined by PR for each page




Figure 8.1 Configuration of Operand Cache (OC)




Figure 8.2 Configuration of Instruction Cache (IC)

- **Tag**
Stores the upper 19 bits of the 29-bit physical address of the data line to be cached. The tag is not initialized by a power-on or manual reset.
- **V bit (validity bit)**
Indicates that valid data is stored in the cache line. When this bit is 1, the cache line is valid. The V bit is initialized to 0 by a power-on reset, but retains its value in a manual reset.
- **U bit (dirty bit)**
The U bit is set to 1 if data is written to the cache line while the cache is being used in back mode. That is, the U bit indicates a mismatch between the data in the cache line and the data in external memory. The U bit is never set to 1 while the cache is being used in through mode, unless it is modified by accessing the memory-mapped cache (see section Memory-Mapped Cache Configuration). The U bit is initialized to 0 by a power-on reset and retains its value in a manual reset.

8.2 Register Descriptions

The following registers are related to cache.

Table 8.3 Register Configuration

Register Name	Abbreviation	R/W	P4 Address*	Area 7 Address*
Cache control register	CCR	R/W	H'FF00 001C	H'1F00 001C
Queue address control register 0	QACR0	R/W	H'FF00 0038	H'1F00 0038
Queue address control register 1	QACR1	R/W	H'FF00 003C	H'1F00 003C
On-chip memory control register	RAMCR	R/W	H'FF00 0074	H'1F00 0074

Note: * These P4 addresses are for the P4 area in the virtual address space. These addresses are accessed from area 7 in the physical address space by means of TLB.

Table 8.4 Register States in Each Processing State

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep
Cache control register	CCR	H'0000 0000	H'0000 0000	Retain
Queue address control register 0	QACR0	Undefined	Undefined	Retain
Queue address control register 1	QACR1	Undefined	Undefined	Retain
On-chip memory control register	RAMCR	H'0000 0000	H'0000 0000	Retain

2. Execute the ICBI instruction for any address (including non-cacheable area).
3. If the R2 bit in IRMCR is 0 (initial value) before updating CCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be degraded because the instruction fetch is performed again for the next instruction after CCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	ICI	—	—	ICE	—	—	—	—	OCI	CB
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R	R	R/W	R	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
11	ICI	0	R/W	IC Invalidation Bit When 1 is written to this bit, the V bits of all IC are cleared to 0. This bit is always read as 0.

				1: IC used
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	OCI	0	R/W	OC Invalidation Bit When 1 is written to this bit, the V and U bits of the page management information entries are cleared to 0. This bit is always read as 0.
2	CB	0	R/W	Copy-Back Bit Indicates the P1 area cache write mode. 0: Write-through mode 1: Copy-back mode
1	WT	0	R/W	Write-Through Mode Indicates the P0, U0, and P3 area cache write mode. When address translation is performed, the value of the WT bit in the page management information has a higher priority. 0: Copy-back mode 1: Write-through mode
0	OCE	0	R/W	OC Enable Bit Selects whether the OC is used. Note however, when address translation is performed, the OC cannot be used unless the C bit in the page management information is also 1. 0: OC not used 1: OC used

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 — — —
 R/W: R R R R R R R R R R R R R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4 to 2	AREA0	Undefined	R/W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ0.
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
4 to 2	AREA1	Undefined	R/W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ1.
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

- If the R2 bit in IRMCR is 0 (initial value) before updating RAMCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after the update has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	RMD	RP	IC2W	OC2W	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R	R

7	IC2W	0	R/W	<p>IC Two-Way Mode bit</p> <p>0: IC is a four-way operation</p> <p>1: IC is a two-way operation</p> <p>For details, see section 8.4.3, IC Two-Way M</p>
6	OC2W	0	R/W	<p>OC Two-Way Mode bit</p> <p>0: OC is a four-way operation</p> <p>1: OC is a two-way operation</p> <p>For details, see section 8.3.6, OC Two-Way M</p>
5 to 0	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write va should always be 0.</p>

from virtual address translation by the MMU:

- If there is a way whose tag matches and its V bit is 1, see No. 3.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 4.
- If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 5.

3. Cache hit

The data indexed by virtual address bits [4:0] is read from the data field of the cache of the hit way in accordance with the access size. Then the LRU bits are updated to indicate that the hit way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache data. When the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and 0 is written to the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.

8.3.2 Prefetch Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is prefetched from cacheable area, the cache operates as follows:

1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed address bits [12:5].
2. The tag, read from each way, is compared with bits [28:10] of the physical address read from virtual address translation by the MMU:
 - If there is a way whose tag matches and its V bit is 1, see No. 3.
 - If there is no way whose tag matches and the V bit is 1, and the U bit of the way which selected to replace using the LRU bits is 0, see No. 4.
 - If there is no way whose tag matches and the V bit is 1, and the U bit of the way which selected to replace using the LRU bits is 1, see No. 5.

3. Cache hit (copy-back)

Then the LRU bits are updated to indicate the hit way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-line data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache-line of data is being read, the CPU can execute the next processing. When reading of one cache-line data is completed, the tag corresponding to the physical address is recorded in the cache. 1 is written to the V bit and 0 is written to the U bit on the way. And the LRU bit is updated to indicate the way is latest one.

When the Operand cache (OC) is enabled (OCE = 1 in CCR) and data is written to a cache area, the cache operates as follows:

1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and its V bit is 1, see No. 3 for copy-back and No. 4 for write-through.
 - If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 0, see No. 5 for copy-back and No. 7 for write-through.
 - If there is no way whose tag matches and its V bit is 1 and the U bit of the way which is selected to replace using the LRU bits is 1, see No. 6 for copy-back and No. 7 for write-through.
3. Cache hit (copy-back)

A data write in accordance with the access size is performed for the data field on the cache line which is indexed by virtual address bits [4:0]. Then 1 is written to the U bit. The LRU bits are updated to indicate the way is the latest one.
4. Cache hit (write-through)

A data write in accordance with the access size is performed for the data field on the cache line which is indexed by virtual address bits [4:0]. A write is also performed to external memory corresponding to the virtual address. Then the LRU bits are updated to indicate the way is the latest one. In this case, the U bit isn't updated.

6. Cache miss (copy-back, with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then a data write in accordance with the access size is performed from the write-back buffer to the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data on the hit way, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the cache-missed data to the word data (8 bytes) including the cache-missed data. While the remaining data on the hit way is being read, the CPU can execute the next processing. When reading of one line is completed, the tag corresponding to the physical address is recorded in the cache, 1 is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate that the hit way is latest one. Then the data in the write-back buffer is then written back to external memory.

7. Cache miss (write-through)

A write of the specified access size is performed to the external memory corresponding to the virtual address. In this case, a write to cache is not performed.

8.3.5 Write-Through Buffer

This LSI has a 64-bit buffer for holding write data when writing data in write-through mode to a non-cacheable area. This allows the CPU to proceed to the next operation as soon as the write to the write-through buffer is completed, without waiting for completion of the write to the external memory.



Figure 8.4 Configuration of Write-Through Buffer

8.3.6 OC Two-Way Mode

When the OC2W bit in RAMCR is set to 1, OC two-way mode which only uses way 0 and way 1 in the OC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped OC access is made.

The OC2W bit should be modified by a program in the P2 area. At that time, if the valid data has already been recorded in the OC, data should be written back by software, if necessary, to the OC. The OC2W bit should be written to the OCI bit in CCR, and all entries in the OC should be invalid before modifying the OC2W bit.

from virtual address translation by the MMU:

- If there is a way whose tag matches and the V bit is 1, see No. 3.
- If there is no way whose tag matches and the V bit is 1, see No. 4.

3. Cache hit

The data indexed by virtual address bits [4:2] is read as an instruction from the data file of the hit way. The LRU bits are updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on the way which selected using LRU bits to replace the physical address space corresponding to the virtual address. Data reading is performed by the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU as an instruction. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the LRU bits. The LRU bits are updated to indicate the way is the latest one.

- If there is no way whose tag matches and the V bit is 1, see No. 4.

3. Cache hit

The LRU bits is updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on a way which selected using the LRU bits to replace physical address space corresponding to the virtual address. Data reading is performed by the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation, the CPU doesn't wait the data arrived. While the cache line of data is being read, the CPU can execute the next processing. When reading the cache line of data is completed, the tag corresponding to the physical address is recorded in the cache, and 1 is written to the V bit, the LRU bits is updated to indicate the way is the latest one.

8.4.3 IC Two-Way Mode

When the IC2W bit in RAMCR is set to 1, IC two-way mode which only uses way 0 and way 1 is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped IC access is made.

The IC2W bit should be modified by a program in the P2 area. At that time, if the valid tag has already been recorded in the IC, 1 should be written to the ICI bit in CCR and all entries in the IC should be invalid before modifying the IC2W bit.

- Operand cache purge instruction: OCBP @Rn
Operand cache invalidation (with write-back)
- Operand cache write-back instruction: OCBWB @Rn
Operand cache write-back
- Operand cache allocate instruction: MOVCA.L R0,@Rn
Operand cache allocation
- Instruction cache invalidate instruction: ICBI @Rn
Instruction cache invalidation
- Operand access synchronization instruction: SYNCO
Wait for data transfer completion

The operand cache can receive "PURGE" and "FLUSH" transaction from SuperHyway b control the cache coherency. Since the address used by the PURGE and FLUSH transacti physical address, the following restrictions occur to avoid cache synonym problem in MM enable mode.

- 1 Kbyte page size cannot be used.

This LSI supports a prefetch instruction to reduce the cache fill penalty incurred as the result of a cache miss. If it is known that a cache miss will result from a read or write operation, it is possible to fill the cache with data beforehand by means of the prefetch instruction to prevent a cache miss due to the read or write operation, and so improve software performance. If a prefetch instruction is executed for data already held in the cache, or if the prefetch address results in a UTL (Unusable TLB) protection violation, the result is no operation, and an exception is not generated. Details of the prefetch instruction are given in the Software Manual.

- Prefetch instruction (OC) : PREF @Rn
- Prefetch instruction (IC) : PREFI @Rn

3. If the MC bit in RMCR is 0 (initial value) before making an access to the memory-mapped IC, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again the next instruction after making an access to the memory-mapped IC.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future Series.

In privileged mode, the OC contents can be read from or written to by a program in the P4 area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. The IC and OC are allocated to the P4 area in the virtual address space. Only data accesses can be used on both the IC address array and data array and the OC address array and data array, and accesses are always longword-size. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of 0 should be specified and the read value is undefined.

In the data field, the tag is indicated by bits [31:10], and the V bit by bit [0]. As the IC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the IC address array:

1. IC address array read

The tag and V bit are read into the data field from the IC entry corresponding to the entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. IC address array write (non-associative)

The tag and V bit specified in the data field are written to the IC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared.

3. IC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each entry stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is disabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the ITLB. If the addresses match and the V bit in the way is 1, the V bit specified in the data field is written into the IC entry. In other cases, no operation is performed. This operation is used to invalidate a specific entry. If an ITLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: This function may not be supported in the future SuperH Series. Therefore, it is recommended that the ICBI instruction should be used to operate the IC definitively, handling ITLB miss and reporting ITLB miss exception.

The data field is used for the longword data specification.

The following two kinds of operation can be used on the IC data array:

1. IC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.

2. IC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.




Figure 8.6 Memory-Mapped IC Data Array

In the data field, the tag is indicated by bits [31:10], the U bit by bit [1], and the V bit by bit [0]. As the OC address array tag is 19 bits in length, data field bits [31:29] are not used in the write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the OC address array:

1. OC address array read

The tag, U bit, and V bit are read into the data field from the OC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is 1 or 0.

2. OC address array write (non-associative)

The tag, U bit, and V bit specified in the data field are written to the OC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared. When a write is performed to a cache line for which the U bit and V bit are both 1, after the back of that cache line, the tag, U bit, and V bit specified in the data field are written.

3. OC address array write (associative)

When a write is performed with the A bit in the address field set to 1, the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is disabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the UTLB. If the addresses match and the V bit in the way is 1, the U bit and V bit specified in the data field are written into the OC entry. In other cases, no operation is performed. This operation is used to invalidate a cache entry. If the OC entry U bit is 1, and 0 is written to the V bit or to the U bit, write-back is performed. If a UTLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

.. : Association
... : Reserved bits (write value should be 0 and read value is undefined)
* : Don't care

Figure 8.7 Memory-Mapped OC Address Array

The data field is used for the longword data specification.

The following two kinds of operation can be used on the OC data array:

1. OC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field.

2. OC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field. This write does not set the U bit to 1 on the address array side.




Figure 8.8 Memory-Mapped OC Data Array




Figure 8.9 Store Queue Configuration

8.7.2 Writing to SQ

A write to the SQs can be performed using a store instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area. A longword or quadword access size can be used. The meaning of the address bits are as follows:

[31:26]	: 111000	Store queue specification
[25:6]	: Don't care	Used for external memory transfer/access right
[5]	: 0/1	0: SQ0 specification 1: SQ1 specification
[4:2]	: LW specification	Specifies longword position in SQ0/SQ1
[1:0]	: 00	Fixed at 0

- When MMU is enabled (AT = 1 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is set in VPN of the UTLB, and the transfer destination physical address in PPN. The ASID, V, SZ, SH, PR, and D bits have the same meaning as for normal address translation, but the C and WT bits have no meaning with respect to this page. When a prefetch instruction is issued for the SQ area, address translation is performed and physical address bits [28:10] are generated in accordance with the SZ specification. For physical address bits [9:5], the address prior to address translation is generated in the same way as when the MMU is disabled. Physical address bits [4:0] are fixed at 0. Transfer from the SQs to external memory is performed to this address.

- When MMU is disabled (AT = 0 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is specified as the address at which a prefetch instruction is issued. The meanings of address bits [31:0] are as follows:

[31:26]	: 111000	Store queue specification
[25:6]	: Address	Transfer destination physical address bits [25:6]
[5]	: 0/1	0: SQ0 specification 1: SQ1 specification and transfer destination physical address bit [5]
[4:2]	: Don't care	No meaning in a prefetch
[1:0]	: 00	Fixed at 0

Physical address bits [28:26], which cannot be generated from the above address, are generated from QACR0 and QACR1.

QACR0[4:2] : Physical address bits [28:26] corresponding to SQ0

QACR1[4:2] : Physical address bits [28:26] corresponding to SQ1

Physical address bits [4:0] are always fixed at 0 since burst transfer starts at a 32-byte boundary.

and read type exception judgment for transfer from the SQs to external memory (using the SQMD bit in MMUCR). This type exception judgment is performed for writes (using the SQMD bit in MMUCR). As a result, a TLB miss exception or protection violation exception is generated. However, if SQ access is enabled in privileged mode only by the SQMD bit in MMUCR, an address error will occur even if address translation is successful in user mode.

- When MMU is disabled (AT = 0 in MMUCR)

Operation is in accordance with the SQMD bit in MMUCR.

0: Privileged/user mode access possible

1: Privileged mode access possible

If the SQ area is accessed in user mode when the SQMD bit in MMUCR is set to 1, an address error will occur.

8.7.5 Reading from SQ

In privileged mode in this LSI, reading the contents of the SQs may be performed by the longword load instruction for addresses H'FF00 1000 to H'FF00 103C in the P4 area. Only longword access is possible.

[31:6]	: H'FF00 1000	Store queue specification
[5]	: 0/1	0: SQ0 specification 1: SQ1 specification
[4:2]	: LW specification	Specifies longword position in SQ0/SQ1
[1:0]	: 00	Fixed at 0

The L memory is allocated in the addresses shown in table 9.1 in both the virtual address space and the physical address space.

Table 9.1 L Memory Addresses

Page	Memory Size (Two Pages Total)
	16 Kbytes
Page 0 of L memory	H'E500E000 to H'E500FFFF
Page 1 of L memory	H'E5010000 to H'E5011FFF

- Ports

Each page has three independent read/write ports and is connected to each bus. The instruction bus is used when L memory is accessed through instruction fetch. The operand bus is used when L memory is accessed through operand access. The SuperHyway bus is used for memory access from the SuperHyway bus master module.

- Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > operand bus > instruction bus.

address register 0					
L memory transfer source address register 1	LSA1	R/W	H'FF000054	H'1F000054	3
L memory transfer destination address register 0	LDA0	R/W	H'FF000058	H'1F000058	3
L memory transfer destination address register 1	LDA1	R/W	H'FF00005C	H'1F00005C	3

Note: * The P4 address is the address used when using P4 area in the virtual address space. The area 7 address is the address used when accessing from area 7 in the physical address space using the TLB.

Table 9.3 Register Status in Each Processing State

Name	Abbreviation	Power-On Reset	Manual Reset	State
On-chip memory control register	RAMCR	H'00000000	H'00000000	R
L memory transfer source address register 0	LSA0	Undefined	Undefined	R
L memory transfer source address register 1	LSA1	Undefined	Undefined	R
L memory transfer destination address register 0	LDA0	Undefined	Undefined	R
L memory transfer destination address register 1	LDA1	Undefined	Undefined	R

Bit	Bit Name	Initial Value	R/W	Description
31to10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
9	RMD	0	R/W	On-Chip Memory Access Mode Specifies the right of access to the L memory virtual address space. 0: An access in privileged mode is allowed. (An address error exception occurs in user mode.) 1: An access user/privileged mode is allowed.
8	RP	0	R/W	On-Chip Memory Protection Enable Selects whether or not to use the protective functions using ITLB and UTLB for accessing the L memory virtual address space. 0: Protective functions are not used. 1: Protective functions are used. For further details, refer to section 9.4, L Memory Protection Functions.
7	IC2W	0	R/W	IC Two-Way Mode For further details, refer to section 8.4.3, IC Two-Way Mode.
6	OC2W	0	R/W	OC Two-Way Mode For further details, refer to section 8.3.6, OC Two-Way Mode.
5 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
28 to 10	LOSADR	Undefined	R/W	L Memory Page 0 Block Transfer Source Address When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify the transfer source physical address for block transfer to page 0 in the L memory.
9 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

physical address.
1: The LOSADR value is used as the transfer physical address.

Settable values:

111111: Transfer source physical address is in 1-Kbyte units.

111110: Transfer source physical address is in 2-Kbyte units.

111100: Transfer source physical address is in 4-Kbyte units.

111000: Transfer source physical address is in 8-Kbyte units.

110000: Transfer source physical address is in 16-Kbyte units.

100000: Transfer source physical address is in 32-Kbyte units.

000000: Transfer source physical address is in 64-Kbyte units.

Settings other than the ones given above are prohibited.

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
28 to 10	L1SADR	Undefined	R/W	L Memory Page 1 Block Transfer Source Address When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer source physical address for block transfer to page 1 in the L memory.
9 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

physical address.
1: The L1SADR value is used as the transfer physical address.

Settable values:

111111: Transfer source physical address is in 1-Kbyte units.

111110: Transfer source physical address is in 2-Kbyte units.

111100: Transfer source physical address is in 4-Kbyte units.

111000: Transfer source physical address is in 8-Kbyte units.

110000: Transfer source physical address is in 16-Kbyte units.

100000: Transfer source physical address is in 32-Kbyte units.

000000: Transfer source physical address is in 64-Kbyte units.

Settings other than the ones given above are prohibited.

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
28 to 10	L0DADR	Undefined	R/W	L Memory Page 0 Block Transfer Destination Address When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 0 in the L memory.
9 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

1: The LODADR value is used as the transfer destination physical address.

Settable values:

111111: Transfer destination physical address specified in 1-Kbyte units.

111110: Transfer destination physical address specified in 2-Kbyte units.

111100: Transfer destination physical address specified in 4-Kbyte units.

111000: Transfer destination physical address specified in 8-Kbyte units.

110000: Transfer destination physical address specified in 16-Kbyte units.

100000: Transfer destination physical address specified in 32-Kbyte units.

000000: Transfer destination physical address specified in 64-Kbyte units.

Settings other than the ones given above are prohibited.

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
28 to 10	L1DADR	Undefined	R/W	L Memory Page 1 Block Transfer Destination Address When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 1 in the L memory.
9 to 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

1: The L1DADR value is used as the transfer destination physical address.

Settable values:

111111: Transfer destination physical address specified in 1-Kbyte units.

111110: Transfer destination physical address specified in 2-Kbyte units.

111100: Transfer destination physical address specified in 4-Kbyte units.

111000: Transfer destination physical address specified in 8-Kbyte units.

110000: Transfer destination physical address specified in 16-Kbyte units.

100000: Transfer destination physical address specified in 32-Kbyte units.

000000: Transfer destination physical address specified in 64-Kbyte units.

Settings other than the ones given above are prohibited.

L memory is always accessed by the SuperHyway bus master module, such as DMAC, via the SuperHyway bus which is a physical address bus. The same addresses as for the virtual address must be used.

9.3.3 Block Transfer

High-speed data transfer can be performed through block transfer between the L memory and external memory without cache utilization.

Data can be transferred from the external memory to the L memory through a prefetch instruction (PREF). Block transfer from the external memory to the L memory begins when the PREF instruction is issued to the address in the L memory area in the virtual address space.

Data can be transferred from the L memory to the external memory through a write-back instruction (OCBWB). Block transfer from the L memory to the external memory begins when the OCBWB instruction is issued to the address in the L memory area in the virtual address space.

In either case, transfer rate is fixed to 32 bytes. Since the start address is always limited to a 32-byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always with as all 0s. In either case, other pages and cache can be accessed during block transfer. CPU will stall if the page which is being transferred is accessed before data transfer ends.

The physical addresses [28:0] of the external memory performing data transfers with the L memory are specified as follows according to whether the MMU is enabled or disabled.

When MMU is Enabled (MMUCR.AT = 1) and RAMCR.RP = 1: An address of the L memory area is specified to the UTLB VPN field, and to the physical address of the transfer source (in the case of the PREF instruction) or the transfer destination (in the case of the OCBWB instruction) to the PPN field. The ASID, V, SZ, SH, PR, and D bits have the same meaning as normal address conversion; however, the C and WT bits have no meaning in this page.

In PREF or OCBWB instruction execution, an MMU exception is checked as read type. MMU execution check, a TLB miss exception or protection error exception occurs if ne an exception occurs, the block transfer is inhibited.

When MMU is Disabled (MMUCR.AT = 0) or RAMCR.RP = 0: The transfer source address in block transfer to page 0 in the L memory is set in the LOSADR bits of the LS register. And the LOSSZ bits in the LSA0 register choose either the virtual addresses spe through the PRFF instruction or the LOSADR values as bits 15 to 10 of the transfer sour physical address. In other words, the transfer source area can be specified in units of 1 K Kbytes.

The transfer destination physical address in block transfer from page 0 in the L memory the LODADR bits of the LDA0 register. And the LODSZ bits in the LDA0 register choo the virtual addresses specified through the OCBWB instruction or the LODADR values to 10 of the transfer destination physical address. In other words, the transfer source area specified in units of 1 Kbyte to 64 Kbytes.

Block transfer to page 1 in the L memory is set to LSA1 and LDA1 as with page 0 in the memory.

When the PREF instruction is issued to the L memory area, the physical address bits [28 generated in accordance with the LSA0 or LSA1 specification. The physical address bits generated from the virtual address. The physical address bits [4:0] are fixed to 0. Block performed from the external memory specified by these physical addresses to the L mem

When the OCBWB instruction is issued to the L memory area, the physical address bits are generated in accordance with the LDA0 or LDA1 specification. The physical address are generated from the virtual address. The physical address bits [4:0] are fixed to 0. Blo transfer is performed from the L memory to the external memory specified by these phy addresses.

The above descriptions are summarized in table 9.4.

Table 9.4 Protective Function Exceptions to Access L Memory

MMUCR.AT	RAMCR.RP	SR.MD	RAMCR. RMD	Always Occurring Exceptions	Possibly Occurring Exceptions
0	*	0	0	Address error exception	—
			1	—	—
			1	—	—
1	0	0	0	Address error exception	—
			1	—	—
			1	—	—
	1	0	0	Address error exception	—
			1	—	MMU exception
		1	*	—	MMU exception

Note: * : Don't care

In order to allocate instructions in the L memory, write an instruction to the L memory, the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (L memory address m possible) within the range where no address error exception occurs, and cache hit/miss i

9.5.3 Sleep Mode

The SuperHyway bus master module, such as DMAC, cannot access L memory in sleep

9.6 Note on Using 32-Bit Address Extended Mode


In 32-bit address extended mode, L0SADR fields in LSA0, L1SADR fields in LSA1, L0 fields in LDA0, and L1DADR fields in LDA1 are extended from 19-bit [28:10] to 22-bit

- Fifteen levels of external interrupt priority can be set
By setting the interrupt priority registers, the priorities of external interrupts can be set from 15 levels for individual request sources.
- NMI noise canceler function
An NMI input-level bit indicates the NMI pin state. The bit can be read within the interrupt exception handling routine to confirm the pin state and thus achieve a form of noise cancellation.
- NMI request masking when the block bit (BL) in the status register (SR) is set to 1
Masking or non-masking of NMI requests when the BL bit in SR is set to 1 can be set.

Extended functions for the SH-4A

- Automatically updates the IMASK bit in SR according to the accepted interrupt level
- Thirty priority levels for interrupts from on-chip modules
By setting the interrupt priority registers (INT2PRI0 to INT2PRI7) for the on-chip modules, any of 30 priority levels can be assigned to the individual requesting sources.
- User-mode interrupt disabling function
An interrupt mask level in the user interrupt mask level register (USERIMASK) can be specified to disable interrupts which do not have higher priority than the specified mask level. This setting can be made in user mode.

Figure 10.1 shows a block diagram of the INTC.



Note: The following modules can issue peripheral module Interrupts:
 WDT, RTC, TMU, SCIF, CMT, HAC, SIOF, HSPI, MMCIF, SSI, FLCTL, H-UDI

[Legend]

CMT:	Compare Match Timer (Timer/Counter)	MMCIF:	Multimedia Card Interface
DMAC:	Direct Memory Access Controller	PCIC:	PCI Controller
FLCTL:	NAND Flash Memory Controller	RTC:	Realtime Clock
HAC:	Audio Codec Interface	SCIF:	Serial Communication Interface with FIFO
HSPI:	Serial Protocol Interface	SIOF:	Serial I/O with FIFO
H-UDI:	User Debugging Interface	SR.IMASK:	Status Register. IMASK bit
ICR0, ICR1:	Interrupt Control Register 0, 1	SSI:	Serial Sound Interface
INTPRI:	Interrupt Priority Level Setting Register	TMU:	Timer Unit
INT2PRI0 to INT2PRI7:	Interrupt Priority Register 0 to 7	USERIMASK:	User Interrupt Mask Level Register. UIMASK
INT2GPIC:	GPIO Interrupt Set Register	WDT:	Watch Dog Timer

Figure 10.1 Block Diagram of INTC

routine at the point at which the exception occurred. The contents of SGR are not written to R15 by the RTE instruction.

1. The contents of the PC, SR and R15 are saved in SPC, SSR and SGR, respectively.
2. The block (BL) bit in SR is set to 1.
3. The mode (MD) bit in SR is set to 1.
4. The register bank (RB) bit in SR is set to 1.
5. In a reset, the FPU disable (FD) bit in SR is cleared to 0.
6. The exception code is written to bits 13 to 0 of the interrupt event register (INTEVT).
7. Processing is made to jump to the start address of the interrupt exception handling routine. The start address is the vector base register (VBR) + H'600.
8. The flow of processing branches to the address corresponding to the interrupt within the exception handler and processing to handle the interrupt starts up.

Table 10.1 Interrupt Types

	Source	Number of Sources (Max.)	Priority	INTEVT	Remarks
External interrupts	NMI	1	—	H'1C0	
	IRL interrupt* ¹	2	Inverse of values on the input pins (because the signals are active low) For example $\overline{\text{IRL}}[7:4]$ pin = H'0 means the external pin input levels are: $\overline{\text{IRL}}[7]$ pin = Low $\overline{\text{IRL}}[6]$ pin = Low $\overline{\text{IRL}}[5]$ pin = Low $\overline{\text{IRL}}[4]$ pin = Low so the priority level is 15 (H'F) (see table 10.11)	H'200	$\overline{\text{IRL}}[7:4]$ pin = H'0 $\overline{\text{IRL}}[3:0]$ pin = H'0
				H'220	$\overline{\text{IRL}}[7:4]$ pin = H'1 $\overline{\text{IRL}}[3:0]$ pin = H'1
				H'240	$\overline{\text{IRL}}[7:4]$ pin = H'2 $\overline{\text{IRL}}[3:0]$ pin = H'2
				H'260	$\overline{\text{IRL}}[7:4]$ pin = H'3 $\overline{\text{IRL}}[3:0]$ pin = H'3
				H'280	$\overline{\text{IRL}}[7:4]$ pin = H'4 $\overline{\text{IRL}}[3:0]$ pin = H'4
				H'2A0	$\overline{\text{IRL}}[7:4]$ pin = H'5 $\overline{\text{IRL}}[3:0]$ pin = H'5
				H'2C0	$\overline{\text{IRL}}[7:4]$ pin = H'6 $\overline{\text{IRL}}[3:0]$ pin = H'6
				H'2E0	$\overline{\text{IRL}}[7:4]$ pin = H'7 $\overline{\text{IRL}}[3:0]$ pin = H'7
				H'300	$\overline{\text{IRL}}[7:4]$ pin = H'8 $\overline{\text{IRL}}[3:0]$ pin = H'8

IRL[4] pin = Low
 so the priority level is 15 (H'F)
 (see table 10.11)

	IRL[3:0] pin = H'C
H'3A0	IRL[7:4] pin = H'D
	IRL[3:0] pin = H'D
H'3C0	IRL[7:4] pin = H'E
	IRL[3:0] pin = H'E

IRQ interrupt	8	Values set in INTPRI	H'240	IRQ[0]
			H'280	IRQ[1]
			H'2C0	IRQ[2]
			H'300	IRQ[3]
			H'340	IRQ[4]
			H'380	IRQ[5]
			H'3C0	IRQ[6]
			H'200	IRQ[7]
On-chip module interrupts	RTC	3	Values set in INT2PRI0 to INT2PRI7	
			H'480	ATI
			H'4A0	PRI
			H'4C0	CUI
			H'560	ITI* ²
			H'580	TUNIO* ²
			H'5A0	TUNI1* ²
			H'5C0	TUNI2* ²
	H'5E0	TICPI2* ²		
	H'600	H-UDII		
	H-UDI	1		



DMAC(0) 7(2/7)

DMAC(1) 6(2/6)

CMT 1

HAC 1

PCIC(0) 1

PCIC(1) 1

PCIC(2) 1

PCIC(3) 1

PCIC(4) 1

PCIC(5) 5

SCIF-ch1 4

SIOF 1

HSPI 1

H'740 DMIO

H'760 TXI0*²

H'780 DMINT4*²

H'7A0 DMINT5*²

H'7C0 DMINT6*²

H'7E0 DMINT7*²

H'900 CMTI

H'980 HACI

H'A00 PCISERR

H'A20 PCIINTA

H'A40 PCIINTB

H'A60 PCIINTC

H'A80 PCIINTD

H'AA0 PCIERR

H'AC0 PCIPWD3

H'AE0 PCIPWD2

H'B00 PCIPWD1

H'B20 PCIPWD0

H'B80 ERI1*²

H'BA0 RXI1*²

H'BC0 BRI1*²

H'BE0 TXI1*²

H'C00 SIOFI

H'C80 SPII

TMU-ch3	1
TMU-ch4	1
TMU-ch5	1
SSI	1
FLCTL	4
GPIO	4

H'E00	TUNI3* ²
H'E20	TUNI4* ²
H'E40	TUNI5* ²
H'E80	SSII
H'F00	FLSTE* ²
H'F20	FLTEND* ²
H'F40	FLTRQ0* ²
H'F60	FLTRQ1* ²
H'F80	GPIOI0 (Port E0 to
H'FA0	GPIOI1 (Port E3 to
H'FC0	GPIOI2 (Port H0, 1, Port J0
H'FE0	GPIOI3 (Port E6, P

- Notes: 1. $\overline{IRL}[7:4]$ and $\overline{IRL}[3:0]$ interrupts produce the same INTEVT codes. When using encoded interrupt requests, note that there is no flag to distinguish between interrupt requests on the $\overline{IRL}[7:4]$ and $\overline{IRL}[3:0]$ pins.
2. ITI: Interval timer interrupt
- TUNI0 to TUNI5: TMU channel 0 to 5 under flow interrupt
- TICPI2: TMU channel 2 input capture interrupt
- DMINT0 to DMINT11: DMAC channel 0 to 11 transfer end or half-end interrupt
- DMAE: DMAC address error interrupt (channel 0 to 11)
- ERI0, ERI1: SCIF channel 0, 1 receive error interrupt
- RXI0, RXI1: SCIF channel 0, 1 receive data full interrupt
- BRI0, BRI1: SCIF channel 0, 1 break interrupt
- TXI0, TXI1: SCIF channel 0, 1 transmission data empty interrupt
- FLSTE: FLCTL error interrupt
- FLTEND: FLCTL error interrupt

	input pin		input
IRQ/IRL3 to IRQ/IRL0	External interrupt input pin	Input	Interrupt request signal input IRL [3:0] 4-bit level-encoded input when ICR0.IRLM0 = 0; IRQ0 individual pin interrupt when ICR0.IRLM0 = 1
IRQ/IRL7 to IRQ/IRL4* ¹		Input	Interrupt request signal input IRL [7:4] 4-bit level-encoded input when ICR0.IRLM1 = 0; IRQ4 individual pin interrupt when ICR0.IRLM1 = 1
IRQOUT* ²	Interrupt request output	Output	Indicates that an interrupt request has been generated This pin is asserted even if the pin does not accept the interrupt request except if the interrupt is masked when it is not asserted at all.

- Notes: 1. These pins are multiplexed with the FLCTL, MODE control, and GPIO pins.
2. This pin is multiplexed with the DMAC, H-UDI and GPIO pin.

Interrupt priority register	INTPRI	R/W	H'FFD0 0010	H'1FD0 0010	32
Interrupt source register	INTREQ	R/(W)	H'FFD0 0024	H'1FD0 0024	32
Interrupt mask register 0	INTMSK0	R/W	H'FFD0 0044	H'1FD0 0044	32
Interrupt mask register 1	INTMSK1	R/W	H'FFD0 0048	H'1FD0 0048	32
Interrupt mask register 2	INTMSK2	R/W	H'FFD4 0080	H'1FD4 0080	32
Interrupt mask clear register 0	INTMSKCLR0	R/W	H'FFD0 0064	H'1FD0 0064	32
Interrupt mask clear register 1	INTMSKCLR1	R/W	H'FFD0 0068	H'1FD0 0068	32
Interrupt mask clear register 2	INTMSKCLR2	R/W	H'FFD4 0084	H'1FD4 0084	32
NMI flag control register	NMIFCR	R/(W)	H'FFD0 00C0	H'1FD0 00C0	32
User interrupt mask level register	USERIMASK	R/W	H'FFD3 0000	H'1FD3 0000	32
On-chip module interrupt priority registers	INT2PRI0	R/W	H'FFD4 0000	H'1FD4 0000	32
	INT2PRI1	R/W	H'FFD4 0004	H'1FD4 0004	32
	INT2PRI2	R/W	H'FFD4 0008	H'1FD4 0008	32
	INT2PRI3	R/W	H'FFD4 000C	H'1FD4 000C	32
	INT2PRI4	R/W	H'FFD4 0010	H'1FD4 0010	32
	INT2PRI5	R/W	H'FFD4 0014	H'1FD4 0014	32
	INT2PRI6	R/W	H'FFD4 0018	H'1FD4 0018	32
	INT2PRI7	R/W	H'FFD4 001C	H'1FD4 001C	32
Interrupt source register (not affected by the mask state)	INT2A0	R	H'FFD4 0030	H'1FD4 0030	32

	INT2B4	R	H'FFD4 0050	H'1FD4 0050	32
	INT2B5	R	H'FFD4 0054	H'1FD4 0054	32
	INT2B6	R	H'FFD4 0058	H'1FD4 0058	32
	INT2B7	R	H'FFD4 005C	H'1FD4 005C	32
GPIO interrupt set register	INT2GPIC	R/W	H'FFD4 0090	H'1FD4 0090	32

Notes: Pck is the peripheral clock.

(W) : To clear the flag, 0 can only be written to the corresponding bit.

Interrupt mask register 1	INTMSK1	H'0000 0000	H'0000 0000	Retained
Interrupt mask register 2	INTMSK2	H'0000 0000	H'0000 0000	Retained
Interrupt mask clear register 0	INTMSKCLR0	H'0000 0000	H'0000 0000	Retained
Interrupt mask clear register 1	INTMSKCLR1	H'0000 0000	H'0000 0000	Retained
Interrupt mask clear register 2	INTMSKCLR2	H'0000 0000	H'0000 0000	Retained
NMI flag control register	NMIFCR	H'x000 0000*	H'x000 0000*	Retained
User interrupt mask level register	USERIMASK	H'0000 0000	H'0000 0000	Retained
On-chip module interrupt priority registers	INT2PRI0	H'0000 0000	H'0000 0000	Retained
	INT2PRI1	H'0000 0000	H'0000 0000	Retained
	INT2PRI2	H'0000 0000	H'0000 0000	Retained
	INT2PRI3	H'0000 0000	H'0000 0000	Retained
	INT2PRI4	H'0000 0000	H'0000 0000	Retained
	INT2PRI5	H'0000 0000	H'0000 0000	Retained
	INT2PRI6	H'0000 0000	H'0000 0000	Retained
	INT2PRI7	H'0000 0000	H'0000 0000	Retained
Interrupt source register (not affected by the mask state)	INT2A0	H'xxxx xxxx	H'xxxx xxxx	Retained
Interrupt source register (affected by the mask state)	INT2A1	H'0000 0000	H'0000 0000	Retained
Interrupt mask register	INT2MSKR	H'FFFF FFFF	H'FFFF FFFF	Retained
Interrupt mask clear register	INT2MSKCR	H'0000 0000	H'0000 0000	Retained

	INT2B7	H'xxxx xxxx	H'xxxx xxxx	Retained
GPIO interrupt set register	INT2GPIC	H'0000 0000	H'0000 0000	Retained

[Legend]

x: Undefined

Note: The initial values of ICR0.NMIL and NMIFCR.NMIL depend on the level input to the

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31	NMIL	Undefined	R	<p>NMI Input Level</p> <p>Indicates the signal level being input on the NMI pin. Reading this bit allows the user to know the NMI pin level, and writing is invalid.</p> <p>0: Low level is being input on the NMI pin</p> <p>1: High level is being input on the NMI pin</p> <p>Note: The initial value of this bit depends on the level initially being input on the NMI pin.</p>
30	MAI	0	R/W	<p>MAI (mask all interrupts) Interrupt Mask</p> <p>Specifies whether all interrupts are masked when the NMI pin is at the low level regardless of the state of the BL bit in SR of the CPU.</p> <p>0: Interrupts remain enabled even when the NMI pin goes low</p> <p>1: Interrupts are disabled when the NMI pin goes low</p>
29 to 26	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>

24	NMIE	0	R/W	<p>NMI Edge Select</p> <p>Selects whether an interrupt request signal to the NMI pin is detected at the rising edge or the falling edge.</p> <p>0: An interrupt request is detected at the falling edge of the NMI input (initial value)</p> <p>1: An interrupt request is detected at the rising edge of the NMI input</p> <p>Note: NMI interrupt is not detected for at least 2 clock cycles after modification of this bit.</p>
23	IRLM0	0	R/W	<p>IRL Pin Mode 0</p> <p>Selects whether IRQ/$\overline{\text{IRL3}}$ to IRQ/$\overline{\text{IRL0}}$ are used as 4-bit level-encoded interrupt requests or as four independent interrupts.</p> <p>0: IRQ/$\overline{\text{IRL3}}$ to IRQ/$\overline{\text{IRL0}}$ are used as the 4-bit level-encoded interrupt requests (IRL [3:0] interrupt; n = 3 to 0 value)</p> <p>1: IRQ/$\overline{\text{IRL3}}$ to IRQ/$\overline{\text{IRL0}}$ are used as four independent interrupt requests (IRQ [n] interrupt; n = 3 to 0)</p> <p>Note: The level-encoded IRL interrupt is not detected unless the same pin levels are sampled for at least 2 consecutive bus clock cycles.</p>

unless the same pin levels are sampled
consecutive bus clock cycles.

21	LSH	0	R/W	IRQ/IRL Level-sense with holding function Selects whether or not to use the holding function for level-encoded IRL and level-sense IRQ interrupts. 0: IRQ level-sense and IRL interrupt requests are not held (initial value) 1: IRQ level-sense and IRL interrupt requests are held (compatible with current SH-4 behavior) in level-sense mode and IRL level-encoded IRL interrupts Note: This setting is only valid for IRQ/IRL pin configurations that use a 4-bit level-encoded IRL interrupt or a level-sense IRQ interrupts. When using this function, also refer to sections 10.4.2 IRQ Interrupts, 10.4.3 IRL Interrupts, and 10.7. Usage Notes.
20 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31, 30	IRQ0S	00	R/W	IRQn Sense Select (n = 0 to 7)
29, 28	IRQ1S	00	R/W	Selects whether the corresponding individual interrupt signal on the IRQ/IRL7 to IRQ/IRL0 is detected on rising or falling edges, or at the high or low level.
27, 26	IRQ2S	00	R/W	
25, 24	IRQ3S	00	R/W	
23, 22	IRQ4S	00	R/W	00: The interrupt request is detected on falling edges of the IRQn input.
21, 20	IRQ5S	00	R/W	
19, 18	IRQ6S	00	R/W	01: The interrupt request is detected on rising edges of the IRQn input.
17, 16	IRQ7S	00	R/W	10: The interrupt request is detected when the input is at the low level. 11: The interrupt request is detected when the input is at the high level.
				Note: When either level is selected, the IRQn interrupt request is not detected unless the same level is sampled in three consecutive clock cycles.
15 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

set up as individual IRQ interrupts by setting the IRLM0 or IRLM1 bit in ICR0 to 1.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	IP0				IP1				IP2				IP3	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	IP4				IP5				IP6				IP7	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Initial Value	R/W	Description
31 to 28	IP0	H'0	R/W	Set the priority of IRQ0 as an individual pin interrupt
27 to 24	IP1	H'0	R/W	Set the priority of IRQ1 as an individual pin interrupt
23 to 20	IP2	H'0	R/W	Set the priority of IRQ2 as an individual pin interrupt
19 to 16	IP3	H'0	R/W	Set the priority of IRQ3 as an individual pin interrupt
15 to 12	IP4	H'0	R/W	Set the priority of IRQ4 as an individual pin interrupt
11 to 8	IP5	H'0	R/W	Set the priority of IRQ5 as an individual pin interrupt
7 to 4	IP6	H'0	R/W	Set the priority of IRQ6 as an individual pin interrupt
3 to 0	IP7	H'0	R/W	Set the priority of IRQ7 as an individual pin interrupt

Interrupt priorities should be established by setting values from H'F to H'1 in each of the fields. A larger value corresponds to a higher priority. When the value H'0 is set in a field, the corresponding interrupt is masked (initial value).

R/W: R/(W) R/(W) R/(W) R/(W) R/(W) R/(W) R/(W) R/(W) R R R R R R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description	
				In Edge Detection (IRQnS = 00 or 01, n = 0 to 7)	In Level Detection (IRQnS = 10 or 11, n = 0 to 7)
31	IR0	0	R/(W)	[When reading]	[When reading]
30	IR1	0	R/(W)	0: The corresponding IRQ interrupt request has not been detected.	0: The corresponding interrupt pin is not active.
29	IR2	0	R/(W)	1: The corresponding IRQ interrupt request has been detected.	1: The corresponding interrupt pin is asserted.
28	IR3	0	R/(W)		the CPU has not accepted the interrupt yet.
27	IR4	0	R/(W)	[When writing]*	Values written have no effect.
26	IR5	0	R/(W)		
25	IR6	0	R/(W)		
24	IR7	0	R/(W)	0: Each bit is cleared by writing a 0 after having read a 1 from it. 1: Sets holding of the detected interrupt request	
				Note: Write 1 to the bit if it should not be cleared yet.	
23 to 0	—	All 0	R	Reserved	These bits are always read as 0. The write value should be 0.



R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31	IM00	1	R/W	Sets masking of individual pin interrupt request on IRQ0. [When reading] 0: No masking 1: Masking
30	IM01	1	R/W	Sets masking of individual pin interrupt request on IRQ1. [When writing] 0: No effect 1: Masks the inte
29	IM02	1	R/W	Sets masking of individual pin interrupt request on IRQ2.
28	IM03	1	R/W	Sets masking of individual pin interrupt request on IRQ3.
27	IM04	1	R/W	Sets masking of individual pin interrupt request on IRQ4.
26	IM05	1	R/W	Sets masking of individual pin interrupt request on IRQ5.
25	IM06	1	R/W	Sets masking of individual pin interrupt request on IRQ6.
24	IM07	1	R/W	Sets masking of individual pin interrupt request on IRQ7.

Initial value:	1	1	1	1	1	1	1	1	0	0	0	0	0	0
R/W:	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31	IM10	1	R/W	Mask setting for all $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}}$ interrupt requests when pins $\text{IRQ}/\overline{\text{IRL3}}$ to $\text{IRQ}/\overline{\text{IRL0}}$ operate as a level-encoded interrupt input. [When reading] 0: The interrupts are accepted. 1: The interrupts are masked.
30	IM11	1	R/W	Mask setting for all $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}}$ interrupt requests when pins $\text{IRQ}/\overline{\text{IRL7}}$ to $\text{IRQ}/\overline{\text{IRL4}}$ operate as a level-encoded interrupt input. [When writing] 0: No effect 1: Masks the interrupt.
29 to 24	—	All 1	R	Reserved These bits are always read as 1. The write value should always be 1.
23 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Initial Value	R/W	Description
31	IM015	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLLL$ (H'0). [When reading] 0: The interrupt is acceptable. 1: The interrupt is masked.
30	IM014	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLLH$ (H'1). [When writing] 0: No effect 1: Masks the interrupt.
29	IM013	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLHL$ (H'2).
28	IM012	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLHH$ (H'3).
27	IM011	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHLL$ (H'4).
26	IM010	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHL$ (H'5).
25	IM009	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHL$ (H'6).
24	IM008	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHH$ (H'7).

20	IM004	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = HLHH$ (H'B).	
19	IM003	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = HHLL$ (H'C).	
18	IM002	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = HHLH$ (H'D).	
17	IM001	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = HHHH$ (H'E).	
16	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.	
15	IM115	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL7}$ to $\overline{IRL4} = LLLL$ (H'0).	[When reading] 0: The interrupt is acceptable.
14	IM114	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL7}$ to $\overline{IRL4} = LLLH$ (H'1).	1: The interrupt is masked.
13	IM113	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL7}$ to $\overline{IRL4} = LLHL$ (H'2).	[When writing] 0: No effect 1: Masks the interrupt. Initial value: 0
12	IM112	0	R/W	Sets masking of interrupt-request generation by $\overline{IRL7}$ to $\overline{IRL4} = LLHH$ (H'3).	

8	IM108	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LHHH}$ (H'7).
7	IM107	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLLL}$ (H'8).
6	IM106	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLLH}$ (H'9).
5	IM105	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLHL}$ (H'A).
4	IM104	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLHH}$ (H'B).
3	IM103	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLLL}$ (H'C).
2	IM102	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HHLH}$ (H'D).
1	IM101	0	R/W	Sets masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HHHL}$ (H'E).
0	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.

Note: 'H' and 'L' indicate high- and low-level input on the corresponding $\overline{\text{IRQ}}/\overline{\text{IRL}}$ pin. For relationship between the input signal level and the priority level, refer to table 10.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31	IC00	0	R/W	Clears masking of IRQ0 as an individual pin interrupt request.
30	IC01	0	R/W	Clears masking of IRQ1 as an individual pin interrupt request.
29	IC02	0	R/W	Clears masking of IRQ2 as an individual pin interrupt request.
28	IC03	0	R/W	Clears masking of IRQ3 as an individual pin interrupt request.
27	IC04	0	R/W	Clears masking of IRQ4 as an individual pin interrupt request.
26	IC05	0	R/W	Clears masking of IRQ5 as an individual pin interrupt request.
25	IC06	0	R/W	Clears masking of IRQ6 as an individual pin interrupt request.
24	IC07	0	R/W	Clears masking of IRQ7 as an individual pin interrupt request.
23 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

[When reading]
Values read are undefined.

[When writing]
0: No effect
1: Clears the corresponding mask (enables interrupt)

Bit	Name	Value	R/W	Description
31	IC10	0	R/W	Clears masking of $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}}$ interrupt requests when $\text{IRQ}/\overline{\text{IRL3}}$ to $\text{IRQ}/\overline{\text{IRL0}}$ operate as a level-encoded interrupt input.
30	IC11	0	R/W	Clears masking of $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}}$ interrupt requests when $\text{IRQ}/\overline{\text{IRL7}}$ to $\text{IRQ}/\overline{\text{IRL4}}$ operate as a level-encoded interrupt input.
29 to 0	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

Bit	Name	Value	R/W	Description	
31	IC015	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLLL$ (H'0).	[When reading] Values read are undefined.
30	IC014	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLLH$ (H'1).	[When writing] 0: No effect
29	IC013	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLHL$ (H'2).	1: Clears the corresponding mask (enables interrupt)
28	IC012	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LLHH$ (H'3).	
27	IC011	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHLL$ (H'4).	
26	IC010	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHL$ (H'5).	
25	IC009	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHL$ (H'6).	
24	IC008	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = LHHH$ (H'7).	
23	IC007	0	R/W	Clears masking of interrupt-request generation by $\overline{IRL3}$ to $\overline{IRL0} = HLLL$ (H'8).	

19	IC003	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}} = \text{HHLL}$ (H'C).	
18	IC002	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}} = \text{HHLH}$ (H'D).	
17	IC001	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}} = \text{HHHL}$ (H'E).	
16	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.	
15	IC115	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LLLL}$ (H'0).	[When reading] Values read are undefined.
14	IC114	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LLLH}$ (H'1).	[When writing] 0: No effect
13	IC113	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LLHL}$ (H'2).	1: Clears the corresponding mask (enable interrupt)
12	IC112	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LLHH}$ (H'3).	
11	IC111	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{LHLL}$ (H'4).	

7	IC107	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLLL}$ (H'8).
6	IC106	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLLH}$ (H'9).
5	IC105	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLHL}$ (H'A).
4	IC104	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HLHH}$ (H'B).
3	IC103	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HHLL}$ (H'C).
2	IC102	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HHLH}$ (H'D).
1	IC101	0	R/W	Clears masking of interrupt-request generation by $\overline{\text{IRL7}}$ to $\overline{\text{IRL4}} = \text{HHHL}$ (H'E).
0	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

Note: 'H' and 'L' indicate high- and low-level input on the corresponding IRQ/ $\overline{\text{IRL}}$ pin. For the relationship between the input signal level and the priority level, refer to table 10.11.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	NMIL	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	—	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Name	Initial Value	R/W	Description
31	NMIL	Undefined	R	<p>NMI Input Level</p> <p>Indicates the level of the signal input to the NMI pin. That is, this bit is read to determine the level of the signal input to the NMI pin. This bit cannot be modified.</p> <p>0: The low level is being input to the NMI pin</p> <p>1: The high level is being input to the NMI pin</p>
30 to 17	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>

[When writing]

0: Clears the NMI flag

1: No effect

15 to 0	—	All 0	R
---------	---	-------	---

Reserved

These bits are always read as 0. The write value should always be 0.

Interrupts with priority levels higher than the level set in the UIMASK bits are accepted following conditions.

- The corresponding interrupt mask bit in the interrupt mask register is cleared to 0 (the interrupt is enabled).
- The priority level setting in the IMASK bits in also SR is lower than that of the interrupt.

Even if an interrupt is accepted, the UIMASK value does not change.

USERIMASK is initialized to H'0000 0000 (all interrupts are enabled) on return from a reset or manual reset.

To prevent incorrect writing, the value written to bits 31 to 24 must always be set to H'A

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	WKEY (H'A5)								—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	UIMASK				—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R

Procedure for Using the User Interrupt Mask Level Register

Interrupts with priority levels less than or equal to the value set in USERIMASK are disabled. This function can be used to disable less urgent interrupts during the execution of urgent tasks run in user mode, e.g. device drivers, and thus reduce times until completion for such tasks.

USERIMASK is allocated to a different 64-Kbyte page than that to which the other INTERRUPT registers are allocated. When accessing this register in user mode, translate the address through the MMU. In a system with a multitasking OS, the memory-protection functions of the MMU must be used to control which processes have access to USERIMASK. When terminating a task or switching to another task, be sure to clear USERIMASK to 0 beforehand. If the UIMASK bits are erroneously left set at a value other than zero, interrupts which are not higher in priority than the UIMASK level remain disabled, and operation may be incorrect (for example, the OS might be unable to switch between tasks).

An example of the usage procedure is given below.

1. Classify interrupts as A or B, described below, and set the priority of A-type interrupts higher than that of the B-priority interrupts.
 - A. Interrupts to be accepted by device drivers (interrupts for use by the operating system, timer interrupt etc.)
 - B. Interrupts to be disabled during the execution of device drivers
2. Make the MMU settings so that the address space which contains USERIMASK can be accessed by the device driver for which interrupts should be disabled.
3. Branch to the device driver.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—						—	—	—			
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W

Table 10.5 shows the correspondence between interrupt request sources and bits in INT2PRI0 to INT2PRI7.

Table 10.5 Interrupt Request Sources and INT2PRI0 to INT2PRI7

Register	Bits			
	28 to 24	20 to 16	12 to 8	4 to 0
INT2PRI0	TMU channel 0	TMU channel 1	TMU channel 2	TMU channel 3 input capture
INT2PRI1	TMU channel 3	TMU channel 4	TMU channel 5	RTC
INT2PRI2	SCIF channel 0	SCIF channel 1	WDT	Reserved
INT2PRI3	H-UDI	DMAC channels 0 to 5	DMAC channels 6 to 11	Reserved
INT2PRI4	CMT	HAC	PCIC (0)	PCIC (1)
INT2PRI5	PCIC (2)	PCIC (3)	PCIC (4)	PCIC (5)
INT2PRI6	SIOF	HSPI	MMCIF	SSI
INT2PRI7	FLCTL	GPIO	Reserved	Reserved

Note: A larger value corresponds to a higher priority. The interrupt request is masked when the bits are set to H'00 or H'01. For details, see the description above.



R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Initial value:	—	—	—	—	0	0	—	—	—	0	—	—	—	—	
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Table 10.6 shows the correspondence between bits in INT2A0 and sources.

Table 10.6 Correspondence between Bits in INT2A0 and Sources

Bit	Initial Value	R/W	Source	Function	Description
31 to 26	All 0	R	(Reserved)	These bits are always read as 0. The write value should always be 0.	Indicates interrupt source for the individual peripheral modules (INT2A0 is not affected by the state of the interrupt mask register).
25	—	R	GPIO	Indicates GPIO interrupt source	0: No interrupt 1: An interrupt has been generated
24	—	R	FLCTL	Indicates FLCTL interrupt source	
23	—	R	SSI	Indicates SSI interrupt source	Note: Interrupt source can also be identified by directly reading the INTEVT code sent to the CPU. In this case, reading the register is not necessary.
22	—	R	MMCIF	Indicates MMC interrupt source	
21	—	R	HSPI	Indicates HSPI interrupt source	
20	—	R	SIOF	Indicates SIOF interrupt source	

15	0	R	PCIC (1)	Indicates PCIINTA interrupt source
14	—	R	PCIC (0)	Indicates PCISERR interrupt source
13	—	R	HAC	Indicates HAC interrupt source
12	—	R	CMT	Indicates CMT interrupt source
11, 10	All 0	R	(Reserved)	These bits are always read as 0. The write value should always be 0.
9	—	R	DMAC (1)	Indicates interrupt sources of DMAC channels 6 to 11
8	—	R	DMAC (0)	Indicates interrupt sources of DMAC channels 0 to 5 and address error interrupt
7	—	R	H-UDI	Indicates H-UDI interrupt source
6	0	R	(Reserved)	This bit is always read as 0. The write value should always be 0.
5	—	R	WDT	Indicates WDT interrupt source
4	—	R	SCIF channel 1	Indicates the SCIF channel 1 interrupt source
3	—	R	SCIF channel 0	Indicates the SCIF channel 0 interrupt source

also be identifying
directly reading
INTEVT code t
sent to the CPU
case, reading I
is not necessar

also be identified
directly reading
INTEVT code
sent to the CP
case, reading
not necessary

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 10.7 shows the correspondence between bits in INT2A1 and sources.

Table 10.7 Correspondence between Bits in INT2A1 and Sources

Bit	Initial Value	R/W	Source	Function	Description
31 to 26	0	R	(Reserved)	These bits are always read as 0. The write value should always be 0.	Indicates interrupt source individual peripheral mode (INT2A1 is affected by the interrupt mask register)
25	0	R	GPIO	Indicates GPIO interrupt source	0: No interrupt
24	0	R	FLCTL	Indicates FLCTL interrupt source	1: An interrupt has been generated
23	0	R	SSI	Indicates SSI interrupt source	Note: Interrupt sources can be identified by directly reading the INTEV register. In this case, reading the INTR register is not necessary.
22	0	R	MMCIF	Indicates MMC interrupt source	
21	0	R	HSPI	Indicates HSPI interrupt source	
20	0	R	SIOF	Indicates SIOF interrupt source	

15	0	R	PCIC (1)	Indicates PCIINTA interrupt source
14	0	R	PCIC (0)	Indicates PCISERR interrupt source
13	0	R	HAC	Indicates HAC interrupt source
12	0	R	CMT	Indicates CMT interrupt source
11, 10	0	R	(Reserved)	These bits are always read as 0. The write value should always be 0.
9	0	R	DMAC (1)	Indicates interrupt sources of DMAC channels 6 to 11
8	0	R	DMAC (0)	Indicates interrupt sources of DMAC channels 0 to 5 and address error interrupt
7	0	R	H-UDI	Indicates H-UDI interrupt source
6	0	R	(Reserved)	
5	0	R	WDT	Indicates the WDT interrupt source
4	0	R	SCIF channel 1	Indicates the SCIF channel 1 interrupt source
3	0	R	SCIF channel 0	Indicates the SCIF channel 0 interrupt source

reading the INTENR register that is sent to the INTENR register in this case, reading is not necessary.

10.3.12 Interrupt Mask Register (INT2MSKR)

INT2MSKR is a 32-bit readable/writable register that sets interrupt masking for each of the interrupt sources indicated in the interrupt source register. The CPU is not notified of interrupts for which the corresponding bits in INT2MSKRG are set to 1.

INT2MSKR is initialized to H'FFFF FFFF (mask state) by a reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—								
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
					—	—				—				
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Table 10.8 shows the correspondence between bits in INT2MSKR and interrupt masking

21	1	R/W	HSPI	Masks the HSPI interrupt
20	1	R/W	SIOF	Masks the SIOF interrupt
19	1	R/W	PCIC (5)	Masks PCIERR and PCIPWD3 to PCIPWD0 interrupt
18	1	R/W	PCIC (4)	Masks the PCIINTD interrupt
17	1	R/W	PCIC (3)	Masks the PCIINTC interrupt
16	1	R/W	PCIC (2)	Masks the PCIINTB interrupt
15	1	R/W	PCIC (1)	Masks the PCIINTA interrupt
14	1	R/W	PCIC (0)	Masks the PCISERR interrupt
13	1	R/W	HAC	Masks the HAC interrupt
12	1	R/W	CMT	Masks the CMT interrupt
11, 10	All 1	R/W	(Reserved)	These bits are always read as 1. The write value should always be 1.
9	1	R/W	DMAC (1)	Masks the interrupts of DMAC channels 6 to 11
8	1	R/W	DMAC (0)	Masks the interrupts of DMAC channels 0 to 5 and the address error interrupt
7	1	R/W	H-UDI	Masks the H-UDI interrupt
6	1	R	(Reserved)	This bit is always read as 0. The write value should always be 0.
5	1	R/W	WDT	Masks the WDT interrupt
4	1	R/W	SCIF channel 1	Masks SCIF channel 1 interrupt
3	1	R/W	SCIF channel 0	Masks SCIF channel 0 interrupt

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W

Table 10.9 shows the correspondence between bits in INT2MSKCR and interrupt mask

Table 10.9 Correspondence between Bits in INT2MSKCR and Interrupt Mask C

Bit	Initial Value	R/W	Target	Function	Description
31 to 26	All 0	R	(Reserved)	These bits are always read as 0. The write value should always be 0.	Clears interrupt masking for in modules.
25	0	R/W	GPIO	Clears the GPIO interrupt masking	[When reading] Always 0
24	0	R/W	FLCTL	Clears the FLCTL interrupt masking	[When writing] 0: Invalid
23	0	R/W	SSI	Clears the SSI interrupt masking	1: Interrupt ma
22	0	R/W	MMCIF	Clears the MMC interrupt masking	cleared
21	0	R/W	HSPI	Clears the HSPI interrupt masking	
20	0	R/W	SIOF	Clears the SIOF interrupt masking	
19	0	R/W	PCIC (5)	Clears the PCIERR and PCIPWD3 to PCIPWD0 interrupts masking	
18	0	R/W	PCIC (4)	Clears the PCIINTD interrupt masking	
17	0	R/W	PCIC (3)	Clears the PCIINTC interrupt masking	

11, 10	0	R/W	(Reserved)	These bits are always read as 0. The write value should always be 0.
9	0	R/W	DMAC (1)	Clears the interrupt masking for DMAC channels 6 to 11
8	0	R/W	DMAC (0)	Clears the interrupt masking for DMAC channels 0 to 5 and address error interrupt
7	0	R/W	H-UDI	Clears H-UDI interrupt masking
6	0	R	(Reserved)	This bit is always read as 0. The write value should always be 0.
5	0	R/W	WDT	Clears the WDT interrupt masking
4	0	R/W	SCIF channel 1	Clears the SCIF channel 1 interrupt masking
3	0	R/W	SCIF channel 0	Clears the SCIF channel 0 interrupt masking
2	0	R/W	RTC	Clears the RTC interrupt masking
1	0	R/W	TMU channels 3 to 5	Clears the TMU channel 3 to 5 interrupt masking
0	0	R/W	TMU channels 0 to 2	Clears the TMU channel 0 to 2 interrupt masking

Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

INT2B0: Indicates detailed interrupt sources for the TMU.

Module	Bit	Name	Detailed Source	Description
TMU	31 to 7	—	(Reserved) These bits are always read as 0. Writing to these bits is invalid.	Indicates TMU interrupt This register indicates the interrupt sources even if setting for TMU interrupt has been made in the interrupt register.
	6	TUNI5	TMU channel 5 underflow interrupt	
	5	TUNI4	TMU channel 4 underflow interrupt	
	4	TUNI3	TMU channel 3 underflow interrupt	
	3	TICPI2	TMU channel 2 input capture interrupt	
	2	TUNI2	TMU channel 2 underflow interrupt	
	1	TUNI1	TMU channel 1 underflow interrupt	
	0	TUNI0	TMU channel 0 underflow interrupt	

INT2B2: Indicates detailed interrupt sources for the SCIF.

Module	Bit	Name	Detailed Source	Description
SCIF	31 to 8	—	(Reserved) These bits are always read as 0. Writing to these bits is invalid.	Indicates SCIF interrupt sources. This register indicates the interrupt sources even if the setting for SCIF interrupts has not been made in the interrupt register.
	7	TXI1	SCIF channel 1 transmit FIFO data empty interrupt	
	6	BRI1	SCIF channel 1 break interrupt or overrun error interrupt	
	5	RXI1	SCIF channel 1 receive FIFO data full interrupt or receive data ready interrupt	
	4	ERI1	SCIF channel 1 receive error interrupt	
	3	TXI0	SCIF channel 0 transmit FIFO data empty interrupt	
	2	BRI0	SCIF channel 0 break interrupt or overrun error interrupt	
	1	RXI0	SCIF channel 0 receive FIFO data full interrupt or receive data ready interrupt	
	0	ERI0	SCIF channel 0 receive error interrupt	

11	DMINT11	Channel 11 DMA transfer end or half-end interrupt
10	DMINT10	Channel 10 DMA transfer end or half-end interrupt
9	DMINT9	Channel 9 DMA transfer end or half-end interrupt
8	DMINT8	Channel 8 DMA transfer end or half-end interrupt
7	DMINT7	Channel 7 DMA transfer end or half-end interrupt
6	DMINT6	Channel 6 DMA transfer end or half-end interrupt
5	DMINT5	Channel 5 DMA transfer end or half-end interrupt
4	DMINT4	Channel 4 DMA transfer end or half-end interrupt
3	DMINT3	Channel 3 DMA transfer end or half-end interrupt
2	DMINT2	Channel 2 DMA transfer end or half-end interrupt
1	DMINT1	Channel 1 DMA transfer end or half-end interrupt
0	DMINT0	Channel 0 DMA transfer end or half-end interrupt

Note: The DMA transfer end or half-end interrupt means the transfer has finished or half with the condition of specified to the corresponding TCR.

7	PWD2	PCIC power state D2 state interrupt
6	PWD3	PCIC power state D3 state interrupt
5	ERR	PCIC error interrupt
4	INTD	PCIC INTD interrupt
3	INTC	PCIC INTC interrupt
2	INTB	PCIC INTB interrupt
1	INTA	PCIC INTA interrupt
0	SERR	PCIC SERR interrupt

1	TRAN	timeout error interrupt Data response interrupt, data transfer end interrupt, command response receive end interrupt, command transmit end interrupt, or data busy end interrupt
0	FSTAT	MMC FIFO empty interrupt or FIFO full interrupt

		transfer request interrupt
1	FLTEND	FLCTL transfer end interrupt
0	FLSTE	FLCTL status error interrupt or ready/busy timeout error interrupt

		is invalid.
19	PORTK4I	GPIO interrupt from port K pin 4.
18	PORTJ0I	GPIO interrupt from port J pin 0.
17	PORTH1I	GPIO interrupt from port H pin 1.
16	PORTH0I	GPIO interrupt from port H pin 0.
15 to 11	—	(Reserved) These bits are always read as 0. Writing to these bits is invalid.
10	PORTE5I	GPIO interrupt from port E pin 5.
9	PORTE4I	GPIO interrupt from port e pin 4.
8	PORTE3I	GPIO interrupt from port E pin 3.
7 to 3	—	(Reserved) These bits are always read as 0. Writing to these bits is invalid.
2	PORTE2I	GPIO interrupt from port E pin 2.
1	PORTE1I	GPIO interrupt from port E pin 1.
0	PORTE0I	GPIO interrupt from port E pin 0.

Purpose I/O (GPIO).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—			—	—	—	—		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R	R	R	R	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—				—	—	—	—	—	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R	R	R/W

When a GPIO port pin is configured as an interrupt, the INTC is notified when the interrupt condition is satisfied on that pin. However, the interrupt is indicated as a one-bit source in INT2A0 or INT2A1 register of the INTC. The port and pin on which the interrupt was received can be identified by referring to the on-chip module interrupt source register INT2B7. The group where the interrupt was generated can also be identified by referring to the INTEV register of the CPU.

				from pin 5 of port K.
23 to 20	All 0	R/W	(Reserved)	These bits are always read as 0. The write value should always be 0.
19	0	R/W	PORTK4E	Enables interrupt request from pin 4 of port K.
18	0	R/W	PORTJ0E	Enables interrupt request from pin 0 of port J.
17	0	R/W	PORTH1E	Enables interrupt request from pin 1 of port H.
16	0	R/W	PORTH0E	Enables interrupt request from pin 0 of port H.
15 to 11	All 0	R/W	(Reserved)	(Initial value: all 0)
10	0	R/W	PORTE5E	Enables interrupt request from pin 5 of port E.
9	0	R/W	PORTE4E	Enables interrupt request from pin 4 of port E.
8	0	R/W	PORTE3E	Enables interrupt request from pin 3 of port E.
7 to 3	All 0	R/W	(Reserved)	These bits are always read as 0. The write value should always be 0.
2	0	R/W	PORTE2E	Enables interrupt request from pin 2 of port E.
1	0	R/W	PORTE1E	Enables interrupt request from pin 1 of port E.
0	0	R/W	PORTE0E	Enables interrupt request from pin 0 of port E.

A setting can also be made to have the NMI interrupt accepted even if the BL bit is set to 1. When the NMI pin is edge-detected. The NMI edge selection bit (NMIE) in ICR0 is used to select either the rising or falling edge for detection. After modification of the NMIE bit in ICR0, the NMI interrupt is not detected for at least six bus clock cycles after the modification. When the INTMU bit in the CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to level 15 on the acceptance of an NMI interrupt. When the INTMU bit in CPUOPM is cleared to 0, the IMASK value in SR is not affected by the acceptance of an NMI interrupt.

10.4.2 IRQ Interrupts

IRQ interrupts are input by single-pin interrupts on pins $\overline{\text{IRQ/IRL7}}$ to $\overline{\text{IRQ/IRL0}}$. IRQ interrupts are available when pins $\overline{\text{IRQ/IRL7}}$ to $\overline{\text{IRQ/IRL0}}$ are made to operate as $\overline{\text{IRQn}}$ ($n = 0$ to 7) by setting independent interrupt inputs by setting the IRLM0 and IRLM1 bits in ICR0 to 1.

The IRQnS1 and IRQnS0 bits in ICR1 are used to select one from among rising-edge, falling-edge, low-level, and high-level detection.

A priority level (from 15 to 0) can be set for each input by writing to INTPRI.

When an IRQ interrupt request is set for detection of the low level or high level, the IRQn pin input level should be held until the CPU has accepted the interrupt and started interrupt exception handling.

When high- or low-level detection has been selected, usage or non-usage of the holding function for interrupt requests can be selected by setting or clearing the LSH bit in ICR0. When the holding function has been selected ($\text{ICR0.LSH} = 0$), interrupt requests are held in the circuit and the interrupt request must be cleared in the exception handling routine after acceptance of the interrupt. For details, refer to section 10.7 Usage Notes. To select non-usage of the holding function, set the LSH bit in ICR0 to 1. In this case, the operation of IRQ level detection pin

When the INTMU bit in CPUOPM is set to 1, the interrupt mask level (IMASK) in SR is automatically modified to the level of an accepted interrupt. When the INTMU bit is cleared, the IMASK value in SR is not affected by the acceptance of an interrupt.

10.4.3 IRL Interrupts

IRL interrupts are input as combinations of levels on pins $\overline{\text{IRQ}}/\overline{\text{IRL}}7$ to $\overline{\text{IRQ}}/\overline{\text{IRL}}4$ or $\overline{\text{IRQ}}/\overline{\text{IRL}}3$ to $\overline{\text{IRQ}}/\overline{\text{IRL}}0$. The priority level is the value indicated by the levels (active low) on pins $\overline{\text{IRQ}}/\overline{\text{IRL}}3$ to $\overline{\text{IRQ}}/\overline{\text{IRL}}0$ or $\overline{\text{IRQ}}/\overline{\text{IRL}}7$ to $\overline{\text{IRQ}}/\overline{\text{IRL}}4$. The low level on all pins from $\overline{\text{IRQ}}/\overline{\text{IRL}}7$ to $\overline{\text{IRQ}}/\overline{\text{IRL}}4$ corresponds to the highest-level interrupt request (interrupt priority 15), and the high level on all pins corresponds to no interrupt request (interrupt priority 0). Figure 10.2 shows an example of IRL interrupt connection, and table 10.11 shows the correspondence between the combinations of levels on the IRL pins and priority.




Figure 10.2 Example of IRL Interrupt Connection

Low	High	High	Low	9	Level 9 interrupt req
Low	High	High	High	8	Level 8 interrupt req
High	Low	Low	Low	7	Level 7 interrupt req
High	Low	Low	High	6	Level 6 interrupt req
High	Low	High	Low	5	Level 5 interrupt req
High	Low	High	High	4	Level 4 interrupt req
High	High	Low	Low	3	Level 3 interrupt req
High	High	Low	High	2	Level 2 interrupt req
High	High	High	Low	1	Level 1 interrupt req
High	High	High	High	0	No interrupt request

IRL interrupt detection requires a built-in noise-cancellation feature; that is, a mechanism ensure that transient level changes on the IRL pins are not detected as interrupts. For this an IRL interrupt is not detected unless the levels sampled per bus-clock cycle remain unc for four consecutive cycles.

The IRL interrupt priority level should be maintained until the CPU has accepted the inte started interrupt exception handling. It is possible to change the priority level to a higher

When IRL level-encoded interrupts have been selected, usage or non-usage of the holding for interrupt requests can be selected by clearing or setting the LSH bit in ICRO. When us the holding function has been selected (ICRO.LSH = 0), interrupt requests are held in the circuit and the interrupt request must be cleared in the exception handling routine after ac of the interrupt. For details, refer to section 10.7 Usage Notes. To select non-usage of the function, set the LSH bit in ICRO to 1. In this case, the operation of IRL level detection p upward compatibility with the level-encoded IRL interrupts on current SH-4 products.

10.4.4 On-chip Module Interrupts

On-chip module interrupts are interrupts generated by on-chip modules. The interrupt sources are not assigned unique interrupt vectors; however, the sources are reflected in the interrupt vector register (INTEVT), so using the INTEVT value as a branch offset in the exception handling routine provides a convenient and useful way to identify the sources and handle the individual interrupts.

A priority level from 31 to 0 can be set for each module by means of INT2PRI0 to INT2PRI31. The INTC rounds off the lowest order bit and sends a 4-bit code to the CPU. For details, see Section 10.4.5, Interrupt Priority Levels of On-chip Module Interrupts.

The interrupt mask level bits (IMASK) in SR are not affected by the processing of an on-chip module interrupt.

Interrupt source flags and interrupt enable flags for on-chip modules should only be updated when the BL bit in SR is set to 1 or while the corresponding interrupt will not occur because its interrupt mask has been set. To prevent the erroneous acceptance of interrupts from sources that should not be updated, start by reading the on-chip module register that contains the corresponding flag, wait for the priority determination time shown in table 10.13 (i.e. the period required to read a register from the INTC; this operation is driven by the peripheral clock), and then clear the BL bit to 0 or set the corresponding interrupt mask. This will secure the necessary time internally. When a number of interrupt flags have to be updated, reading only the register containing the last flag to have been updated causes no problems.

If flag updating is performed while the BL bit is cleared to 0, the program may jump to the interrupt handling routine when the INTEVT value is 0. In this case, interrupt processing is initiated due to the timing relationship between the updating of the flag and recognition.

An on-chip module interrupt source can be assigned any of 30 (5-bit) priority levels (see 10.3). The interrupt level-reception interface is four bits wide and thus handles 15 priority levels (with H'0 as the interrupt-request mask setting). The value in the INTC consists of five bits, one of which is an extension that allows the assignment of an individual priority level to each on-chip module. When the CPU is notified of the priority, the lowest-order bit is rounded down to leave four bits of data. For example, two interrupt sources with priority levels set to H'1A and H'1B will both be output to the CPU as the 4-bit priority level H'D. That is, the two interrupt sources have the same priority value. However, although the rounded codes are the same, the interrupt sources, the interrupt with priority level H'1B clearly has priority when we consider the 5-bit data in the priority setting. That is, the 5-bit values in the fields shown in table 10.5 of INTC are a way to differentiate between interrupts with the same four-bit priority level.

the higher priority level;
in the case above, the interrupt will be that corresponding to the H'1B priority level.
However, if an external interrupt request is also generated at the same time the external interrupt request will have higher priority if it is;

- an NMI interrupt request
- an IRQ or IRL interrupt request that has the same priority level or higher priority level (H'D or greater in the case shown above).

corresponding interrupt. The range of priority levels is defined in the interrupt priority register thus H'02 to H'0B (30 priority levels).

Figure 10.3 On-chip Module Interrupt Priority

10.4.6 Interrupt Exception Handling and Priority

Table 10.12 lists the codes for the interrupt event register (INTEVT) and the order of interrupt priority.

Each interrupt source is assigned a unique INTEVT code. The start address of the exception handling routine is the same for all of the interrupt sources. Therefore, the INTEVT values are used to control branching at the start of the exception handling routine. For instance, the INTEVT values are suitable for use as branch offsets.

The priority order of the on-chip modules is specified as desired by setting values from INT2PRI0 to INT2PRI7. Values 0 and 1 mask the corresponding interrupt. The priority order of the on-chip modules are returned to 0 by a reset.

When interrupt sources share the same priority level and are generated simultaneously, they are handled according to the default priority order given in table 10.12.

Values of INTPRI, INT2PRI0 to INT2PRI7, INTMSK0 to INTMSK2, and INT2MSKR only be updated while the BL bit in SR is set to 1, or the corresponding interrupt is masked. To prevent erroneous interrupt acceptance, clear the BL bit to 0 after having read one of the

L: Low level input	$\overline{\text{IRL}}[3:0] = \text{LLLL (H'0)}$			INTMSK2[31]	—	—
				INTMSKCLR2[31]		
H: High level input (See table 10.11)	$\overline{\text{IRL}}[7:4] = \text{LLHH (H'1)}$	H'220	14	INTMSK2[14]	—	—
				INTMSKCLR2[14]		
	$\overline{\text{IRL}}[3:0] = \text{LLHH (H'1)}$			INTMSK2[30]	—	—
				INTMSKCLR2[30]		
	$\overline{\text{IRL}}[7:4] = \text{LLHL (H'2)}$	H'240	13	INTMSK2[13]	—	—
				INTMSKCLR2[13]		
	$\overline{\text{IRL}}[3:0] = \text{LLHL (H'2)}$			INTMSK2[29]	—	—
				INTMSKCLR2[29]		
	$\overline{\text{IRL}}[7:4] = \text{LLHH (H'3)}$	H'260	12	INTMSK2[12]	—	—
				INTMSKCLR2[12]		
	$\overline{\text{IRL}}[3:0] = \text{LLHH (H'3)}$			INTMSK2[28]	—	—
				INTMSKCLR2[28]		
	$\overline{\text{IRL}}[7:4] = \text{LHLL (H'4)}$	H'280	11	INTMSK2[11]	—	—
				INTMSKCLR2[11]		
	$\overline{\text{IRL}}[3:0] = \text{LHLL (H'4)}$			INTMSK2[27]	—	—
				INTMSKCLR2[27]		
	$\overline{\text{IRL}}[7:4] = \text{LHLH (H'5)}$	H'2A0	10	INTMSK2[10]	—	—
				INTMSKCLR2[10]		
	$\overline{\text{IRL}}[3:0] = \text{LHLH (H'5)}$			INTMSK2[26]	—	—
				INTMSKCLR2[26]		
	$\overline{\text{IRL}}[7:4] = \text{LHHL (H'6)}$	H'2C0	9	INTMSK2[9]	—	—
				INTMSKCLR2[9]		
	$\overline{\text{IRL}}[3:0] = \text{LHHL (H'6)}$			INTMSK2[25]	—	—
				INTMSKCLR2[25]		

10.11)

$\overline{\text{IRL}}[7:4] = \text{HLLH (H'9)}$	H'320	6	INTMSK2[6] INTMSKCLR2[6]	—	—
$\overline{\text{IRL}}[3:0] = \text{HLLH (H'9)}$			INTMSK2[22] INTMSKCLR2[22]	—	—
$\overline{\text{IRL}}[7:4] = \text{HLHL (H'A)}$	H'340	5	INTMSK2[5] INTMSKCLR2[5]	—	—
$\overline{\text{IRL}}[3:0] = \text{HLHL (H'A)}$			INTMSK2[21] INTMSKCLR2[21]	—	—
$\overline{\text{IRL}}[7:4] = \text{HLHH (H'B)}$	H'360	4	INTMSK2[4] INTMSKCLR2[4]	—	—
$\overline{\text{IRL}}[3:0] = \text{HLHH (H'B)}$			INTMSK2[20] INTMSKCLR2[20]	—	—
$\overline{\text{IRL}}[7:4] = \text{HHLL (H'C)}$	H'380	3	INTMSK2[3] INTMSKCLR2[3]	—	—
$\overline{\text{IRL}}[3:0] = \text{HHLL (H'C)}$			INTMSK2[19] INTMSKCLR2[19]	—	—
$\overline{\text{IRL}}[7:4] = \text{HHLH (H'D)}$	H'3A0	2	INTMSK2[2] INTMSKCLR2[2]	—	—
$\overline{\text{IRL}}[3:0] = \text{HHLH (H'D)}$			INTMSK2[18] INTMSKCLR2[18]	—	—
$\overline{\text{IRL}}[7:4] = \text{HHHL (H'E)}$	H'3C0	1	INTMSK2[1] INTMSKCLR2[1]	—	—
$\overline{\text{IRL}}[3:0] = \text{HHHL (H'E)}$			INTMSK2[17] INTMSKCLR2[17]	—	—

	IRQ[3]	H'300	INTPRI [19:16]	INTMSK0[28] INTMSKCLR0 [28]	INTREQ [28]	—	
	IRQ[4]	H'340	INTPRI [15:12]	INTMSK0[27] INTMSKCLR0 [27]	INTREQ [27]	—	
	IRQ[5]	H'380	INTPRI [11:8]	INTMSK0[26] INTMSKCLR0 [26]	INTREQ [26]	—	
	IRQ[6]	H'3C0	INTPRI [7:4]	INTMSK0[25] INTMSKCLR0 [25]	INTREQ [25]	—	
	IRQ[7]	H'200	INTPRI [3:0]	INTMSK0[24] INTMSKCLR0 [24]	INTREQ [24]	—	Low
RTC	ATI	H'480	INT2PRI1 [4:0]	INT2MSKR[2] INT2MSKCR[2]	INT2A0[2] INT2A1[2]	INT2B1[0]	High
	PRI	H'4A0				INT2B1[1]	↑
	CUI	H'4C0				INT2B1[2]	Low
WDT	ITI*	H'560	INT2PRI2 [12:8]	INT2MSKR[5] INT2MSKCR[5]	INT2A0[5] INT2A1[5]	—	
TMU-ch0	TUNI0*	H'580	INT2PRI0 [28:24]	INT2MSKR[0] INT2MSKCR[0]	INT2A0[0] INT2A1[0]	INT2B0[0]	
TMU-ch1	TUNI1*	H'5A0	INT2PRI0 [20:16]			INT2B0[1]	
TMU-ch2	TUNI2*	H'5C0	INT2PRI0 [12:8]			INT2B0[2]	
	TICPI2*	H'5E0	INT2PRI0 [4:0]			INT2B0[3]	

	DMAE (ch0 to 5)*	H'6C0				INT2B3[12]	Low
	DMAE (ch6 to 11)*					INT2B3[13]	Low
SCIF-ch0	ERI0*	H'700	INT2PRI2	INT2MSKR[3]	INT2A0[3]	INT2B2[0]	High
	RXIO*	H'720	[28:24]	INT2MSKCR[3]	INT2A1[3]	INT2B2[1]	↑
	BRI0*	H'740				INT2B2[2]	
	TXIO*	H'760				INT2B2[3]	Low
DMAC(0)	DMINT4*	H'780	INT2PRI3	INT2MSKR[8]	INT2A0[8]	INT2B3[4]	High
	DMINT5*	H'7A0	[20:16]	INT2MSKCR[8]	INT2A1[8]	INT2B3[5]	Low
DMAC(1)	DMINT6*	H'7C0	INT2PRI3	INT2MSKR[9]	INT2A0[9]	INT2B3[6]	High
	DMINT7*	H'7E0	[12:8]	INT2MSKCR[9]	INT2A1[9]	INT2B3[7]	Low
CTM	CMT1	H'900	INT2PRI4	INT2MSKR[12]	INT2A0[12]	—	
			[28:24]	INT2MSKCR[12]	INT2A1[12]		
HAC	HAC1	H'980	INT2PRI4	INT2MSKR[13]	INT2A0[13]	—	
			[20:16]	INT2MSKCR[13]	INT2A1[13]		
PCIC(0)	PCISERR	H'A00	INT2PRI4	INT2MSKR[14]	INT2A0[14]	INT2B4[0]	
			[12:8]	INT2MSKCR[14]	INT2A1[14]		
PCIC(1)	PCIINTA	H'A20	INT2PRI4	INT2MSKR[15]	INT2A0[15]	INT2B4[1]	
			[4:0]	INT2MSKCR[15]	INT2A1[15]		
PCIC(2)	PCIINTB	H'A40	INT2PRI5	INT2MSKR[16]	INT2A0[16]	INT2B4[2]	
			[28:24]	INT2MSKCR[16]	INT2A1[16]		
PCIC(3)	PCIINTC	H'A60	INT2PRI5	INT2MSKR[17]	INT2A0[17]	INT2B4[3]	
			[20:16]	INT2MSKCR[17]	INT2A1[17]		
PCIC(4)	PCIINTD	H'A80	INT2PRI5	INT2MSKR[18]	INT2A0[18]	INT2B4[4]	
			[12:8]	INT2MSKCR[18]	INT2A1[18]		

	RX11*	H'BA0	[20:16]	INT2MSKCR[4]	INT2A1[4]	INT2B2[5]	▲
	BRI1*	H'BC0				INT2B2[6]	
	TX11*	H'BE0				INT2B2[7]	Low
SIOF	SIOFI	H'C00	INT2PRI6 [28:24]	INT2MSKR[14] INT2MSKCR[14]	INT2A0[14] INT2A1[14]	—	
HSPI	SPII	H'C80	INT2PRI6 [20:16]	INT2MSKR[21] INT2MSKCR[21]	INT2A0[21] INT2A1[21]	—	
MMCIF	FSTAT	H'D00	INT2PRI6 [12:8]	INT2MSKR[22] INT2MSKCR[22]	INT2A0[22] INT2A1[22]	INT2B5[0]	High
	TRAN	H'D20				INT2B5[1]	▲
	ERR	H'D40				INT2B5[2]	
	FRDY	H'D60				INT2B5[3]	Low
DMAC(1)	DMINT8*	H'D80	INT2PRI3 [12:8]	INT2MSKR[9] INT2MSKCR[9]	INT2A0[9] INT2A1[9]	INT2B3[8]	High
	DMINT9*	H'DA0				INT2B3[9]	▲
	DMINT10*	H'DC0				INT2B3[10]	
	DMINT11*	H'DE0				INT2B3[11]	Low
TMU-ch3	TUNI3*	H'E00	INT2PRI1 [28:24]	INT2MSKR[1] INT2MSKCR[1]	INT2A0[1] INT2A1[1]	INT2B0[4]	
TMU-ch4	TUNI4*	H'E20	INT2PRI1 [20:16]			INT2B0[5]	
TMU-ch5	TUNI5*	H'E40	INT2PRI1 [12:8]			INT2B0[6]	
SSI	SSII	H'E80	INT2PRI6 [4:0]	INT2MSKR[23] INT2MSKCR[23]	INT2A0[23] INT2A1[23]	—	

GPIO10 (Port E2)		INT2B7[2]
GPIO11 (Port E3)	H'FA0	INT2B7[8]
GPIO11 (Port E4)		INT2B7[9]
GPIO11 (Port E5)		INT2B7[10]
GPIO12 (Port H0)	H'FC0	INT2B7[16]
GPIO12 (Port H1)		INT2B7[17]
GPIO12 (Port J0)		INT2B7[18]
GPIO12 (Port K4)		INT2B7[19]
GPIO13 (Port K5)	H'FE0	INT2B7[24]
GPIO13 (Port E6)		INT2B7[25] Low

Note: *

- ITI: Interval timer interrupt
- TUN10 to TUN15: TMU channels 0 to 5 under flow interrupt
- TICPI2: TMU channel 2 input capture interrupt
- DMINT0 to DMINT11: Transfer end or half-end interrupts for DMAC channel 0 to 11
- DMAE: DMAC address error interrupt (channel 0 to 11)
- ERI0, ERI1: SCIF channel 0, 1 receive error interrupts
- RXI0, RXI1: SCIF channel 0, 1 receive data full interrupts
- BRI0, BRI1: SCIF channel 0, 1 break interrupts
- TXI0, TXI1: SCIF channel 0, 1 transmission data empty interrupts
- FLSTE: FLCTL error interrupt
- FLTEND: FLCTL error interrupt
- FLTRQ0: FLCTL data FIFO transfer request interrupt
- FLTRQ1: FLCTL control code FIFO transfer request interrupt

level or multiple interrupts are generated by a single module, the interrupt with the highest priority is selected according to table 10.12.

3. The priority level of the interrupt selected by the INTC is compared with the interrupt mask level (IMASK) set in SR of the CPU. If the priority level is higher than the mask level, the INTC accepts the interrupt and sends an interrupt request signal to the CPU.
4. The CPU accepts an interrupt at the next break between instructions.
5. The interrupt source code is set in the interrupt event register (INTEVT).
6. The SR and program counter (PC) are saved in SSR and SPC, respectively. At the same time, the PC value of R15 is saved in SGR.
7. The BL, MD, and RB bits in SR are set to 1.
8. Execution jumps to the start address of the interrupt exception handling routine (the start address value set in the vector base register (VBR) and H'0000 0600).

In the exception handling routine, branching with the INTEVT value as an offset provides a convenient way to differentiate between the interrupt sources. Execution thus branches to the appropriate handling routines for the individual interrupt sources.

- Notes:
1. When the INTMU bit in the CPU operating mode register (CPUOPM) is set to 1, the interrupt mask level (IMASK) in SR is automatically set to the level of the accepted interrupt. When the INTMU bit is cleared to 0, the IMASK value in SR is not updated by the accepted interrupt.
 2. The interrupt source flag should be cleared in the interrupt handling routine. To ensure that an interrupt source which should have been cleared is not inadvertently accepted again, read the interrupt source flag after it has been cleared, wait for the time specified in table 10.8, and then clear the BL bit or execute an RTE instruction.
 3. The power-on reset initializes the values of the interrupt mask bits for IRQ, IRL, and chip module interrupts, and interrupts for the on-chip modules. Thus, INTMSKCLR must be used to clear the interrupt mask setting (INTMSK) for any required IRQ, IRL, and chip module interrupts.




Figure 10.4 Interrupt Operation Flowchart

the INTMU bit in CPUOPM is cleared to 0, use software to set the IMASK bit in SR to the same priority level as the accepted interrupt.

5. Execute processing as required in response to the interrupt.
6. Set the BL bit in SR to 1.
7. Restore SSR and SPC from the stack.
8. Execute the RTE instruction.

Following this procedure in the above order ensures that, if further interrupts are generated, an interrupt with higher priority than the one currently being handled can be accepted after a short delay. This reduces the interrupt response time for urgent processing.

10.5.3 Interrupt Masking by MAI Bit

Setting the MAI bit in ICR0 to 1 selects masking of interrupts while the NMI signal is low, regardless of the BL and IMASK bit settings in SR.

- Normal operation or sleep mode

All other interrupts are masked while the NMI signal is low. Note that only NMI interrupt and NMI signal input are generated.

Item	NMI	IRL	IRQ	Other than GPIO/PCIC/ RTC	GPIO/PCIC/ RTC
Priority determination time	5Bcyc + 2Pcyc	8Bcyc + 2Pcyc	4Bcyc + 2Pcyc	5Pcyc	7Pcyc
Wait time until the CPU finishes the current sequence			S-1 (≥ 0) \times lcy		
Interval from the start of interrupt exception handling (saving SR and PC) until a SuperHyway bus request is issued to fetch the first instruction of the exception handling routine			11lcy + 1Scyc		
Response Total time	(S + 10) lcy + 1Scyc + 5Bcyc + 2Pcyc	(S + 10) lcy + 1Scyc + 8Bcyc + 2Pcyc	(S + 10) lcy + 1Scyc + 4Bcyc + 2Pcyc	(S + 10) lcy + 1Scyc + 5Pcyc	(S + 10) lcy + 1Scyc + 7Pcyc
Minimum	29lcy + Sxlcy	27lcy + Sxlcy	35lcy + Sxlcy	31lcy + Sxlcy	39lcy + Sxlcy

[Legend]

lcy: Period of one CPU clock cycle

Scyc: Period of one SuperHyway clock cycle

Bcyc: Period of one bus clock cycle

Pcyc: Period of one peripheral clock cycle

S: Number of instruction execution states




Figure 10.5 Example of Interrupt Handling Routine

To cancel an interrupt request after its acceptance by the CPU, the external device that generated the request must be notified of its acceptance. The method of notification might take the form of using the GPIO to output the acceptance level or interrupt pin information, or writing to a special address in the local bus space. It is necessary to consecutively execute writing to and reading from the GPIO register or the special location in the local bus space.

After clearing an interrupt request that is held in the detection circuit, ensure that the time for the CPU to detect the interrupt has elapsed. To ensure this time, consecutively execute writing to INTMSK0/1 and INTMSKCLR0/1 and reading of INTMSK0/1.

	request masking	INTMSK1
2	Setting IRL/ $\overline{\text{IRQ}}[7:4]$ pins to operate as interrupt-request pins	Write 0 to the OMSEL12 bit in C Write 0 to the PE6MD[1:0] bits in
3	Setting $\overline{\text{IRQ}}/\overline{\text{IRL}}[7:0]$ pins for level-encoded or individual interrupt request input and setting usage of holding function for IRQ level-sense or IRL interrupt	Set the IRLM[1:0] bits and the L ICR0
4	Start of IRL and IRQ interrupt detection	Write 1 to the corresponding bit in INTMSKCLR0 and INTMSKCLF

10.7.3 To clear IRQ and IRL interrupt requests

The procedure for clearing interrupts held in the INTC is as follows.

- **To clear IRL interrupt requests**

When the holding function is in use ($\text{ICR0.LSH} = 0$), clear an IRL interrupt request from the $\overline{\text{IRQ}}/\overline{\text{IRL}}[3:0]$ pins by writing a 1 to the IM10 bit in INTMSK1, and clear an IRL interrupt request from the $\overline{\text{IRQ}}/\overline{\text{IRL}}[7:4]$ pins by writing a 1 to the IM11 bit in the same register. Interrupt requests held in the detection circuit are not cleared even if each of the corresponding interrupt levels is masked by the setting in INTMSK2.

When the holding function is not in use ($\text{ICR0.LSH} = 1$), interrupt requests are simply held.

- **To clear IRQ level-sense interrupt requests**

When the holding function is in use ($\text{ICR0.LSH} = 0$), clear an IRQ level-sense interrupt request from the $\overline{\text{IRQ}}/\overline{\text{IRL}}[7:0]$ pins by writing a 1 to the corresponding mask bit (IM00-IM07) of INTMSK0.


An IRQ interrupt request detected by the INTIC is not cleared even if a 1 is written to corresponding bit in INTMSK0.

The LBSC has the following features.

- Controls six areas, areas 0 to 2 and 4 to 6, of an external memory space divided into areas.
 - Maximum 64 Mbytes for each of areas 0 to 2 and 4 to 6
 - Bus width of each area can be controlled through register settings (except area 0, controlled by the external pin setting)
 - Wait-cycle insertion by the $\overline{\text{RDY}}$ pin
 - Wait-cycle insertion can be controlled by a program
 - Types of memory are specifiable for connection to each area
 - Output of the control signals of memory to each area
 - Automatic wait cycle insertion to prevent data bus collisions on consecutive memory accesses
 - Insertion of cycles to ensure the setup time and hold time to the write strobe on a cycle enables connection to low-speed memory
- SRAM interface
 - Wait-cycle insertion can be controlled by a program
 - Insertion of the wait cycle through the $\overline{\text{RDY}}$ pin
 - Connectable areas : 0 to 2 and 4 to 6
 - Settable bus widths: 32, 16, and 8 bits
- Burst ROM interface
 - Wait-cycle insertion can be controlled by a program
 - Burst length specified by the register
 - Connectable areas: 0 to 2 and 4 to 6
 - Settable bus widths: 32, 16, and 8 bits

- Wait cycle insertion can be controlled by a program
- Bus sizing function for I/O bus width
- Little endian
 - Connectable areas: 5 and 6
 - Settable bus widths: 16 and 8 bits
- Function for ATA device access

Figure 11.1 shows a block diagram of the LBSC.



[Legend]

BCR: Bus Control Register

CSnBCR: CSn Bus Control Register (n = 0 to 2, 4 to 6)

CSnPCR: CSn PCMCIA Control Register (n = 5, 6)

CSnWCR: CSn Wait Control Register (n = 0 to 2, 4 to 6)

Figure 11.1 LBSC Block Diagram

Asserted once for a burst transfer when MPX interface.

Asserted each data cycle for a burst transfer when setting other interfaces.

$\overline{CS6}$ to $\overline{CS4}$, $\overline{CS2}$ to $\overline{CS0}$	Chip Select 6 to 4 and 2 to 0	Output	Chip select signal that indicates the area accessed. $\overline{CS5}$ and $\overline{CS6}$ can also be used as $\overline{CE1A}$ to $\overline{CE1B}$ of PCMCIA.
R/\overline{W}	Read/Write	Output	Data bus input/output direction designation signal. Also used as PCMCIA interface designation signal.
$\overline{RD}/\overline{FRAME}$	Read/Cycle Frame	Output	Strobe signal indicating a read cycle. \overline{RD} signal when setting MPX interface.
$\overline{WE0}/\overline{REG}$	Data Enable 0	Output	When setting SRAM interface: write strobe signal for D7 to D0 When setting PCMCIA interface: \overline{REG} signal
$\overline{WE1}$	Data Enable 1	Output	When setting SRAM interface: write strobe signal for D15 to D8 When setting PCMCIA interface: Write strobe signal
$\overline{WE2}/\overline{IORD}$	Data Enable 2	Output	When setting SRAM interface: write strobe signal for D23 to D16 When setting PCMCIA interface: \overline{IORD} signal
$\overline{WE3}/\overline{IOWR}$	Data Enable 3	Output	When setting SRAM interface: write strobe signal for D31 to D24 When setting PCMCIA interface: \overline{IOWR} signal
\overline{RDY}	Ready	Input	Wait cycle request signal

MODE5* ⁶	Endian Switchover	Input	Endian setting at a power-on reset
$\overline{\text{DACK0}}$ * ^{7, 10}	DMA channel 0 transfer end notification	Output	Strobe output from channel 0 to external which has output $\overline{\text{DREQ0}}$ * ¹¹ , regarding transfer request
$\overline{\text{DACK1}}$ * ^{7, 10}	DMA channel 1 transfer end notification	Output	Strobe output from channel 1 to external which has output $\overline{\text{DREQ1}}$ * ¹¹ , regarding transfer request
$\overline{\text{DACK2}}$ * ^{8, 10}	DMA channel 2 transfer end notification	Output	Strobe output from channel 2 to external which has output $\overline{\text{DREQ2}}$ * ¹¹ , regarding transfer request
$\overline{\text{DACK3}}$ * ^{9, 10}	DMA channel 3 transfer end notification	Output	Strobe output from channel 3 to external which has output $\overline{\text{DREQ3}}$ * ¹¹ , regarding transfer request

- Notes:
1. These pins are multiplexed with the GPIO pins.
 2. This pin is multiplexed with the TMU/RTC and GPIO pin.
 3. This pin is multiplexed with the GPIO pin.
 4. When bits TYPE2 to TYPE0 in the CS5 bus control register (CS5BCR) are set to B'100, $\overline{\text{CE2A}}$ act as PCMCIA output pin, and bits TYPE2 to TYPE0 in the CS6 bus control register (CS6BCR) are set to B'100, $\overline{\text{CE2B}}$ act as PCMCIA output pin.
 5. This pin is multiplexed with the INTC and FLCTL pin.
 6. This pin is multiplexed with the SCIF, MMCIF and GPIO pin.
 7. This pin is multiplexed with the MODE control and GPIO pin.
 8. This pin is multiplexed with the $\overline{\text{MRESETOUT}}$, H-UDI, and GPIO pin.
 9. This pin is multiplexed with the INTC, H-UDI and GPIO pin.
 10. Can be selectable the polarity (initial state is low active). For details, see section 14, Direct Memory Access Controller (DMAC).
 11. Can be selectable the polarity and detection edge (initial state is low active). For details, see section 14, Direct Memory Access Controller (DMAC).

memory space is 64 Mbytes; the LBSC can control a total of 6 areas with a maximum capacity of 384 Mbytes as the external memory spaces.

A virtual address can be allocated to any physical address through the address translation of the MMU. For details, see section 7, Memory Management Unit (MMU).

With the LBSC, various types of memory or PC cards can be connected to each of the six areas shown in table 11.2, and accordingly output the chip select signals ($\overline{CS0}$ to $\overline{CS2}$, $\overline{CS4}$ to $\overline{CS6}$, $\overline{CE2A}$ and $\overline{CE2B}$). $\overline{CS0}$ to $\overline{CS2}$ are asserted when accessing areas 0 to 2 individually, and $\overline{CS4}$ to $\overline{CS6}$ are asserted when accessing areas 4 to 6 individually. When the PCMCIA interface is selected for area 5 or 6, $\overline{CE2A}$ or $\overline{CE2B}$ is asserted along with $\overline{CS5}$ and $\overline{CS6}$ for the bytes accessed.

Area 3 is for DDR-SDRAM memory space and controlled by the DDR-SDRAM Interface (DDRIF). For details, see section 12, DDR-SDRAM Interface (DDRIF).

Areas 2, 4, and 5 can also be used for the DDR-SDRAM memory space, and area 4 can also be used for the PCI memory space by setting the Memory Address Map Select Register (MMASR). Area 7 is a reserved area. For the PCI memory space, see section 13, PCI Controller (PCIC). DDRIF and PCIC support a 32-bit physical address space in addition to a 29-bit address space. For a 32-bit physical address, refer also to section 7.7, 32-Bit Address Extended mode.




Figure 11.2 Correspondence between Virtual Address Space and External Memory of LBSC

			MPX	32 ^{*2}	
			Byte control SRAM	16, 32 ^{*2}	
2 ^{*4}	H'0800 0000 to H'0BFF FFFF	64 Mbytes	SRAM	8, 16, 32 ^{*2}	8/16/32
			Burst ROM	8, 16, 32 ^{*2}	32 byte
			MPX	32 ^{*2}	
			(DDR-SDRAM)	32	
3 ^{*3}	H'0C00 0000 to H'0FFF FFFF	64 Mbytes	(DDR-SDRAM)	32	8/16/32
					32 byte
4 ^{*4,5}	H'1000 0000 to H'13FF FFFF	64 Mbytes	SRAM	8, 16, 32 ^{*2}	8/16/32
			Burst ROM	8, 16, 32 ^{*2}	32 byte
			MPX	32 ^{*2}	
			Byte control SRAM	16, 32 ^{*2}	
			(DDR-SDRAM)	32	
			(PCI)	32	
5 ^{*4}	H'1400 0000 to H'17FF FFFF	64 Mbytes	SRAM	8, 16, 32 ^{*2}	8/16/32
			Burst ROM	8, 16, 32 ^{*2}	32 byte
			MPX	32 ^{*2}	
			PCMCIA	8, 16 ^{*2,6}	
			(DDR-SDRAM)	32	
6	H'1800 0000 to H'1BFF FFFF	64 Mbytes	SRAM	8, 16, 32 ^{*2}	8/16/32
			Burst ROM	8, 16, 32 ^{*2}	32 byte
			MPX	32 ^{*2}	
			PCMCIA	8, 16 ^{*2,6}	

5. This area can be used for the PCI memory by setting MMSELR. For details, see Section 13, PCI Controller (PCIC).
6. With the PCMCIA interface, the bus width is either 8 bits or 16 bits.
7. Area 7 is a reserved area. If a reserved area is accessed, correct operation cannot be guaranteed.
8. If 8 or 16 bytes access transfer by another LSI internal bus master module is executed, the LBSC is executing two or four times 32-bit access individually.

Area 0: H'0000 0000	SRAM/burst ROM/MPX	
Area 1: H'0400 0000	SRAM/burst ROM/MPX/byte control SRAM	
Area 2: H'0800 0000	SRAM/burst ROM/MPX/DDR-SDRAM	
Area 3: H'0C00 0000	DDR-SDRAM	
Area 4: H'1000 0000	SRAM/burst ROM/MPX/byte control SRAM /DDR-SDRAM/PCI	
Area 5: (1st half) H'1400 0000 (2nd half) H'1600 0000	SRAM/burst ROM/MPX/PCMCIA /DDR-SDRAM	} The PCMCIA interface for memory and I/O ca
Area 6: (1st half) H'1800 0000 (2nd half) H'1A00 0000	SRAM/burst ROM/MPX/PCMCIA	

Figure 11.3 External Memory Space Allocation (29-bit address mode)

Low	High	8 bits
High	Low	16 bits
High	High	32 bits (Other than MPX)

When either the SRAM or ROM interface is used in areas 1 to 2 and 4 to 6, a bus width of 8 or 32 bits can be selected through the CSn bus control register (CSnBCR). When the burst interface is used, a bus width of 8, 16, or 32 bits can be selected. When the byte-control SDRAM interface is used, a bus width of 16 or 32 bits can be selected. When the MPX interface is used, a bus width of 32 bits should be selected.

When using the PCMCIA interface, a bus width of 8 or 16 bits should be selected. For details, see section 11.5.5, PCMCIA Interface.

For details, see section 11.4.3, CSn Bus Control Register (CSnBCR).

The bus width of the DDR-SDRAM and the PCI interfaces is 32 bits. For details, see section 11.4.4, DDR-SDRAM Interface (DDRIF), and section 13, PCI Controller (PCIC).

The addresses of area 7 (H'1C00 0000 to H'1FFF FFFF) are reserved and must not be used.

11.3.4 PCMCIA Support

This LSI supports the PCMCIA interface specifications for areas 5 and 6 in the external space.

The IC memory card interface and I/O card interface prescribed in JEIDA specifications 4.2 (PCMCIA2.1) are supported.

Both the IC memory card interface and the I/O card interface are supported in areas 5 and 6 in the external memory space.

The PCMCIA interface is only supported in little endian mode.

Table 11.5 PCMCIA Interface Features

Item	Features
Access	Random access
Data bus	8/16 bits
Memory type	Masked ROM, OTPROM, EPROM, flash memory, SRAM device
Common memory capacity	Maximum 64 Mbytes
Attribute memory capacity	Maximum 64 Mbytes
Others	Dynamic bus sizing for I/O bus width, Access to ATA device control register

7	$\overline{CE1}$	I	Card enable	$\overline{CE1}$	I	Card enable	$\overline{CS5}$ or
8	A10	I	Address	A10	I	Address	A10
9	\overline{OE}	I	Output enable	\overline{OE}	I	Output enable	\overline{RD}
10	A11	I	Address	A11	I	Address	A11
11	A9	I	Address	A9	I	Address	A9
12	A8	I	Address	A8	I	Address	A8
13	A13	I	Address	A13	I	Address	A13
14	A14	I	Address	A14	I	Address	A14
15	\overline{WE}	I	Write enable	\overline{WE}	I	Write enable	$\overline{WE1}$
16	READY	O	Ready	\overline{IREQ}	O	Interrupt request	Sensed
17	VCC		Operation power supply	VCC		Operation power supply	—
18	VPP1 (VPP)		Programming power supply	VPP1 (VPP)		Programming/ peripheral power supply	—
19	A16	I	Address	A16	I	Address	A16
20	A15	I	Address	A15	I	Address	A15
21	A12	I	Address	A12	I	Address	A12
22	A7	I	Address	A7	I	Address	A7
23	A6	I	Address	A6	I	Address	A6
24	A5	I	Address	A5	I	Address	A5
25	A4	I	Address	A4	I	Address	A4
26	A3	I	Address	A3	I	Address	A3
27	A2	I	Address	A2	I	Address	A2
28	A1	I	Address	A1	I	Address	A1
29	A0	I	Address	A0	I	Address	A0

37	D11	I/O	Data	D11	I/O	Data	D11
38	D12	I/O	Data	D12	I/O	Data	D12
39	D13	I/O	Data	D13	I/O	Data	D13
40	D14	I/O	Data	D14	I/O	Data	D14
41	D15	I/O	Data	D15	I/O	Data	D15
42	$\overline{CE2}$	I	Card enable	$\overline{CE2}$	I	Card enable	$\overline{CE2A}$
43	\overline{RFSH} (VS1)	I	Refresh request	\overline{RFSH} (VS1)	I	Refresh request	Output
44	RSRVD		Reserved	\overline{IORD}	I	I/O read	\overline{IORD}
45	RSRVD		Reserved	\overline{IOWR}	I	I/O write	\overline{IOWR}
46	A17	I	Address	A17	I	Address	A17
47	A18	I	Address	A18	I	Address	A18
48	A19	I	Address	A19	I	Address	A19
49	A20	I	Address	A20	I	Address	A20
50	A21	I	Address	A21	I	Address	A21
51	VCC		Power supply	VCC		Power supply	—
52	VPP2 (VPP)		Programming power supply	VPP2 (VPP)		Programming/ peripheral power supply	—
53	A22	I	Address	A22	I	Address	A22
54	A23	I	Address	A23	I	Address	A23
55	A24	I	Address	A24	I	Address	A24
56	A25	I	Address	A25	I	Address	A25
57	RSRVD		Reserved	RSRVD		Reserved	—

63	BVD1	O	Battery voltage detection	\overline{STSCHG}	O	Card status change	Sensed
64	D8	I/O	Data	D8	I/O	Data	D8
65	D9	I/O	Data	D9	I/O	Data	D9
66	D10	I/O	Data	D10	I/O	Data	D10
67	$\overline{CD2}$	O	Card detection	$\overline{CD2}$	O	Card detection	Sensed
68	GND		Ground	GND		Ground	—

Notes: 1. I/O means input/output on the side of the PCMCIA card.

The polarity of the PCMCIA card interface means that on the side of the card, polarity of the corresponding pin of this LSI means that on the side of this LSI.

2. WP is not supported.
3. Check the polarity.

CS0 Bus Control Register	CS0BCR	R/W	H'FF80 2000	H'1F80 2000
CS1 Bus Control Register	CS1BCR	R/W	H'FF80 2010	H'1F80 2010
CS2 Bus Control Register	CS2BCR	R/W	H'FF80 2020	H'1F80 2020
CS4 Bus Control Register	CS4BCR	R/W	H'FF80 2040	H'1F80 2040
CS5 Bus Control Register	CS5BCR	R/W	H'FF80 2050	H'1F80 2050
CS6 Bus Control Register	CS6BCR	R/W	H'FF80 2060	H'1F80 2060
CS0 Wait Control Register	CS0WCR	R/W	H'FF80 2008	H'1F80 2008
CS1 Wait Control Register	CS1WCR	R/W	H'FF80 2018	H'1F80 2018
CS2 Wait Control Register	CS2WCR	R/W	H'FF80 2028	H'1F80 2028
CS4 Wait Control Register	CS4WCR	R/W	H'FF80 2048	H'1F80 2048
CS5 Wait Control Register	CS5WCR	R/W	H'FF80 2058	H'1F80 2058
CS6 Wait Control Register	CS6WCR	R/W	H'FF80 2068	H'1F80 2068
CS5 PCMCIA Control Register	CS5PCR	R/W	H'FF80 2070	H'1F80 2070
CS6 PCMCIA Control Register	CS6PCR	R/W	H'FF80 2080	H'1F80 2080

Note: * Do not access registers with other than the designated access size.

CS6 Bus Control Register	CS6BCR	H'7777 7770	Retained	Re
CS0 Wait Control Register	CS0WCR	H'7777 770F	Retained	Re
CS1 Wait Control Register	CS1WCR	H'7777 770F	Retained	Re
CS2 Wait Control Register	CS2WCR	H'7777 770F	Retained	Re
CS4 Wait Control Register	CS4WCR	H'7777 770F	Retained	Re
CS5 Wait Control Register	CS5WCR	H'7777 770F	Retained	Re
CS6 Wait Control Register	CS6WCR	H'7777 770F	Retained	Re
CS5 PCMCIA Control Register	CS5PCR	H'7700 0000	Retained	Re
CS6 PCMCIA Control Register	CS6PCR	H'7700 0000	Retained	Re

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	AF
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	All 0	R/W	Reserved Set these bits to H'A5A5 only when writing to bits in this register. These bits are always read as 0.
15 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

the PCI memory space, and other areas as the space

100: Sets areas 2 to 5 (H'0800 0000 to H'17FF FFFF) DDRIF space

101: Setting prohibited

110: Setting prohibited

111: Setting prohibited

The MMSELR must be written by the CPU. Writing to MMSELR, the DMAC or PCIC must be set not to access to any resources, and all processing should be finished (for example, SYNCO instruction preceding the MOV instruction should be executed) before MMSELR is modified.

In addition, execute the MOV instruction to read out MMSELR (a dummy read) twice and the SYNCO instruction in succession immediately after a MOV instruction of write to MMSELR.

Example:

```
-----  
MOV.L   #H'FF400020, R0           ;  
MOV.L   #MMSELR_DATA, R1         ; MMSELR_DATA=Writing value of MMSELR  
SYNCO                               ; (upper word=H'A5) (lower word=H'00)  
MOV.L   R1, @R0                   ; Writing to MMSELR  
MOV.L   @R0, R2  
MOV.L   @R0, R2  
SYNCO  
-----
```


Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	ENDIAN	—	—	—	—	DPUP	—	OPUP	DACKBST[3:0]			—	—	
Initial value:	0/1*	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	HIZ CNT	—	—	—	—	—	—	—	ASYNCR[6:0]				
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W

Note: * The initial value of the endian bit (bit 31) depends on the MODE5 pin setting.

Bit	Bit Name	Initial Value	R/W	Description
31	ENDIAN	0/1	R	<p>Endian Flag</p> <p>The value of the external pin (MODE5) designating the endian mode is sampled at a power-on reset of the PRESET pin. This bit determines the endian mode of the spaces.</p> <p>0: Indicates that the external pin (MODE5) designating the endian mode is low at a power-on reset. The little-endian mode is specified for this LSI.</p> <p>1: Indicates that the external pin (MODE5) designating the endian mode is high at a power-on reset. The big-endian mode is specified for this LSI.</p>
30 to 27	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>

Note: * We recommend that a pull-up resistor be externally connected to the data pins if required.

25	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
24	OPUP	0	R/W	Control Output Pin Pull-Up Resistor Control Specifies the pull-up resistor state (A25 to A0, CS2, CS4 to CS6, RD/FRAM, WE, R/W, CE2B) when the control output pins are high-impedance. This bit is initialized by a power-on reset. 0: Pull-up resistors are on for control output pins (A0, BS, CS0 to CS2, CS4 to CS6, RD/FRAM, R/W, CE2A, and CE2B) 1: Pull-up resistors are off for control output pins (A0, BS, CS0 to CS2, CS4 to CS6, RD/FRAM, R/W, CE2A, and CE2B)
23 to 20	DACKBST [3:0]	All 0	R/W	DACK Burst Select the assert period of $\overline{\text{DACK0}}$ to $\overline{\text{DACK3}}$ signals. 0: $\overline{\text{DACK}}$ signals asserted in synchronization with bus cycle. 1: $\overline{\text{DACK}}$ signals remain asserted from burst start to end in DMA burst transfer mode Only set to 1 when the area of a $\overline{\text{DACK}}$ assertion is the PCMCIA interface memory; otherwise this bit should be cleared to 0. DACKBST[3]: $\overline{\text{DACK3}}$ DACKBST[2]: $\overline{\text{DACK2}}$ DACKBST[1]: $\overline{\text{DACK1}}$ DACKBST[0]: $\overline{\text{DACK0}}$

16	DMABST	0	R/W	<p>DMAC Burst Mode Transfer Priority Setting</p> <p>Specifies the priority of burst mode transfers to DMAC. When this bit is cleared to 0, the priority follows: bus release, DMAC (burst mode), CPU, PCIC. When this bit is set to 1, the bus release is performed until completion of the DMAC burst mode transfer. This bit is initialized at a power-on reset.</p> <p>0: DMAC burst mode transfer priority setting cleared 1: DMAC burst mode transfer priority setting set</p>
15	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>
14	HIZCNT	0	R/W	<p>High Impedance (Hi-Z) Control</p> <p>Specifies the state of signals \overline{WE} and $\overline{RD}/\overline{FRAME}$ during the bus-released state.</p> <p>0: Signals of \overline{WE} and $\overline{RD}/\overline{FRAME}$ are high-impedance during the bus-released state 1: Signals of \overline{WE} and $\overline{RD}/\overline{FRAME}$ are output low during bus-released state</p>
13 to 7	—	0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>

11.4.3 CSn Bus Control Register (CSnBCR)

CSnBCR are 32-bit readable/writable registers that specify the bus width for area n (n = 0 to 6), numbers of wait, setup, and hold cycles to be inserted, burst length, and memory type.

Some types of memory continue to drive the data bus immediately after the read signal is inactivated. Therefore, a data bus collision may occur when there is consecutive memory access to different areas or writing to a memory immediately after reading. This LSI automatically inserts the number of idle cycles set by CSnBCR to prevent data bus collision.

CSnBCR is initialized to H'7777 7770 by a power-on reset, but is not initialized by a master reset. Do not access external memory space other than area 0 until the CSnBCR initialization is completed.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	IWW			—	IWRWD			—	IWRWS			—	IW
Initial value:	0	1	1	1	0	1	1	1	0	1	1	1	0	1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	IWRRS			BST		SZ		RDSPL	BW			MPX	T
Initial value:	0	1	1	1	0	1	1	1	0	1	1	1	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W*	R/W*	R/W	R/W	R/W	R/W	R/W*	R/W

Note: * Bits SZ and MPX in CS0BCR are read-only.

000: No idle cycle inserted
 001: 1 idle cycle inserted
 010: 2 idle cycles inserted
 011: 3 idle cycles inserted
 100: 4 idle cycles inserted
 101: 5 idle cycles inserted
 110: 6 idle cycles inserted
 111: 7 idle cycles inserted

27	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
26 to 24	IWRWD	111	R/W	Idle Cycles between Read-Write to Different S Specify the number of idle cycles to be inserte access to a memory connected to the space i completed. The target cycles are read-write c different spaces. For details, see section 11.5 Cycles between Accesses. 000: No idle cycle inserted 001: 1 idle cycle inserted 010: 2 idle cycles inserted 011: 3 idle cycles inserted 100: 4 idle cycles inserted 101: 5 idle cycles inserted 110: 6 idle cycles inserted 111: 7 idle cycles inserted

000: No idle cycle inserted
 001: 1 idle cycle inserted
 010: 2 idle cycles inserted
 011: 3 idle cycles inserted
 100: 4 idle cycles inserted
 101: 5 idle cycles inserted
 110: 6 idle cycles inserted
 111: 7 idle cycles inserted

19	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
18 to 16	IWRRD	111	R/W	Idle Cycles between Read-Read to Different Spaces Specify the number of idle cycles to be inserted between access to a memory connected to the space is completed. The target cycles are read-read cycles between different spaces. For details, see section 11.5.1. Cycles between Accesses. 000: No idle cycle inserted 001: 1 idle cycle inserted 010: 2 idle cycles inserted 011: 3 idle cycles inserted 100: 4 idle cycles inserted 101: 5 idle cycles inserted 110: 6 idle cycles inserted 111: 7 idle cycles inserted

000: No idle cycle inserted
001: 1 idle cycle inserted
010: 2 idle cycles inserted
011: 3 idle cycles inserted
100: 4 idle cycles inserted
101: 5 idle cycles inserted
110: 6 idle cycles inserted
111: 7 idle cycles inserted

11, 10	BST	01	R/W	Burst Length
--------	-----	----	-----	--------------

When a burst ROM interface is used, these bits determine the number of accesses in a burst. The MPX is not affected.

00: 4 consecutive accesses (Can be used with 16-bit or 32-bit bus width)

01: 8 consecutive accesses (Can be used with 16-bit or 32-bit bus width)

10: 16 consecutive accesses (Can be used with 16-bit bus width)

11: 32 consecutive accesses (Can be used with 16-bit bus width)

Note: * Bits SZ in CS0BCR are read-only. The bits in CS0BCR are set to 11 when area 0 is accessed through the MPX interface by the MODE3 and pins.

7	RDSPL	0	R/W	<p>\overline{RD} Hold Cycle</p> <p>Specifies the number of cycles to be inserted in the \overline{RD} assertion period to elongate the data hold time for the read data sample timing. When setting this bit to 1, specify the number of \overline{RD} negation-\overline{CSn} negation cycles as 1 or more by setting the RDH bit in CS0BCR. Also the \overline{RD} negation-\overline{CSn} negation delay cycle is reduced by 1 cycle when this bit is set to 1 (Available only when the SRAM interface or byte control 3 is used interface).</p> <p>0: No hold cycle inserted 1: 1 hold cycle inserted</p>
6 to 4	BW	111	R/W	<p>Burst Pitch</p> <p>When the burst ROM interface is used, these bits specify the number of wait cycles to be inserted between the second data access in a burst transfer.</p> <p>000: No idle cycle inserted, \overline{RDY} signal disabled 001: 1 idle cycle inserted, \overline{RDY} signal enabled 010: 2 idle cycles inserted, \overline{RDY} signal enabled 011: 3 idle cycles inserted, \overline{RDY} signal enabled 100: 4 idle cycles inserted, \overline{RDY} signal enabled 101: 5 idle cycles inserted, \overline{RDY} signal enabled 110: 6 idle cycles inserted, \overline{RDY} signal enabled 111: 7 idle cycles inserted, \overline{RDY} signal enabled</p>

001: SRAM with byte-control

010: Burst ROM (burst at read/SRAM at write)

011: Reserved (Setting prohibited)

100: PCMCIA *²

101: Reserved (Setting prohibited)

110: Reserved (Setting prohibited)

111: Reserved (Setting prohibited)

Note: 1. Setting possible only in CS1BCR and CS4BCR

2. Setting possible only in CS5BCR and CS6BCR

Initial value:	0	1	1	1	0	1	1	1	0	1	1	1	0	1
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	WTS			—	WTH			—	BSH			IW[3:0]	
Initial value:	0	1	1	1	0	1	1	1	0	0	0	0	1	1
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
30 to 28	ADS	111	R/W	Address Setup Cycle Specify the number of cycles to be inserted to the address setup time to the CSn assertion. (Only when the SRAM interface, byte control SF interface, or burst ROM interface is selected.) Clear to 0 when using PCMCIA interface. 000: No cycle inserted 001: 1 cycle inserted 010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted

001: 1 cycle inserted
 010: 2 cycles inserted
 011: 3 cycles inserted
 100: 4 cycles inserted
 101: 5 cycles inserted
 110: 6 cycles inserted
 111: 7 cycles inserted

23	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
22 to 20	RDS	111	R/W	RD Setup Cycle (\overline{CSn} Assertion–RD Assertion Cycle) Specify the number of cycles to be inserted for assertion to RD assertion (Available only when SRAM interface, byte control SRAM interface or ROM interface is selected.) 000: No cycle inserted 001: 1 cycle inserted 010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted

000: No cycle inserted
 001: 1 cycle inserted
 010: 2 cycles inserted
 011: 3 cycles inserted
 100: 4 cycles inserted
 101: 5 cycles inserted
 110: 6 cycles inserted
 111: 7 cycles inserted

15	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
14 to 12	WTS	111	R/W	\overline{WE} Setup Cycle (\overline{CSn} Assertion– \overline{WE} Assertion Cycle) Specify the number of cycles to be inserted from \overline{CSn} assertion to \overline{WE} assertion. (Available only when the SRAM interface, byte control or SRAM interface burst ROM interface is selected.) 000: No cycle inserted 001: 1 cycle inserted 010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted



- 000: No cycle inserted
- 001: 1 cycle inserted
- 010: 2 cycles inserted
- 011: 3 cycles inserted
- 100: 4 cycles inserted
- 101: 5 cycles inserted
- 110: 6 cycles inserted
- 111: 7 cycles inserted

7	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
6 to 4	BSH	000	R/W	\overline{BS} Hold Cycle Specify the number of cycles for the \overline{BS} assertion access cycle number is not change by setting bits. This setting is valid when \overline{CSn} assertion- \overline{WE} assertion delay cycle (RDS or WTS setting to 1 or more. 000: \overline{BS} assertion is 1 cycle 001: \overline{BS} assertion is 2 cycle 010: Setting prohibited 011: Setting prohibited 100: Setting prohibited 101: Setting prohibited 110: Setting prohibited 111: Setting prohibited

0000: 0 cycles inserted 1000: 9 cycles inserted
0010: 2 cycles inserted 1010: 11 cycles inserted
0011: 3 cycles inserted 1011: 13 cycles inserted
0100: 4 cycles inserted 1100: 15 cycles inserted
0101: 5 cycles inserted 1101: 17 cycles inserted
0110: 6 cycles inserted 1110: 21 cycles inserted
0111: 7 cycles inserted 1111: 25 cycles inserted

- When the MPX interface is selected, the number of wait cycles are inserted by the setting value of IW2 and then IW3 setting is invalid. And the external wait cycle insertion by using the \overline{RDY} pin monitor is not used in all the following settings.

IW2 specifies the number of wait cycle to be inserted into second data or after.

0: No cycle inserted

1: 1 cycle inserted

IW[1:0] specify the number of wait cycles to be inserted into first data.

00: 1 cycle inserted into read cycle and no cycle inserted into write cycle

01: 1 cycle inserted into read cycle and 1 cycle inserted into write cycle

10: 2 cycles inserted into read cycle and 2 cycles inserted into write cycle

11: 3 cycles inserted into read cycle and 3 cycles inserted into write cycle

in CSnWCR. CSnPCR is initialized to H'7700 0000 by a power-on reset, but is not initialized after a manual reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	SAA				—	SAB			PCWA	PCWB		PCW	
Initial value:	0	1	1	1	0	1	1	1	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	TEDA				—	TEDB			—	TEHA		—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
30 to 28	SAA	111	R/W	Space Property A Specify the space property of PCMCIA connector first half of area n (n = 5 and 6). 000: ATA complement mode 001: Dynamic I/O bus sizing 010: 8-bit I/O space 011: 16-bit I/O space 100: 8-bit common memory 101: 16-bit common memory 110: 8-bit attribute memory 111: 16-bit attribute memory

- 010: 8-bit I/O space
- 011: 16-bit I/O space
- 100: 8-bit common memory
- 101: 16-bit common memory
- 110: 8-bit attribute memory
- 111: 16-bit attribute memory

23, 22	PCWA	00	R/W	<p>PCMCIA Wait A</p> <p>Wait cycle for low-speed PCMCIA. The number of wait cycles specified by these bits is added to the number of wait cycles designated by the IW bits in CSnWCR.</p> <p>These bits are valid, when the access area of the PCMCIA interface is first half of area n (n = 5 and 6).</p> <p>00: No wait cycle inserted</p> <p>01: 15 wait cycles inserted</p> <p>10: 30 wait cycles inserted</p> <p>01: 50 wait cycles inserted</p>
21, 20	PCWB	00	R/W	<p>PCMCIA Wait B</p> <p>Wait cycle for low-speed PCMCIA. The number of wait cycles specified by these bits is added to the number of wait cycles designated by PCIW.</p> <p>These bits are valid, when the access area of the PCMCIA interface is second half of area n (n = 5 and 6).</p> <p>00: No wait cycle inserted</p> <p>01: 15 wait cycles inserted</p> <p>10: 30 wait cycles inserted</p> <p>01: 50 wait cycles inserted</p>

0100: 4 cycles inserted
 0101: 5 cycles inserted
 0110: 6 cycles inserted
 0111: 7 cycles inserted
 1000: 8 cycles inserted
 1001: 9 cycles inserted
 1010: 11 cycles inserted
 1011: 13 cycles inserted
 1100: 15 cycles inserted
 1101: 17 cycles inserted
 1110: 21 cycles inserted
 1111: 25 cycles inserted

Note: Specify the number of wait cycle designator CSnWCR when the access area of PCMCIA is the first half of area 5 or 6.

15	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

100: 6 wait cycles inserted
 101: 9 wait cycles inserted
 110: 12 wait cycles inserted
 111: 15 wait cycles inserted

11	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
10 to 8	TEDB	000	R/W	$\overline{OE}/\overline{WE}$ Assert Delay B These bits set the delay time from address output to $\overline{OE}/\overline{WE}$ assertion for the access of second half of PCMCIA interface (area n, n = 5 and 6). 000: No wait cycle inserted 001: 1 wait cycle inserted 010: 2 wait cycles inserted 011: 3 wait cycles inserted 100: 6 wait cycles inserted 101: 9 wait cycles inserted 110: 12 wait cycles inserted 111: 15 wait cycles inserted
7	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

100: 6 wait cycles inserted
 101: 9 wait cycles inserted
 110: 12 wait cycles inserted
 111: 15 wait cycles inserted

3	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
2 to 0	TEHB	000	R/W	$\overline{OE}/\overline{WE}$ Negation-Address Delay B These bits set the delay time from $\overline{OE}/\overline{WE}$ ne address hold for the access of second half ar PCMCIA interface (area n, n = 5 and 6). 000: No wait cycle inserted 001: 1 wait cycle inserted 010: 2 wait cycles inserted 011: 3 wait cycles inserted 100: 6 wait cycles inserted 101: 9 wait cycles inserted 110: 12 wait cycles inserted 111: 15 wait cycles inserted

A data bus width of 8, 16, or 32 bits can be selected for the normal memory interface, and 8 or 16 bits can be selected for the PCMCIA interface. Data alignment is carried out according to the data bus width and endian mode of each device. Accordingly, when the data bus width is smaller than the access size, multiple bus cycles are automatically generated to reach the access size. In this case, access is performed by incrementing the addresses corresponding to the bus width. For example, when a longword access is performed at the area with an 8-bit width in the SRA interface, each address is incremented one by one, and then access is performed four times. For a 32-byte transfer, a total of 32-byte data is continuously transferred according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The bus is released during these transfers. In this LSI, data alignment and data length conversion between different interfaces is performed automatically.

When an 8- or 16-byte transfer is requested, the LBSC executes the transfer in two or four 4-byte accesses.

The relationship between the endian mode, device data length, and access unit are shown in 11.9 to 11.14.

	4n + 3	1	—	—	—	Data 7 to 0			
Word	4n	1	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
	4n + 2	1	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword	4n	1	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 11.10 16-Bit External Device/Big-Endian Access and Data Alignment

Access Size	Operation		Data Bus				Strobe Signal		
	Address	No.	D31 to D24	D23 to D16	D15 to D8	D7 to D0	$\overline{WE3}$	$\overline{WE2}$	$\overline{WE1}$
Byte	2n	1	—	—	Data 7 to 0	—			Assert
	2n + 1	1	—	—	—	Data 7 to 0			
Word	2n	1	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword	4n	1	—	—	Data 31 to 24	Data 23 to 16			Assert
	4n + 2	2	—	—	Data 15 to 8	Data 7 to 0			Assert

Longword 4n	1	—	—		Data 31 to 24
4n + 1	2	—	—	—	Data 23 to 16
4n + 2	3	—	—	—	Data 15 to 8
4n + 3	4	—	—	—	Data 7 to 0

	4n + 3	1	Data 7 to 0	—	—	—	Assert		
Word	4n	1	—	—	Data 15 to 8	Data 7 to 0			Assert
	4n + 2	1	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Longword	4n	1	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 11.13 16-Bit External Device/Little-Endian Access and Data Alignment

Access Size	Operation		Data Bus				Strobe Signal		
	Address	No.	D31 to D24	D23 to D16	D15 to D8	D7 to D0	$\overline{WE3}$	$\overline{WE2}$	$\overline{WE1}$
Byte	2n	1	—	—	—	Data 7 to 0			
	2n + 1	1	—	—	Data 7 to 0	—			Assert
Word	2n	1	—	—	Data 15 to 8	Data 7 to 0			Assert
	4n	1	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword	4n	1	—	—	Data 31 to 24	Data 23 to 16			Assert
	4n + 2	2	—	—	Data 31 to 24	Data 23 to 16			Assert

Longword	$4n$	1	—	—	—	Data 7 to 0
	$4n + 1$	2	—	—	—	Data 15 to 8
	$4n + 2$	3	—	—	—	Data 23 to 16
	$4n + 3$	4	—	—	—	Data 31 to 24

When area 0 is accessed, the $\overline{CS0}$ signal is asserted.

In the case where the SRAM interface is set, the \overline{RD} signal, which can be used as OE, and control signals WE0 to WE3 are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS0WCR can be selected.

When the burst ROM interface is used, a burst pitch number in the range of 0 to 7 is selected with bits BW2 to BW0 in CS0BCR.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (When the insert number is 0, the \overline{RDY} signal is ignored.)

When the burst ROM interface is used, the number of transfer cycles for a burst cycle is set from a range of 2 to 9 according to the number of wait cycles.

The setup time and hold time (cycle number) of the address and $\overline{CS0}$ signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS0WCR. The \overline{BS} hold cycle number can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1.

(2) Area 1

For area 1, physical address bits 28 to 26 are 001.

The interfaces that can be set for this area are the SRAM, burst ROM, MPX and byte-control SRAM interfaces.

A bus width of 8, 16, or 32 bits is selectable with bits SZ in CS1BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ in CS1BCR. When using the control SRAM interface, select a bus width of 16 or 32 bits.

When area 1 is accessed, the $\overline{CS1}$ signal is asserted.

strobe signals can be set within a range of 0 to 7 cycles by CS1WCR. The \overline{BS} hold cycles set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1

(3) Area 2

For area 2, physical address bits 28 to 26 are 010.

The interfaces that can be set for this area are the SRAM, burst ROM, MPX and DDR-SDRAM interfaces.

When the SRAM interface is used, a bus width of 8, 16, or 32 bits is selectable with bits 31:28 of CS2BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bit 31 in CS2BCR.

When area 2 is accessed, the $\overline{CS2}$ signal is asserted (except for DDR-SDRAM area).

In the case where the SRAM interface is set, the \overline{RD} signal, which can be used as \overline{OE} , and control signals $\overline{WE0}$ to $\overline{WE3}$ are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS2WCR can be selected.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (When the insert number is 0, the \overline{RDY} signal is ignored.)

The setup time and hold time (cycle number) of the address and $\overline{CS2}$ signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS2WCR. The \overline{BS} hold cycles set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1

When using area 2 for the DDR-SDRAM interface, set the AREASEL bit in MMSELR. The $\overline{CS2}$ signal is not asserted. When the DDR-SDRAM is used, see section 12, DDR-SDRAM Interface (DDRIF).

DDR-SDRAM and PCI local bus interfaces.

A bus width of 8, 16, or 32 bits is selectable with bits SZ in CS4BCR. When the MPX interface is used, a bus width of 32 bits should be selected through bits SZ1 and SZ0 in CS4BCR. When the byte control SRAM interface is used, select a bus width of 16 or 32 bits. For details, see section 11.3.2, Memory Bus Width.

When area 4 is accessed, the $\overline{CS4}$ signal is asserted (except for DDR-SDRAM and PCI local bus interfaces).

In the case where the SRAM interface is set, the \overline{RD} signal, which can be used as \overline{OE} , and address control signals $\overline{WE0}$ to $\overline{WE3}$ are asserted.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS4WCR can be selected. The number of wait cycles can be inserted in each bus cycle through the external wait pin (RDY). (When the insert number is 0, the \overline{RDY} signal is ignored.)

The setup time and hold time (cycle number) of the address and $\overline{CS4}$ signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS4WCR. The \overline{BS} hold cycle number can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1.

When using area 4 as the DDR-SDRAM or PCI local bus interface, set the AREASEL bit in MMSELR. Then the $\overline{CS4}$ signal is not asserted. When the DDR-SDRAM or PCI local bus interface is used, see section 12, DDR-SDRAM Interface (DDRIF) or section 13, PCI Controller (PCIC), respectively.

(6) Area 5

For area 5, physical address bits 28 to 26 are 101.

The interfaces that can be set for this area are the SRAM, burst ROM, PCMCIA, MPX, and SDRAM interfaces.

For the number of bus cycles, 0 to 25 wait cycles inserted by CS5WCR can be selected.

Any number of wait cycles can be inserted in each bus cycle through the external wait pin (When the insert number is 0, the $\overline{\text{RDY}}$ signal is ignored.)

The setup time and hold time (cycle number) of the address and $\overline{\text{CS5}}$ signals to the read and write strobe signals can be set within a range of 0 to 7 cycles by CS5WCR. The $\overline{\text{BS}}$ hold cycles can be set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1.

For the PCMCIA interface, the setup time of addresses to the read/write strobe signals ($\overline{\text{CE2A}}$) can be specified within a range from 0 to 15 cycles through bits TEDA/B2 to TEHA/B2 and TEDA/B to TEHA/B in CS5PCR. In addition, the number of wait cycles can be specified within a range from 0 to 50 cycles through bits PCWA/B1 and PCWA/B0. The number of wait cycles specified by CS5PCR is added to the value specified by IW3 to IW0 in CS5WCR and PCIW3 to PCIW0 in CS5PCR.

When using area 5 for the DDR-SDRAM interface, set the AREASEL bit in MMSEL. The $\overline{\text{CS5}}$ signal is not asserted. When the DDR-SDRAM is used, see section 12, DDR-SDRAM Interface (DDRIF).

(7) Area 6

For area 6, physical address bits 28 to 26 are 110.

The interfaces that can be set for this area are the SRAM, MPX, burst ROM, and PCMCIA interfaces.

When the SRAM or burst ROM is used, a bus width of 8, 16, or 32 bits is selectable with bits CS6BCR. When the MPX interface is used, a bus width of 32 bits should be selected with bits SZ in CS6BCR. When the PCMCIA interface is used, select a bus width of 8 or 16 bits with bits SZ in CS6BCR. For details, see section 11.3.2, Memory Bus Width.

The setup time and hold time (cycle number) of the address and $\overline{CS6}$ signals to the read strobe signals can be set within a range of 0 to 7 cycles by CS6WCR. The \overline{BS} hold cycle is set within a range of 0 to 1 when the number for the read and write strobe setup wait is 1.

For the PCMCIA interface, the setup time of addresses to the read/write strobe signals ($\overline{CE2B}$) can be specified within a range from 0 to 15 cycles by bits TEDA/B2 to TEDA/B0, TEHA/B2 to TEHA/B0 in CS6PCR. In addition, the number of wait cycles can be specified within a range from 0 to 50 cycles by bits PCWA/B1 and PCWA/B0. The number of wait cycles specified by CS6PCR is added to the value specified by IW3 to IW0 in CS6WCR or PCWA/B1 to PCIW0 in CS6PCR.

11.5.3 SRAM interface

(1) Basic Timing

The strobe signals for the SRAM interface of this LSI are output primarily based on the connection. Figure 11.4 shows the basic timing of the SRAM interface. A no-wait normal access is completed in two cycles. The \overline{BS} signal is asserted for one cycle to indicate the start of the access cycle. The \overline{CSn} signal is asserted at the rising edge of the clock in the T1 state, and negated at the next rising edge of the clock in the T2 state. Therefore, there is no negation period in the access at minimum pitch.

During reading, specification of an access size is not needed. The output of an access address on the address pins (A25 to A0) is correct, however, since the access size is not specified, 32-bit data is always output when a 32-bit device is in use, and 16-bit data is output when a 16-bit device is in use. During writing, only the \overline{WE} signal corresponding to the byte to be written is asserted. For details, see section 11.5.1, Endian/Access Size and Data Alignment.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the bus request. The first access is performed on the data for which there was an access request, and the




Figure 11.4 Basic Timing of SRAM Interface




Figure 11.5 Example of 32-Bit Data-Width SRAM Connection




Figure 11.6 Example of 16-Bit Data-Width SRAM Connection




Figure 11.7 Example of 8-Bit Data-Width SRAM Connection




Figure 11.8 SRAM Interface Wait Timing (Software Wait Only)




Figure 11.9 SRAM Interface Wait Timing
 (Wait Cycle Insertion by $\overline{\text{RDY}}$ Signal, $\overline{\text{RDY}}$ Signal is synchronous input)




Figure 11.10 SRAM Interface Wait Timing (Read-Strobe Negate Timing Set)

accesses can be set.

The $\overline{\text{RDY}}$ signal is always sampled when one or more wait cycles are set.

Even when no wait is specified in the burst ROM settings, two access cycles are inserted between the first and second and subsequent accesses as shown in figure 11.12.

A writing operation for this interface is performed in the same way as for the SRAM interface.

In a 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the remaining accesses are performed in wraparound method according to the set bus width. The first access is stopped once (negate the $\overline{\text{RD}}$) at the address boundary which is a bus width $(\text{CSnBCR.SZ}) \times \text{burst length } (\text{CSnBCR.BST})$ address and then the access is resumed by the settings of CSnWCR . The bus is not released during this transfer.

Figure 11.13 shows the timing chart when the burst ROM is used and setup/hold is specified by CSnWCR .




Figure 11.11 Burst ROM Basic Timing




Figure 11.12 Burst ROM Wait Timing




Figure 11.13 Burst ROM Wait Timing

11.5.5 PCMCIA Interface

Areas 5 and 6 can be set to the IC memory card interface or I/O card interface, which is specified in JEIDA specification version 4.2 (PCMCIA 2.1), by setting the TYPE bits in CS5BCR and CS6BCR.

Since operation in big-endian mode is not explicitly stipulated in the JEIDA/PCMCIA standard, this LSI supports the PCMCIA interface only in little-endian mode through little-endian mode setting.

The PCMCIA interface can select the space property from among 8-bit common memory, 8-bit attribute memory, 16-bit attribute memory, 8-bit I/O space, 16-bit I/O space, dynamic I/O bus sizing, and ATA complement mode by depending on the setting of SAA[2:0] and SAB[2:0] bits in CSnPCR.

When the first half area is accessed, bit IW in CSnWCR (n = 5 or 6) and bits PCWA, TEHA, and TEHA in CSnPCR (n = 5 or 6) are selected. When the second half area is accessed, bit IW in CSnWCR (n = 5 or 6) and bits PCWB, TEDB, and TEHB in CSnPCR (n = 5 or 6) are selected.

selected number of wait cycles between cycles depends only on the area to be accessed.
6). When area 5 is accessed, bits IWW, IWRWD, IWRWS, IWRRD, and IWRRS in CS6BCR are selected, and when area 6 is accessed, bits IWW, IWRWD, IWRWS, IWRRD, and IWRRS in CS6BCR are selected.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the subsequent accesses are performed in wraparound method according to the set bus width. The bus is released during this transfer.

ATA complement mode is to access the ATA device register connected to this LSI. The Control Register, Alternate Status Register, Data Register, and Data Port can be accessed in complement mode.

To access the Device Control Register and Alternate Status Register, use a CPU byte access (do not use a DMA transfer), and to access the Data Register, use the CPU word access (do not use a DMA transfer). When a CPU byte access is executed, $\overline{CE1x}$ is negated and $\overline{CE2x}$ is asserted (A, B). When a CPU word access is executed, $\overline{CE1x}$ is asserted and $\overline{CE2x}$ is negated.

To access the Data Port use a DMA transfer. The setting example of the DMAC is external request, burst mode, level detection, overrun 0, \overline{DACK} output to the correspondent PCM connected area. When DMA transfer of an ATA complement mode area is executed, neither $\overline{CE1x}$ nor $\overline{CE2x}$ is asserted. Set the DACKBST bit in BCR of the corresponding DMA transfer channel to 1, so that the corresponding \overline{DACK} signal is asserted from the beginning to the end of the DMA transfer cycle.

Specify the number of wait cycles between accesses as 0 for the \overline{DACK} assertion area when setting the DMA transfer size to 16-byte. After the DMA burst transfer that DACKBST is enabled has finished, set the DACKBST bit to 1 again before starting the next DMA burst transfer.

Note: Number of DMA transfer times: 4, DMA transfer size: word (16-bit)
xx = 1A, 1B, 2A, 2B

Figure 11.14 $\overline{\text{CE}}_{xx}$ and $\overline{\text{DACK}}$ Output of ATA Complement Mode in DMA Transfer

Figure 11.15 shows an example of PCMCIA card connection to this LSI. To enable hot insertion and removal of PCMCIA cards (i.e., insertion or removal while system power is being supplied), a three-state buffer must be connected between this LSI bus interface and the PCMCIA cards.

		16	Even	x	First	H	L	L	Invalid	Lower
			Even	x	Second	H	L	H	Invalid	Upper
			Odd	x	—	—	—	—	—	—
16	Read	8	Even	x	—	H	L	L	Invalid	Read
			Odd	x	—	L	H	H	Read data	Invalid
		16	Even	x	—	L	L	L	Upper read data	Lower
			Odd	x	—	—	—	—	—	—
	Write	8	Even	x	—	H	L	L	Invalid	Write
			Odd	x	—	L	H	H	Write data	Invalid
		16	Even	x	—	L	L	L	Upper write data	Lower
			Odd	x	—	—	—	—	—	—
Dynamic Bus Sizing ²	Read	8	Even	L	—	H	L	L	Invalid	Read
			Odd	L	—	L	H	H	Read data	Invalid
		16	Even	L	—	L	L	L	Upper read data	Lower
			Odd	L	—	—	—	—	—	—
	Write	8	Even	L	—	H	L	L	Invalid	Write
			Odd	L	—	L	H	H	Write data	Invalid
		16	Even	L	—	L	L	L	Upper write data	Lower
			Odd	L	—	—	—	—	—	—
	Read	8	Even	H	—	H	L	L	Invalid	Read
			Odd	H	First	L	H	H	Invalid	Invalid
			Odd	H	Second	H	L	L	Invalid	Read
		16	Even	H	First	L	L	L	Invalid	Lower
		Even	H	Second	H	L	H	Invalid	Upper	
		Odd	H	—	—	—	—	—	—	

ment mode	not	16	Even	×	—	H	L	L	Upper read data	Lower
	output		Odd	×	—	—	—	—	—	—
	DACK)		Even	×	—	H	L	L	Upper read data	Lower
			Odd	×	—	—	—	—	—	—
	write	8	Even	×	—	L	H	L	Invalid	Write c
	(does		Odd	×	—	—	—	—	—	—
	not		Even	×	—	H	L	L	Upper write data	Lower
	output	16	Odd	×	—	—	—	—	—	—
	DACK)		Even	×	—	H	H	L	Invalid	Read c
	read	8	Odd	×	—	H	H	L	Read data	Invalid
	(outputs		Even	×	—	H	H	H	Upper read data	Lower
	DACK)	16	Odd	×	—	—	—	—	—	—
	write	8	Even	×	—	H	H	L	Invalid	Write c
	(outputs		Odd	×	—	H	H	L	Write data	Invalid
	DACK)	16	Even	×	—	H	H	H	Upper write data	Lower
			Odd	×	—	—	—	—	—	—

[Legend]

×: Don't care

L: Low level

H: High level

- Notes: 1. In 32-bit/64-bit/16-byte/32-byte transfer, the addresses are automatically incremented by the bus width, and then above accesses are repeated until the transfer data is reached.
2. PCMCIA I/O card interface only.




Figure 11.15 Example of PCMCIA Interface




Figure 11.16 Basic Timing for PCMCIA Memory Card Interface




Figure 11.17 Wait Timing for PCMCIA Memory Card Interface




Figure 11.18 Basic Timing for PCMCIA I/O Card Interface




Figure 11.19 Wait Timing for PCMCIA I/O Card Interface




Figure 11.20 Dynamic Bus Sizing Timing for PCMCIA I/O Card Interface

the last data transfer in the data phase. Therefore, a negation cycle does not occur in the minimum pitch access. The FRAME signal is asserted at the rising edge in Tm1 and neg start of the last data transfer cycle in the data phase. Therefore, an external device for the interface must internally store the address information and access size output in the address and perform data input/output for the data phase. For details, see section 11.5.1, Endian/Size and Data Alignment.

Values output on address pins A25 to A0 are not guaranteed.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set b The first access is performed on the data for which there was an access request, and the accesses are performed according to the set bus width. If the access size is larger than the width in this case, a burst access with continuing multiple data cycle occurs after one ad output. The bus is not released during this transfer.

Table 11.16 Relationship between D31 to D29 and Access Size in Address Phase

D31	D30	D29	Access Size
0	0	0	Byte
		1	Word
	1	0	Longword
		1	Unused
1	x	x	32-byte burst

[Legend]

x: Don't care

When the MPX interface is used for areas 1, 2, and 4 to 6, a bus size of 32 bits should be by CSnBCR.

In wait control, either waits by CSnWCR or waits by the $\overline{\text{RDY}}$ pin can be inserted.

In a read, one wait cycle is automatically inserted after address output, even if CSnWCR to 0.




Figure 11.22 MPX Interface Timing 1 (Single Read Cycle, IW = 0, No External




Figure 11.23 MPX Interface Timing 2 (Single Read, IW = 0, One External Wait




Figure 11.24 MPX Interface Timing 3 (Single Write Cycle, IW = 0, No External Wait




Figure 11.25 MPX Interface Timing 4 (Single Write Cycle, IW = 1, One External Wait Inserted)




Figure 11.26 MPX Interface Timing 5 (Burst Read Cycle, IW = 0, No External Wait, 32-Byte Data Transfer)




Figure 11.27 MPX Interface Timing 6
(Burst Read Cycle, IW = 0, External Wait Control, 32-Byte Data Transfer)




Figure 11.28 MPX Interface Timing 7
(Burst Write Cycle, IW = 0, No External Wait, 32-Byte Data Transfer)




Figure 11.29 MPX Interface Timing 8
(Burst Write Cycle, IW = 1, External Wait Control, 32-Byte Data Transfer)

In read operations, on the other hand, the \overline{WE} pin timing is different. In a read access, the \overline{WE} signal for the byte being read is asserted. Assertion is synchronized with the falling edge of the CLKOUT clock in the same way as for the \overline{WE} signal, while negation is synchronized with the rising edge of the CLKOUT clock in the same way as for the \overline{RD} signal.

In 32-byte transfer, a total of 32 bytes are transferred continuously according to the set bus width. The first access is performed on the data for which there was an access request, and the subsequent accesses are performed in wraparound method according to the set bus width. The bus is released during this transfer.

Figure 11.30 shows an example of a byte control SRAM connection, and figures 11.31 through 11.34 show examples of byte-control SRAM read cycles.




Figure 11.30 Example of 32-Bit Data-Width Byte-Control SRAM




Figure 11.31 Byte-Control SRAM Basic Read Cycle (No Wait)





Figure 11.32 Byte-Control SRAM Basic Read Cycle (One Internal Wait Cycle)



**Figure 11.33 Byte-Control SRAM Basic Read Cycle
(One Internal Wait + One External Wait)**

CSnBCR (n = 0 to 2 and 4 to 6) are used to set the number of idle cycles between accesses. The number of inserted idle cycles is only the specified number of idle cycles minus the number of idle cycles specified by the bits.

When bus arbitration is performed, the bus is released after wait cycles are inserted between accesses.

When a DMA transfer is performed, wait cycles are inserted as set in CSnBCR idle cycle bits.

When access the MPX interface area continuously after read access, 1 wait cycle is inserted between accesses if set the wait cycle to 0.

When the access size is 8-byte or 16-byte, wait cycles are inserted every 4-byte access.




Figure 11.34 Wait Cycles between Access Cycles

method is used to decide the request priority. The initial priority order is : CPU > DMA

To prevent incorrect operation of connected devices when the bus is transferred between master and slave, all bus control signals are negated before the bus is released. When mastership of the bus is received, also, bus control signals begin driving the bus from the negated state. Since bus control signals are driven to the same value by the master and slave exchanging the bus, output collisions can be avoided. By turning off the output buffer on the side releasing the bus, and turning on the output buffer on the side receiving the bus, simultaneously with respect to bus control signals, it is possible to eliminate the signal high-impedance period. It is not necessary to provide the pull-up resistors usually inserted in these control signal lines to prevent incorrect operation due to external noise in the high-impedance state.

Bus transfer is executed between bus cycles.

When the bus release request signal ($\overline{\text{BREQ}}$) is asserted, the LBSC releases the bus as soon as the currently executing bus cycle ends, and outputs the bus use permission signal ($\overline{\text{BACK}}$). Bus release is not performed during multiple bus cycles generated because the data bus width is smaller than the access size (for example, when performing longword access to 8-bit bus cache memory) or during a 32-byte transfer such as a cache fill or write-back. In addition, bus release is not performed between read and write cycles during execution of a TAS instruction, or between read and write cycles in DMA dual address mode of the bus locked. When $\overline{\text{BREQ}}$ is negated, $\overline{\text{BACK}}$ is negated and use of the bus is resumed.

As the CPU is connected to cache memory by a dedicated internal bus, reading from cache memory can still be carried out when the bus is being used by another bus master inside the SH7780. When writing from the CPU, an external write cycle is generated when write enable has been set for the cache in the SH7780, or when an access is made to a cache-off area. Consequently a delay until the bus is returned.




Figure 11.35 Arbitration Sequence

First, the bus use permission signal is asserted in synchronization with the rising edge of the clock. The address bus and data bus go to the high-impedance state in synchronization from the rising edge of the clock after this $\overline{\text{BACK}}$ assertion. At the same time, the bus control signals ($\overline{\text{WE}}$, $\overline{\text{RD}}$, $\text{R}/\overline{\text{W}}$, $\overline{\text{CE2A}}$, and $\overline{\text{CE2B}}$) go to the high-impedance state. These bus control signals are negated no later than one cycle before going to high-impedance. Bus request signal sampling is performed on the rising edge of the clock.


The sequence for re-acquiring the bus from the slave is as follows.

As soon as $\overline{\text{BREQ}}$ negation is detected on the rising edge of the clock, $\overline{\text{BACK}}$ is negated and bus control signal driving is started. Driving of the address bus and data bus starts at the next rising edge of an in-phase clock. The bus control signals are asserted and the bus cycle is actually started, at the earliest, at the clock rising edge at which the address and data signals are output.


In order to reacquire the bus and start execution of bus access, the $\overline{\text{BREQ}}$ signal must be asserted for at least two cycles.

Using the LCKN bit in CHCR of the DMAC, it is possible to restrain the bus release in the DMAC between read and write access.

If a DMA transfer is executed for the space that the source and destination address are in the LBSC space and the LCKN bit in CHCR is cleared to 0, the bus is not released in the DMAC between read and write accesses even if the bus release signal ($\overline{\text{BREQ}}$) is asserted.



DMAC CHCR LCKN = 0, Source address: LBSC space, Destination address: not LBSC space



DMAC CHCR LCKN = 0, Source address: not LBSC space, Destination address: LBSC space




Figure 11.36 Example of the Bus Release Restraint by the DMAC CHCR LCKN

To ensure that the slave processor does not access memory requiring initialization before write 1 to the $\overline{\text{BREQ}}$ enable bit only after the SH7780 has performed the initialization.

- Efficient data transfer via the SuperHyway bus (internal bus)
- Supports a four-bank DDR-SDRAM
- Supports a burst length of two
- Connectable memory sizes: 256 Mbits, 512 Mbits, 1 Gbit, and 2 Gbits
Address × bit width (bits) of supported memory configurations are as listed below.
DDR-SDRAM data bus width is 32 bits:
 - Parallel connection of two 128-Mbit DDR-SDRAMs (× 16) (Total Size 256 Mbits)
 - Parallel connection of two 256-Mbit DDR-SDRAMs (× 16) (Total Size 512 Mbits)
 - Parallel connection of two 512-Mbit DDR-SDRAMs (× 16) (Total Size 1 Gbit)
 - Parallel connection of two 1-Gbit DDR-SDRAMs (× 16) (Total Size 2 Gbits)
- Big or little endian convention for external data bus access can be selected by a pin select at the time of a power-on reset

Note: DDR320 indicates the DDR-SDRAM bus interface which operates at a frequency of 320 MHz in this manual.




Figure 12.1 DDRIF Block Diagram


CKE	Clock enable	Output	When this pin is set high, the clock signal is active. When this pin is set low, the clock signal is inactive.
$\overline{\text{MCS}}$	Chip select	Output	Chip select output
$\overline{\text{MWE}}$	Write enable	Output	Write enable output
MA13 to MA0	Address	Output	Row/column address
BA1, BA0	Bank address	Output	Bank address output
MD31 to MD0	Data	I/O	Data I/O
MDQS3 to MDQS0	I/O data strobe	I/O	I/O data strobe
MDQM3 to MDQM0	Data mask	Output	I/O data mask signal
$\overline{\text{MRAS}}$	Row address strobe	Output	Row address strobe signal
$\overline{\text{MCAS}}$	Column address strobe	Output	Column address strobe signal
$\overline{\text{BKPRST}}$	Power back-up reset	Input	When this pin goes low, the power back-up capacitor also goes low
DDR-VREF	Reference voltage input	Input	Input reference voltage

connected DDR-SDRAM memory space with up to 256 Mbytes.

The setting in MMSELR for the 29-bit address mode gives the DDRIF control of not only area 3, but also areas 2, 4, and 5, which are also within the 29-bit address range. The DDRIF can control a total of 4 areas with a maximum capacity of 256 Mbytes as the external DDR-SDRAM memory space.

In the case of the 32-bit address extended mode, the DDRIF controls not only area 3 (and in some settings, area 2, 4 and 5) within the 29-bit address range but also DDR-SDRAM areas with a physical address range from H'4000 0000 to H'7FFF FFFF. However, this 1-Gbyte range includes areas where the areas actually allocated to the DDRIF by the MMSELR are shadowed. The total area controlled by the DDRIF as the external DDR-SDRAM memory space is still a total of 256 Mbytes.

For further information on the 32-bit address extended mode, see section 7.7, 32-Bit Address Extended Mode.

H'4C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'5000 0000		DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'5400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'5800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'5C00 0000	DDR-SDRAM (DDRIF)	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'6000 0000	 : Shadow	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'6400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'6800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'6C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'7000 0000		DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2	DDRIF-2
H'7400 0000		DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3	DDRIF-3
H'7800 0000		DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0	DDRIF-0
H'7C00 0000		DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1	DDRIF-1
H'8000 0000	(Undefined)					
H'C000 0000	PCI (PCIC)	PCIC	PCIC	PCIC	PCIC	PCIC
H'E000 0000	(Internal resources)					
H'FFFF FFFF						

Note: Memory Address Map Select Register (MMSELR) Area Select Bit (AREASEL)
For details, see section 11.4.1, Memory Address Map Select Register (MMSELR).

Figure 12.2 Physical Address Space of This LSI

12.3.2 Memory Data Bus Width

The data bus width of the DDRIF is 32 bits.

Byte access at address 1			Bit 7 to 0	
Byte access at address 2		Bit 7 to 0		
Byte access at address 3	Bit 7 to 0			
Byte access at address 4				Bit 7 to 0
Byte access at address 5			Bit 7 to 0	
Byte access at address 6		Bit 7 to 0		
Byte access at address 7	Bit 7 to 0			
Word access at address 0			Bit 15 to 8	Bit 7 to 0
Word access at address 2	Bit 15 to 8	Bit 7 to 0		
Word access at address 4			Bit 15 to 8	Bit 7 to 0
Word access at address 6	Bit 15 to 8	Bit 7 to 0		
Longword access at address 0	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
Longword access at address 4	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
Quadword access at address 0 (first round: from address 0)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
Quadword access at address 0 (second round: from address 4)	Bit 63 to 56	Bit 55 to 48	Bit 47 to 40	Bit 39 to 32
16-byte access at address 0 (first round: from address 4)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (second round: from address 0)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (third round: from address 12 (H'C))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (fourth round: from address 8)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0

32-byte access at address 0 (sixth round: from address 16 (H'10))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7
32-byte access at address 0 (seventh round: from address 28 (H'1C))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7
32-byte access at address 0 (eighth round: from address 24 (H'18))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7

Byte access at address 7				Bit 7 to 0
Word access at address 0	Bit 15 to 8	Bit 7 to 0		
Word access at address 2			Bit 15 to 8	Bit 7 to 0
Word access at address 4	Bit 15 to 8	Bit 7 to 0		
Word access at address 6			Bit 15 to 8	Bit 7 to 0
Longword access at address 0	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
Longword access at address 4	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
Quadword access at address 0 (first round: from address 0)	Bit 63 to 56	Bit 55 to 48	Bit 47 to 40	Bit 39 to 32
Quadword access at address 0 (second round: from address 4)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (first round: from address 0)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (second round: from address 4)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (third round: from address 8)	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0
16-byte access at address 0 (fourth round: from address 12 (H'C))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7 to 0

32-byte access at address 0 (sixth round: from address 20 (H'14))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7
32-byte access at address 0 (seventh round: from address 24 (H'18))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7
32-byte access at address 0 (eighth round: from address 28 (H'1C))	Bit 31 to 24	Bit 23 to 16	Bit 15 to 8	Bit 7




Figure 12.3 Data Alignment in DDR-SDRAM and DDRIF

value of a longword written to the register will be reflected correctly. A longword read from the register will contain the value in the corresponding half of the register at the time of reading. Whether the current endian is big or little, specify the address listed below to access bits 31 to 0. To access bits 31 to 0, specify the address listed below + 4.

Table 12.4 Register Configuration

Register Name	Abbreviation	R/W	P4 Address	Area 7 Address
Memory interface mode register	MIM	R/W	H'FE80 0008	H'1E80 0008
DDR-SDRAM control register	SCR	R/W	H'FE80 0010	H'1E80 0010
DDR-SDRAM timing register	STR	R/W	H'FE80 0018	H'1E80 0018
DDR-SDRAM row attribute register	SDR	R/W	H'FE80 0030	H'1E80 0030
DDR-SDRAM mode register	SDMR	W	H'FECx xxxx*	H'1ECx xxxx*
DDR-SDRAM back-up register	DBK	R	H'FE80 0400	H'1E80 0400

Note: * For details, see section 12.4.5, SDRAM Mode Register (SDMR).

DDR-SDRAM mode register	SDMR	—	—	—
DDR-SDRAM back-up register	DBK	H'0000 0000 0000 000x*2	H'0000 0000 0000 000x*2	F

- Notes:
1. The initial value of bit 8 (ENDIAN bit) depends on the setting of external pins
 2. The initial value of bit 0 (SDBUP bit) depends on the setting of external pin (\bar{E})

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
	—			DRI											
Initial value:	0	0	0	0	1	1	0	0	0	0	1	1	0	1	
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	LOCK				—	—	DRE	END IAN	BW	—	—	—	DLEN	—	
Initial value:	—	—	—	—	0	0	0	—*	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R/W	R	R/W	R	R	R	R/W	R	

Note: * Depends on the setting of external pin (MODE5).

Bit	Bit Name	Initial Value	R/W	Description
63 to 48	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
47, 46	BOMODE	00	R/W	Access Mode Switch Switch access modes for the DDR-SDRAM. The DDRIF supports two SDRAM access modes. For details on operation in each of the modes, see 12.5.4, SDRAM Access Mode. 00: Bank open mode 01: Bank closed mode Other than above: Setting prohibited

DDR-SDRAM enters this power down mode. details, see section 12.5.5 (2), Power-Down Mode (when CKE Goes Low). Note that the SMS bit should be set so that the CKE pin is enabled if SDRAM is in its initial state.

43 to 35	—	All 0	R	Reserved
These bits are always read as 0. The write value should always be 0.				
34	SELF5	0	R	Self-Refresh Decision
Indicates whether the DDR-SDRAM is or is not in self-refresh state.				
0: Not self-refresh state				
1: Self-refresh state				
33	RMODE	0	R/W	Refresh Mode Select
Specifies whether the DDR-SDRAM is set to auto-refresh mode or to self-refresh mode. This bit is valid if the DRE bit in MIM is set to 1.				
0: Auto-refresh mode				
1: Self-refresh mode				
32 to 29	—	All 0	R	Reserved
These bits are always read as 0. The write value should always be 0.				

set to 1, this counter is cleared to 0. Otherwise, the counter is incremented by the external MCLK. The value in the counter is compared with the DRI value. If the values match, an auto-refresh request is generated in the controller and auto-refreshing is performed. After that the counter is cleared to 0 on the match, at which point incrementation begins again.

A single instance of the internally generated refresh request is recorded; if the DCE and DRE bits are both set to 1 and the RMODE bit is cleared to 0, the refresh request is not cleared until auto-refreshing has been performed. When setting these bits, start by making the setting and writing a 0 to the DRE bit at the same time. Make the setting again, but this time write 1 to the DRE bit at the same time. This is required for timing consistency.

15 to 12	LOCK	Undefined	R	DLL Lock Status	These bits indicate the state of locking by the DRE bit. When these bits are all set to 1 and the DLLLEN bit is set to 1, access to memory is possible.
11, 10	—	All 0	R	Reserved	These bits are always read as 0. The write value should always be 0.
9	DRE	0	R/W	DRAM Refresh Enable	This bit enables or disables the use of refresh requests. 0: Disable 1: Enable

6 to 4	—	All 0	R	Reserved	These bits are always read as 0. The write value should always be 0.
3	DLLEN	0	R/W	DLL Enable	Sets whether the DLL for generating the read address to the DDR-SDRAM is valid or invalid. When the DLL is set to 1, the DLL is enabled and read access to memory is possible.
2, 1	—	All 0	R	Reserved	These bits are always read as 0. The write value should always be 0.
0	DCE	0	R/W	DDR Controller Enable	Enables or disables SDRAM control by the DDR controller. 0: Disables SDRAM control 1: Enables SDRAM control

Note: * Depends on the setting of external pin (MODE5).

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W

SDRAM Initialization Sequence. After the DRAM initialization sequence is complete, SDRAM has been initialized, normal operation is resumed, and the timing parameters specified.

000: Normal operation

001: A NOP command is issued (only valid if the DCE bit in MIM is set to 1).

010: A PREALL command is issued (only valid if the DCE bit in MIM is set to 1).

011: The CKE pin is enabled. At that time, the DESELECT command is issued (only valid if the DCE bit in MIM is set to 1).

100: The REFA (auto-refresh) command is issued (only valid if the DCE bit in MIM is set to 1).

Settings other than the above are prohibited. If other settings are made, correct operation is not guaranteed. Note that the PCKE bit in MIM is used to set the CKE pin low for reduced power consumption of the SDRAM.

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
	—	—	—	—	—	—	—	—	—	—	—	—	WR		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	F
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	SRFC			SWR	SRRD	SRAS			SRC			SCL			SR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
63 to 20	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
19, 18	WR	00	R/W	Minimum Number of Cycles from Write command to Read Commands These bits specify the minimum number of cycles required by the SDRAM from the issuing of a Write command to the issuing of a subsequent Read command. 00: 3 cycles 01: 4 cycles 10: 5 cycles 11: 6 cycles

				11: 6 cycles
15 to 13	SRFC	000	R/W	<p>Number of Cycles within a Single Individual Bank</p> <p>These bits specify the number of cycles between the last postamble and the issuing of the next ACT command following access operations in a given bank (the corresponding time is tRFC).</p> <p>(1) From auto-refresh to issuing the ACT command</p> <p>(2) From auto refresh to auto refresh</p> <p>000: 11 cycles</p> <p>001: 12 cycles</p> <p>010: 13 cycles</p> <p>011: 14 cycles</p> <p>100: 15 cycles</p> <p>Other than above: Setting prohibited</p>
12	SWR	0	R/W	<p>PRE/PREALL Command Issuing Cycle</p> <p>Within write cycles, specifies the number of cycles between the last postamble to the issuing of a PRE/PREALL command (the corresponding time is tWR).</p> <p>0: 2 cycles</p> <p>1: 3 cycles</p>
11	SRRD	0	R/W	<p>Inter-bank Number of Cycles between ACT Commands</p> <p>Specifies the minimum number of cycles between the issuing of ACT commands (the corresponding time is tRRD) for any two banks.</p> <p>0: 2 cycles</p> <p>1: 3 cycles</p>

011: 9 cycles

Other than above: Setting prohibited

7 to 5	SRC	000	R/W	Auto-Refresh/ACT Command Issuance Cycle
--------	-----	-----	-----	---

These bits specify the number of cycles between following access operations in a given bank (the corresponding time is tRC).

(1) From issuing the ACT command to auto-refresh
(2) From issuing one ACT command to issuing next ACT command

000: 6 cycles
001: 7 cycles
010: 8 cycles
011: 9 cycles
100: 10 cycles
101: 11 cycles
110: 12 cycles
111: 13 cycles

Other than above: Setting prohibited

4 to 2	SCL	000	R/W	CAS Latency
--------	-----	-----	-----	-------------

These bits specify the CAS latency (CL) in data operation.

000: 2.5 cycles

Other than above: Setting prohibited

Specifies the number of cycles from a tRE to a subsequent ACT command (the corresponding time is tRP).

0: 3 cycles

1: 4 cycles

12.4.4 SDRAM Row Attribute Register (SDR)

Bit:	63	62	61	60	59	58	57	56	55	54	53	52	51	50
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	47	46	45	44	43	42	41	40	39	38	37	36	35	34
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	SPLIT				—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	1	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R	R	R	R

0100: 13×10 (= product with $32 M \times 16$ bits)
 0110: 14×10 (= product with $64 M \times 16$ bits)
 Other than above: Setting prohibited
 The relationship between the SPLIT bits and n of rows and columns is shown in section 12.5. Address Multiplexing.

7 to 0	—	All 0	R	Reserved
--------	---	-------	---	----------

These bits are always read as 0. The write value should always be 0.

12.4.5 SDRAM Mode Register (SDMR)

SDMR refers to the mode register and extended mode register of the DDR-SDRAM. Since SDMR is physically within the SDRAM rather than the DDRIF, reading the registers is in Only the address bits have any meaning for the DDR-SDRAM and any data included in the operation is ignored.

Writing to the SDMR proceeds when the signal output on pins connected to the DDR-SDRAM as shown in the table below.

Address bits 12 to 3 correspond to external pins MA9 to MA0, address bits 14 and 13 to external pins BA1 and BA0, and address bits 18 to 15 to external pins MA13 to MA10. These bits determine the values for the mode registers.




Figure 12.4 Relationship between Write Values in SDMR and Output Signals to Memory Pins

For example, to release the DLL from the reset state, set a CAS latency of 2.5 cycles, set burst sequence, and burst length of 2 in the mode register of the SDRAM, the following must be output on the SDRAM pins.

$\overline{\text{CS}} = \text{low}$, $\overline{\text{RAS}} = \text{low}$, $\overline{\text{CAS}} = \text{low}$, $\overline{\text{WE}} = \text{low}$, BA0 = low, BA1 = low, MA13/MA12/MA11/MA10/MA9 = low, MA8 = low, MA7 = low, MA6 = high, MA5 = low, MA4 = low, MA3 = low, MA2 = low, MA1 = low, and MA0 = high

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	47	46	45	44	43	42	41	40	39	38	37	36	35	34
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: * Depends on the setting of external pin ($\overline{\text{BKPRST}}$).

Bit	Bit Name	Initial Value	R/W	Description
63 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
0	SDBUP	Undefined*	R	Back-up Status Determine whether DDR-SDRAM is or is not battery back-up status. 0: Battery back-up 1: Not back-up

Note: * Depends on the setting of external pin ($\overline{\text{BKPRST}}$).

initialize the SDRAM according to the following sequence. The device may be damaged if it doesn't follow this sequence.

The below description is only an example of the initialization sequence for the DDR-SDRAM. For further details, see the datasheet from the relevant memory manufacturer.

1. Turn on the four power supplies to the SDRAM in the following order: VDD, VDDQ, VDDIO, and VTT.
2. After stabilization of the power supply, reference voltage, and clock signals, maintain the current state for at least 200 μ s.
3. Perform a dummy read to any DDR-SDRAM address.
4. Write H'A500 0000 to the P4 address H'FE80 0604 (big endian)/H'FE80 0600 (little endian), the area 7 address H'1E80 0604 (big endian)/H'1E80 0600 (little endian) with 32-bit data.

Note: The initial value of this address field is H'A500 0002 and the writing value is reserved. The SDRAM is in sleep mode and initialized after a power-on reset or a manual reset. When accessing the SDRAM, the value of this field should be H'A500 0000.

5. Set MIM to enable the SDRAM controller and on-chip DLL, select the required end mode, and set the on-chip DLL.
6. Set SDR and STR.
7. Use the SMS field in SCR to enable the CKE pin.
8. Use the SMS field in SCR to issue the all-bank precharge (PREALL) command.
9. Use SDMR to issue the EMRS command and enable the DLL.
10. Use SDMR to issue the MRS command and reset the DLL. Also set the burst length, burst type, latency, and so on.
11. After the PREALL command has been issued, use the SMS field in SCR to issue the PREALL command twice.

Table 12.6 shows the SDRAM commands supported by the DDRIF.

Table 12.6 SDRAM Commands Issuable by DDRIF

Function	Symbol	CKEn - 1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	MA13 to MA11	AP (MA10)	BA1 and BA0
Device deselect	DESELECT	H	X	H	X	X	X	X	X	X
No operation	NOP	H	X	L	H	H	H	X	X	X
Read	READ	H	X	L	H	L	H	V	L	V
Read with auto precharge	READA	H	X	L	H	L	H	V	H	V
Write	WRITE	H	X	L	H	L	L	V	L	V
Write with auto precharge	WRITEA	H	X	L	H	L	L	V	H	V
Bank activate	ACT	H	X	L	L	H	H	V	V	V
Precharge select bank	PRE	H	X	L	L	H	L	X	L	V
Precharge all banks	PREALL	H	X	L	L	H	L	X	H	X
Auto refresh	REFA	H	H	L	L	L	H	X	X	X
Self-refresh entry from IDLE	REFS	H	L	L	L	L	H	X	X	X
Exit self refresh	REFSX	L	H	H	X	X	X	X	X	X
Enter power down	PWRDN	H	L	H	X	X	X	X	X	X
Exit power down	PWRDNX	L	H	H	X	X	X	X	X	X
Mode register set	MRS/ EMRS	H	X	L	L	L	L	V	V	V

[Legend]

H: High level
L: Low level
X: Don't care

Bank Open Mode: The SDRAM is accessed without the PRE command immediately after a memory read or memory write, meaning that the bank is always open. This mode is used for applications in which a single bank is the target of consecutive memory accesses. When the bank becomes the target, the PRE command is automatically issued.

Bank Closed Mode: Immediately after each round of reading or writing, the PRE command is issued, the output and the target bank is closed. This mode is useful for applications in which the same bank is unlikely to be the target of consecutive memory accesses.

12.5.5 Power-Down Modes

(1) Self-Refresh Mode

The self-refresh mode is a standby state in which the SDRAM generates its own refresh commands and refresh addresses. Once the self-refresh mode has been set by setting the DRE and FREF bits in MIM to 1, the self-refresh state is retained even if the CPU enters the sleep mode. When an interrupt then takes the CPU out of the sleep mode, the self-refresh state is still retained.

Although the SDRAM is made to enter the self-refresh state by simply setting registers MIM and DDRIF, the sequence given below should be followed.

Note that in the transition from auto-refresh state to self-refresh state, the current auto-refresh command should have been finished or been disabled before the transition.

[Transition to self-refresh state]

1. Confirm that transactions to the DDRIF are completed.
2. Through software control, set the SMS bits in SCR to issue the PREALL (precharge) command. This closes any SDRAM bank that was open. After that, use the SMS bits in SCR to issue the REFA (auto-refresh) command to ensure that all memory rows are refreshed.

[Return from self-refresh state]

1. Clear the RMODE and DRE bits in MIM to 0 to take the DDS-SDRAM out of the self-refresh state.
2. Read the SELFS status bit in MIM to check whether or not the SDRAM has actually recovered from the self-refresh mode.
3. After allowing the time required for recovery from the self-refresh state, set registers so that auto-refreshing is performed at an appropriate interval. After the recovery, wait for the time required by the SDRAM before accessing the SDRAM (the time depends on the DDR type and SDRAM; for example, the requirements might be for 130 ns before issuing a command other than a read command, and 200 clock cycles before issuing a read command).
4. When access becomes possible, use the SMS bits in SCR to issue the REFA (auto-refresh) command so that all memory rows are refreshed.
5. Dummy read a byte from any SDRAM address.
6. Use the SMS bits in SCR to issue the PREALL (all-bank precharge) command.
7. Use the SMS bits in SCR to issue the REFA command. This operation is required to make the delay adjustment unit in the DDRIF operate.
8. Set MIM so that the counter for the auto-refresh function starts counting and thus drives auto-refreshing at a regular interval. After this, normal memory access is possible.

(2) Power-Down Mode (when CKE Goes Low)

Clearing or setting the PCKE bit in MIM changes the level of the CKE pin, the SDRAM enters the power-down mode. The SDRAM in this mode consumes less power.

Since the SDRAM is made to enter the power-down mode after each round of memory access, it has to leave the power-down mode before each round of memory access, an overhead of the MCLK is incurred in each case.

SPLIT[3:0] ROW x COL			BA1	BA0	MA13	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
128 Mbit x 2	0001	12 x 9	ROW	13	12	—	—	11	24	23	22	21	20	19	18	17	16	15
(8 M x 16 bit x 2)			COL	13	12	—	—	—	AP*	—	10	9	8	7	6	5	4	3
256 Mbit x 2	0011	13 x 9	ROW	13	12	—	11	25	24	23	22	21	20	19	18	17	16	15
(16 M x 16 bit x 2)			COL	13	12	—	—	—	AP*	—	10	9	8	7	6	5	4	3
512 Mbit x 2	0100	13 x 10	ROW	13	12	—	26	25	24	23	22	21	20	19	18	17	16	15
(32 M x 16 bit x 2)			COL	13	12	—	—	—	AP*	11	10	9	8	7	6	5	4	3
1 Gbit x 2	0110	14 x 10	ROW	13	12	27	26	25	24	23	22	21	20	19	18	17	16	15
(64 M x 16 bit x 2)			COL	13	12	—	—	—	AP*	11	10	9	8	7	6	5	4	3

Note: * Auto-precharge




Figure 12.5 DDRIF Basic Timing
(1-/2-/4-/8-Byte Single Burst Read without Auto Precharge)




Figure 12.6 DDRIF Basic Timing
(1-/2-/4-/8-Byte Single Burst Write without Auto Precharge)






Figure 12.7 DDRIF Basic Timing
(1-/2-/4-/8-Byte Single Burst Read with Auto Precharge)



**Figure 12.8 DDRIF Basic Timing
(1-/2-/4-/8-Byte Single Burst Write with Auto Precharge)**



**Figure 12.9 DDRIF Basic Timing
(4 Burst Read: 32-byte without Auto Precharge)**




Figure 12.10 DDRIF Basic Timing
(4 Burst Write: 32-byte without Auto Precharge)





Figure 12.11 DDRIF Basic Timing (from Precharging All Banks to Bank Activation)



- Notes: 1. Operating mode or other setting
 2. Mode register setting: BA1 = Low, BA0 = Low
 Extended mode register setting: BA1 = Low, BA0 = High

Figure 12.12 DDRIF Basic Timing (Mode Register Setting)





Figure 12.13 DDRIF Basic Timing (Enter Auto-Refresh/Exit to Bank Activation)



- Notes:
1. The time where the CKE signal rises should satisfy the refresh interval conditions of the SDRAM in use.
 2. These parameters must satisfy the refresh-interval specification of the SDRAM. tXSNR is for all commands other than read commands. tXSRD is for read commands, and is usually at least 200 clock cycles.

Figure 12.14 DDRIF Basic Timing (Enter Self-Refresh/Exit to Command Iss

12.7.2 Stopping Clock

Supply of the clock signal for the DDRIF stops in the following two cases:

- when the SDRAM is in battery backup mode; and
- when the PLL multiplication ratio or bus-clock frequency-division ratio is changed by frequency change register (FRQCR) of the CPG.

Since the clock signal is not being supplied in the above situations, auto-refreshing does not proceed. Since the refresh cycle is not being maintained, data in the SDRAM will be lost. To prevent this, software should place the SDRAM in the self-refresh state before supply of the clock signal is stopped. For details on making the SDRAM enter and leave the self-refresh mode, see section 12.5.5 (1), Self-Refresh Mode.

12.7.3 Using SCR to Issue REFA Command (Outside the Initialization Sequence)

The DDR-SDRAM bank is automatically opened by the DDRIF access (read from or write to). When the REFA (auto-refresh) command is issued by using the SMS bits in SCR, be sure to refresh the bank by using the SMS bits in SCR to issue the PREALL command. The same operation is necessary when the SCR register setting is used to issue a REFA command for refreshing data in the memory before starting up auto-refresh operations.

12.7.4 Timing of Connected SDRAM

The DDRIF only supports memory in which the number of cycles (tRAP) required from issuing an ACT command to issuing a read with auto-precharge or write with auto-precharge command and the number of cycles (tRCD) required from issuing an ACT command to issuing a read or write command are the same. If the two numbers differ, the SDRAM should be accessed in battery backup mode.

bridge mode and normal mode (non host mode). In host bus bridge mode, PCI bus arbitration control is available and in normal mode, arbitration is executed by the external PCI bus

13.1 Features

The PCIC has the following features:

- Supports subset of PCI Local Bus Specification Revision 2.2
- PCI bus operating speeds of 33 MHz/66 MHz
- 32-bit data bus
- PCI master and target functions
- Supports subset of PCI power management Revision 1.1
- Supports the host bus bridge mode and normal mode (selectable by MODE6 pin setting)
- Supports the PCI bus arbiter (in host bus bridge mode)
 - Supports four external masters
 - Pseudo-round-robin or fixed priority arbitration
 - Supports external bus arbiter mode
- Supports configuration mechanism #1 (in host bus bridge mode)
- Supports burst transfer
- Parity check and error report

The PCIC does not support the following PCI functions.

- Cache support (no $\overline{\text{SBO}}$ or SDONE pin)
- Address wrap-around mechanism
- PCI JTAG (other modules in this LSI can support the JTAG feature)
- Dual address cycles
- Interrupt acknowledge cycles
- Fast back-to-back transfer initiation (supported when performed as a target device)
- Extended ROM for initialization and system boot
etc.




Figure 13.1 PCIC Block Diagram

The PCIC comprises two blocks: the PCI bus interface and SuperHyway bus interface block.

The PCI bus interface block comprises the PCI configuration register, local register, PCI target controller, and PCI target controller.

The functions of the PCI bus interface are transaction control on the PCI local bus.

The SuperHyway bus interface block comprises the control register (PCIECR) and the data FIFO.

The functions of the SuperHyway bus interface are access translation between the PCI bus interface and the CPU or DMAC via SuperHyway bus.

The interrupt controller requests interrupt request to the INTC of this LSI.

CBE3 to CBE0	$\overline{C/BE[3:0]}$	I/O (TRI)	PCI Command/Byte Enable Bus command and byte enables are multiplexed. These signals indicate the type of transaction during the address phase and the byte enables during the data phases.
PAR	PAR	I/O (TRI)	PCI Parity Generates/checks even parity across AD[31:0] and CBE[3:0].
PCICLK	CLK	Input	PCI Clock Provides timing for all transactions on the PCI bus.
$\overline{PCIFRAME}$	\overline{FRAME}	I/O (STRI)	PCI Frame Current initiator drives this signal, which indicates the start and duration or end of a transaction.
\overline{TRDY}	\overline{TRDY}	I/O (STRI)	PCI Target Ready Selected target drives this signal, which indicates that the target is ready to execute a transaction. During a write, this signal indicates that the target is ready to accept data. During a read, this signal indicates that valid data is present on the AD [31:0] lines.
\overline{IRDY}	\overline{IRDY}	I/O (STRI)	PCI Initiator Ready The current bus master drives this signal. During a write, this signal indicates that valid data is present on the AD [31:0] lines. During a read, this signal indicates that the master is ready to accept data.
\overline{STOP}	\overline{STOP}	I/O (STRI)	PCI Stop Selected target drives this signal to stop the current transaction.
\overline{LOCK}	\overline{LOCK}	I/O (STRI)	PCI Lock

$\overline{\text{INTB}}^{*3}$	INTB		Indicate that a PCI device is requesting an interrupt. Only these signals are available in host bus bridge mode.
$\overline{\text{INTA}}$	INTA	I/O (output: O/D)	Interrupt A Indicates that a PCI device is requesting an interrupt (input) in host bus bridge mode. This signal indicates a request for an interrupt (output: O/D) in normal mode.
$\overline{\text{REQ3}}$ to $\overline{\text{REQ1}}^{*4}$	$\overline{\text{REQ}}[3:1]$	Input	PCI Bus Request Available only in host bus bridge mode.
$\overline{\text{GNT3}}$ to $\overline{\text{GNT1}}^{*4}$	$\overline{\text{GNT}}[3:1]$	Output (TRI)	PCI Bus Grant Available only in host bus bridge mode.
$\overline{\text{REQ0}}$ / $\overline{\text{REQOUT}}$	$\overline{\text{REQ0}}$	I/O (TRI)	PCI Bus Request Functions as an input or an output in host bus bridge mode and as an output in normal mode.
$\overline{\text{GNT0}}$ / $\overline{\text{GNTIN}}$	$\overline{\text{GNT0}}$	I/O (TRI)	PCI Bus Grant Functions as an input or an output in host bus bridge mode and as an input in normal mode.
$\overline{\text{SERR}}$	$\overline{\text{SERR}}$	I/O (output: O/D)	PCI System Error
$\overline{\text{PERR}}$	$\overline{\text{PERR}}$	I/O (TRI)	PCI Parity Error
$\overline{\text{PCIRESET}}$	—	Output	PCI reset output (only for host bus bridge mode)
MODE6^{*5}	—	Input	PCI Operating Mode Select Low: PCI normal mode in which the PCIC operates as a PCI bridge on the PCICLK High: PCI host bus bridge mode in which the PCIC operates as a PCI bridge on the PCICLK

PCIC enable control register	PCIECR	R/W	—	H'FE00 0008	H'1E00 0008
PCI configuration register space					
PCI vendor ID register	PCIVID	R	R	H'FE04 0000	H'1E04 0000
PCI device ID register	PCIDID	R	R	H'FE04 0002	H'1E04 0002
PCI command register	PCICMD	R/W	R/W	H'FE04 0004	H'1E04 0004
PCI status register	PCISTATUS	R/WC	R/WC	H'FE04 0006	H'1E04 0006
PCI revision ID register	PCIRID	R	R	H'FE04 0008	H'1E04 0008
PCI program interface register	PCIPIF	R/W	R	H'FE04 0009	H'1E04 0009
PCI sub class code register	PCISUB	R/W	R	H'FE04 000A	H'1E04 000A
PCI base class code register	PCIBCC	R/W	R	H'FE04 000B	H'1E04 000B
PCI cacheline size register	PCICLS	R	R	H'FE04 000C	H'1E04 000C
PCI latency timer register	PCILTM	R/W	R/W	H'FE04 000D	H'1E04 000D
PCI header type register	PCIHDR	R	R	H'FE04 000E	H'1E04 000E
PCI BIST register	PCIBIST	R	R	H'FE04 000F	H'1E04 000F
PCI I/O base address register	PCIIBAR	R/W	R/W	H'FE04 0010	H'1E04 0010
PCI Memory base address register 0	PCIMBAR0	R/W	R/W	H'FE04 0014	H'1E04 0014
PCI Memory base address register 1	PCIMBAR1	R/W	R/W	H'FE04 0018	H'1E04 0018
PCI subsystem vendor ID register	PCISVID	R/W	R	H'FE04 002C	H'1E04 002C
PCI subsystem ID register	PCISID	R/W	R	H'FE04 002E	H'1E04 002E
PCI capabilities pointer register	PCICP	R	R	H'FE04 0034	H'1E04 0034
PCI interrupt line register	PCIINTLINE	R/W	R/W	H'FE04 003C	H'1E04 003C
PCI interrupt pin register	PCIINTPIN	R/W	R	H'FE04 003D	H'1E04 003D

PCI PMCSR bridge support extension register	PCIPMCSR BSE	R	R	H'FE04 0046	H'1E04 0046
PCI power consumption/dissipation data register	PCIPCDD	R/W	R	H'FE04 0047	H'1E04 0047
PCI local register space					
PCI control register	PCICR	R/W	R	H'FE04 0100	H'1E04 0100
PCI local space register 0	PCILSR0	R/W	R	H'FE04 0104	H'1E04 0104
PCI local space register 1	PCILSR1	R/W	R	H'FE04 0108	H'1E04 0108
PCI local address register 0	PCILAR0	R/W	R	H'FE04 010C	H'1E04 010C
PCI local address register 1	PCILAR1	R/W	R	H'FE04 0110	H'1E04 0110
PCI interrupt register	PCIIR	R/WC	R	H'FE04 0114	H'1E04 0114
PCI interrupt mask register	PCIIMR	R/W	R	H'FE04 0118	H'1E04 0118
PCI error address information register	PCIAIR	R	R	H'FE04 011C	H'1E04 011C
PCI error command information register	PCICIR	R	R	H'FE04 0120	H'1E04 0120
PCI arbiter interrupt register	PCIAINT	R/WC	R	H'FE04 0130	H'1E04 0130
PCI arbiter interrupt mask register	PCIAINTM	R/WC	R	H'FE04 0134	H'1E04 0134
PCI arbiter bus master error information register	PCIBMIR	R	R	H'FE04 0138	H'1E04 0138
PCI PIO* ³ address register	PCIPAR	R/W	—	H'FE04 01C0	H'1E04 01C0
PCI power management interrupt register	PCIPINT	R/WC	—	H'FE04 01CC	H'1E04 01CC
PCI power management interrupt mask register	PCIPINTM	R/W	—	H'FE04 01D0	H'1E04 01D0

PCI I/O bank master register	PCICDMR	R/W	—	H'FE04 0210	H'1E04 0210
PCI cache snoop control register 0	PCICSCR0	R/W	—	H'FE04 0214	H'1E04 0214
PCI cache snoop control register 1	PCICSCR1	R/W	—	H'FE04 0218	H'1E04 0218
PCI cache snoop address register 0	PCICSAR0	R/W	—	H'FE04 021C	H'1E04 021C
PCI cache snoop address register 1	PCICSAR1	R/W	—	H'FE04 0220	H'1E04 0220
PCI PIO* ³ data register	PCIPDR	R/W	—	H'FE04 0220	H'1E04 0220

- Notes:
1. SH: SuperHyway bus (internal bus). PCI: PCI local bus. WC: Cleared by writing 1. (Writing of 0 is no effect). —: Accessing is prohibited.
 2. When accessing a register, do not use a size smaller than the register's access size.
 3. PIO: Programmed I/O.

PCI revision ID register	PCIRID	H'00	Retained	Retained
PCI program interface register	PCIPIF	H'00	Retained	Retained
PCI sub class code register	PCISUB	H'00	Retained	Retained
PCI base class code register	PCIBCC	H'00	Retained	Retained
PCI cache line size register	PCICLS	H'20	Retained	Retained
PCI latency timer register	PCILTM	H'00	Retained	Retained
PCI header type register	PCIHDR	H'00	Retained	Retained
PCI BIST register	PCIBIST	H'00	Retained	Retained
PCI I/O base address register	PCIIBAR	H'0000 0001	Retained	Retained
PCI Memory base address register 0	PCIMBAR0	H'0000 0000	Retained	Retained
PCI Memory base address register 1	PCIMBAR1	H'0000 0000	Retained	Retained
PCI subsystem vendor ID register	PCISVID	H'0000	Retained	Retained
PCI subsystem ID register	PCISID	H'0000	Retained	Retained
PCI capabilities pointer register	PCICP	H'40	Retained	Retained
PCI interrupt line register	PCIINTLINE	H'00	Retained	Retained
PCI interrupt pin register	PCIINTPIN	H'01	Retained	Retained
PCI minimum grant register	PCIMINGNT	H'00	Retained	Retained
PCI maximum latency register	PCIMAXLAT	H'00	Retained	Retained
PCI capability ID register	PCICID	H'01	Retained	Retained
PCI next item pointer register	PCINIP	H'00	Retained	Retained

PCI control register	PCICR	H'0000 00xx	Retained	Retain
PCI local space register 0	PCILSR0	H'0000 0000	Retained	Retain
PCI local space register 1	PCILSR1	H'0000 0000	Retained	Retain
PCI local address register 0	PCILAR0	H'0000 0000	Retained	Retain
PCI local address register 1	PCILAR1	H'0000 0000	Retained	Retain
PCI interrupt register	PCIIR	H'0000 0000	Retained	Retain
PCI interrupt mask register	PCIIMR	H'0000 0000	Retained	Retain
PCI error address information register	PCIAIR	H'xxxx xxxx	Retained	Retain
PCI error command information register	PCICIR	H'xx00 000x	Retained	Retain
PCI arbiter interrupt register	PCIAINT	H'0000 0000	Retained	Retain
PCI arbiter interrupt mask register	PCIAINTM	H'0000 0000	Retained	Retain
PCI arbiter bus master error information register	PCIBMIR	H'0000 00xx	Retained	Retain
PCI PIO address register	PCIPAR	H'80xx xxxx	Retained	Retain
PCI power management interrupt register	PCIPINT	H'0000 0000	Retained	Retain
PCI power management interrupt mask register	PCIPINTM	H'0000 0000	Retained	Retain
PCI memory bank register 0	PCIMBR0	H'0000 0000	Retained	Retain
PCI memory bank mask register 0	PCIMBMR0	H'0000 0000	Retained	Retain
PCI memory bank register 1	PCIMBR1	H'0000 0000	Retained	Retain
PCI memory bank mask register 1	PCIMBMR1	H'0000 0000	Retained	Retain

[Legend] x: Undefined

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
0	ENBL	0	R/W	PCI Enable Bit. Enable the PCIC 0: PCIC disable The access from both the CPU and external devices to the PCIC is invalid (including the configuration and local register), except PCIC configuration and local register. 1: PCIC enable

	VID													
Initial value:	0	0	0	1	1	0	0	1	0	0	0	1	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	VID	H'1912	SH: R PCI: R	PCI Vender ID Indicates the PCI device manufacture identifier (ID) that is allocated by PCI-SIG. Renesas Tech vendor ID is H'1912.

(2) PCI Device ID Register (PCIDID)

This register uniquely identifies this LSI amongst PCI devices manufactured by the vendor.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	DID													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	DID	H'0002	SH: R PCI: R	PCI Device ID These bits uniquely identify this LSI amongst PCI devices manufactured by the vendor indicated in the PCI vender field. The SH7780's device ID is H'0002.

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
9	FBBE	0	SH: R PCI: R	PCI Fast Back-to-Back Enable Controls whether or not a master can do fast back transactions to different device. 0: Fast back-to-back transactions are only allowed to the same target 1: Master is allowed to generate fast back-to-back transactions to different targets (not supported)
8	SERRE	0	SH: R/W PCI: R/W	PCI $\overline{\text{SERR}}$ Output Control Controls the $\overline{\text{SERR}}$ output. 0: $\overline{\text{SERR}}$ output disabled 1: $\overline{\text{SERR}}$ output enabled
7	WCC	1	SH: R/W PCI: R/W	Wait Cycle Control Controls the address/data stepping. When WCC = 1, both an address and data for a write, only an address for a master read, and only an address for a target read are output for at least two clock cycles. 0: Address/data stepping control disabled 1: Address/data stepping control enabled

4	MWIE	0	SH: R PCI: R	PCI Memory Write and Invalidate Control Controls issuance of a memory write and invalidate command in a master access. 0: Memory write is used 1: Memory write and invalidate command is ex (not supported)
3	SC	0	SH: R PCI: R	PCI Special Cycles Indicates whether or not to support the special operations in a target access. 0: Special cycles ignored 1: Special cycles monitored (not supported)
2	BM	0	SH: R/W PCI: R/W	PCI Bus Master Control Controls a bus master. 0: Bus master function disabled 1: Bus master function enabled
1	MS	0	SH: R/W PCI: R/W	PCI Memory Space Control Controls accesses to memory space of this LS this bit is cleared to 0, a memory transfer to the terminated with a master abort. 0: Does not respond to memory space accesses 1: Respond to memory space accesses
0	IOS	0	SH: R/W PCI: R/W	PCI I/O Space Controls accesses to I/O space of this LSI. Wh bit is cleared to 0, a I/O transfer to the PCIC is terminated with a master abort. 0: Does not respond to I/O space accesses 1: Respond to I/O space accesses

the value of B 0100 0000 0000 0000 to the register.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	DPE	SSE	RMA	RTA	STA	DEVSEL	MDPE	FBBC	—	66C	CL	—	—	
Initial value:	0	0	0	0	0	0	1	0	1	0	0	1	0	0
SH R/W:	R/WC	R/WC	R/WC	R/WC	R/WC	R	R	R/WC	R	R/W	R/W	R	R	R
PCI R/W:	R/WC	R/WC	R/WC	R/WC	R/WC	R	R	R/WC	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15	DPE	0	SH: R/WC PCI: R/WC	<p>Parity Error Detect Status</p> <p>Indicates that a parity error has been detected in the data when the PCIC is a master or in write data when the PCIC is a target.</p> <p>This bit must be set by the device whenever a parity error, even if parity error handling is disabled.</p> <p>0: Device is not detecting parity error. 1: Device is detecting parity error.</p>
14	SSE	0	SH: R/WC PCI: R/WC	<p>System Error Output Status</p> <p>Indicates that the PCIC has asserted the \overline{SE} signal.</p> <p>0: \overline{SE} has not been asserted 1: \overline{SE} has been asserted (the value retained after cleared)</p>

			PCI: R/WC	Indicates that a transaction is terminated by a device with a target abort when the PCIC functions as a master. 0: Transaction has not been terminated with a target abort 1: Transaction has been terminated with a target abort
11	STA	0	SH: R/WC PCI: R/WC	Target Abort Execution Status Indicates that the PCIC has terminated a transaction with a target-abort when the PCIC functions as a target. 0: PCIC has not terminated a transaction with a target-abort 1: PCIC has terminated a transaction with a target-abort
10, 9	DEVSEL	01	SH: R PCI: R	DEVSEL Timing Status Indicate the response timing status of the DEVSEL signal when the PCIC functions as a target. 00: Fast (not support) 01: Medium 10: Slow (not support) 11: Reserved
8	MDPE	0	SH: R/WC PCI: R/WC	Data parity error Indicates that the PCIC has asserted the \overline{PERR} signal or detected the assertion of the PERR signal when the PCIC functions as a master. Only when the parity response bit has been set to 1, this bit is set to 1. 0: Data parity error has not been generated 1: Data parity error has been generated

6	—	0	SH: R/W PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
5	66C	0	SH: R/W PCI: R	66MHz-Operation Capable Status Indicates whether or not the PCIC is capable of running at 66MHz. 0: PCIC runs at 33 MHz 1: PCIC runs at 66 MHz
4	CL	1	SH: R PCI: R	PCI Power Management (Optional Function) Indicates whether or not the PCI power management function is supported. 0: Power management not supported 1: Power management supported
3 to 0	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.

7 to 0	RID	H'00	SH: R	Revision ID
			PCI: R	Indicates the PCIC revision. The initial value is H'00. RID value varies according to the logic version of the PCIC and it may be changed in the future.

(6) PCI Program Interface Register (PCIPIF)

This register is the programming interface for the IDE controller class code. For details of the class code, refer to “PCI Local Bus Specification Revision 2.2 Appendix D.”

Bit:	7	6	5	4	3	2	1	0
	MIDED	—	—	—	PIS	OMS	PIP	OMP
Initial value:	0	0	0	0	0	0	0	0
SH R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W
PCI R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	MIDED	0	SH: R/W PCI: R	PCI Master IDE Device Specifies the PCI master IDE device. 1: PCI master IDE device 0: PCI slave IDE device When the CFINIT bit in PCICR is 0, this bit is readable. When the CFINIT bit in PCICR is 1, writing is enabled. This bit is readable.

1	PIP	0	SH: R/W PCI: R	PCI Programmable Indicator (Primary) When the CFINIT bit in CR is 0, this bit is wr When the CFINIT bit in PCICR is 1, writing is This bit is readable.
0	OMP	0	SH: R/W PCI: R	PCI Operating Mode (Primary) When the CFINIT bit in PCICR is 0, this bit is When the CFINIT bit in PCICR is 1, writing is This bit is readable.

Bit	Bit Name	Value	R/W	Description
7 to 0	SUB	H'00	SH: R/W PCI: R	Sub Class Code Indicate the sub class code. The initial value is H'00.

(8) PCI Base Class Code Register (PCIBCC)

This register identifies the base class code. For details of the class code, refer to “PCI Local Bus Specification Revision 2.2 Appendix D.”

Bit:	7	6	5	4	3	2	1	0
	BCC							
Initial value:	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCI R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BCC	H'00	SH: R/W PCI: R	Base Class Code Indicates the base class code. The initial value is H'00.

(10) PCI Latency Timer Register (PCILTM)

This register specifies, in units of PCI bus clocks, the value of latency timer for this PCI master.

Bit:	7	6	5	4	3	2	1	0
	LTM							
Initial value:	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCI R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	LTM	H'00	SH: R/W PCI: R/W	PCI Latency Timer Specifies the maximum number of acquisition of PCI bus when the PCIC is operating as the

			PCI: R	0: Single function 1: Multiple (from two to eight) functions (not supported)
6 to 0	HDR	H'00	SH: R PCI: R	Configuration Layout Indicates the layout type of configuration register. H'00: Type "00h" layout supported H'01: Type "01h" layout supported (not supported)

(12) PCI BIST Register (PCIBIST)

Bit:	7	6	5	4	3	2	1	0
	BISTC	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7	BISTC	0	SH: R PCI: R	This bit is used to control the BIST function and status. 0: Function not available 1: Function available (not supported)
6 to 0	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	IOB (upper)								IOB (lower)					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R
PCI R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	IOB (upper)	H'000000	SH: R/W PCI: R/W	I/O Space Base Address (upper 24 bits) Specifies the upper 24 bits of I/O base address (corresponds the PCIC local register space control register space).
7 to 2	IOB (lower)	000000	SH: R PCI: R	I/O Space Base Address (lower 6 bits) These bits are fixed 000000 by hardware.
1	—	0	SH: R PCI: R	Reserved These bits are always read as 0. The write should always be 0.
0	ASI	1	SH: R PCI: R	Address Space Indicator Indicates whether the base address in this register indicates the I/O or memory space. 0: Memory space 1: I/O space

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MBA (lower)												LAP	LAT
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	MBA (upper)	H'000	SH: R/W PCI: R/W	Memory Space 0 Base Address (upper 12 bits) Specifies the upper 12 bits of memory base address that corresponds the local address space 0 (SuperHyway bus address space of this LSI). Update value PCILSR [28:20] Address space Effective MBA (upper) 0 0000 0000 1 Mbyte [31:20] 0 0000 0001 2 Mbytes [31:21] 0 0000 0011 4 Mbytes [31:22] 0 1111 1111 256 Mbytes [31:28] 1 1111 1111 512 Mbytes [31:29]
19 to 4	MBA (lower)	H'0000	SH: R PCI: R	Memory Space 0 Base Address (lower 16 bits) These bits are fixed H'0000 by hardware.
3	LAP	0	SH: R PCI: R	Prefetch Control Indicates whether or not local address space prefetchable. 0: Not prefetchable 1: Prefetchable (not supported)

PCI: R Indicates whether the base address in this register indicates the I/O or memory space.

0: Memory space

1: I/O space

(15) PCI Memory Base Address Register 1 (PCIMBAR1)

This register packages the memory space base address register of the PCI configuration that is prescribed with PCI local bus specification.

Refer to Section 13.4.4 (1), Accessing This LSI Address Space.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MBA (upper)												MBA (lower)	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R
PCI R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MBA (lower)												LAP	LA
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

					0 1111 1111	256 Mbytes	[31:28]
					1 1111 1111	512 Mbytes	[31:29]
19 to 4	MBA (lower)	H'0000	SH: R PCI: R	Memory Space 1 Base Address (lower 16 bits) These bits are fixed H'0000 by hardware.			
3	LAP	0	SH: R PCI: R	Prefetch Control Indicates whether or not local address space prefetchable. 0: Not prefetchable 1: Prefetchable (Not supported)			
2, 1	LAT	00	SH: R PCI: R	Memory Type Indicates the memory type of local address space 00: 32-bit base address and 32-bit space 01: 32-bit base address and 1-Mbyte space (Not supported) 10: 64-bit base address (Not supported) 11: Reserved			
0	ASI	0	SH: R PCI: R	Address Space Indicator Indicates whether the base address in this register indicates the I/O or memory space. 0: Memory space 1: I/O space			

15 to 0	SVID	H'0000	SH: R/W	Subsystem Vendor ID
			PCI: R	Specifies the subsystem vendor ID of the PCIC. The initial value is H'0000.
				This field can be modified during initializing PCIC registers (PCICR.CFINIT = 0), but cannot be modified after initialized PCIC register (PCICR.CFINIT = 1) even if writing this field.

(17) PCI Subsystem ID Register (PCISID)


Refer to section about miscellaneous registers of PCI local bus specification Revision 2.3.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	SSID													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	SSID	H'0000	SH: R/W	Subsystem ID
			PCI: R	Specifies the subsystem ID of the PCIC. The initial value is H'0000.
				This field can be modified during initializing PCIC registers (PCICR.CFINIT = 0), but cannot be modified after initialized PCIC register (PCICR.CFINIT = 1) even if writing this field.

Bit	Bit Name	Value	R/W	Description
7 to 0	CP	H'40	SH: R PCI: R	Capabilities pointer The offset address of the expansion function

(19) PCI Interrupt Line Register (PCIINTLINE)



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	INTLINE	H'00	SH: R/W PCI: R/W	<p>PCI Interrupt Line</p> <p>PCI interrupt connected to the external interrupt LSI. Specify these bits by system software during initialization.</p> <p>The initial value is H'00.</p> <p>The setting value of this field does not affect the operation of this LSI.</p>

PCI: R Specifies which interrupt pin is used for con
 when the PCIC outputs interrupt request.
 H'00: Does not connect \overline{INTD} to \overline{INTA}
 H'01: \overline{INTA} is used to request an interrupt
 H'02: \overline{INTB} is used to request an interrupt
 H'03: \overline{INTC} is used to request an interrupt
 H'04: \overline{INTD} is used to request an interrupt
 H'05 to H'FF: Reserved

(21) PCI Minimum Grant Register (PCIMINGNT)

This register is not programmable.

Bit:	7	6	5	4	3	2	1	0
	MINGNT							
Initial value:	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	MINGNT	H'00	SH: R PCI: R	Minimum Grant Specify the burst time to be required by the device (not supported).

7 to 0	MAXLAT	H'00	SH: R	Maximum Latency
			PCI: R	Specify the worst time from the bus request b PCI master device to the bus acquisition (not supported).

(23) PCI Capability Identifier Register (PCICID)

When H'01 is read by system software, it indicates that the data structure currently being to is the PCI power management data structure. Each function of a PCI device may have item in its capability list with PCICID set to H'01.

Bit:	7	6	5	4	3	2	1	0
	CID							
Initial value:	0	0	0	0	0	0	0	1
SH R/W:	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	CID	H'01	SH: R PCI: R	Expansion Function ID Specifies the expansion function ID. H'01: The expansion function is power manag

7 to 0 NIP

H'00

SH: R

Next Item Pointer

PCI: R

Specifies the offset to the next expansion function

H'00: Power management function is listed as item.

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	PMCS	00000	SH: R PCI: R	<p>PME_SUPPORT</p> <p>This 5-bit field indicates the power states in which this function may assert $\overline{\text{PME}}$. A value of 0b for any bit indicates that the function is not capable of asserting the $\overline{\text{PME}}$ signal while in that power state.</p> <p>Bit11: xxxx1 - $\overline{\text{PME}}$ can be asserted from D0</p> <p>Bit12: xxx1x - $\overline{\text{PME}}$ can be asserted from D1</p> <p>Bit13: xx1xx - $\overline{\text{PME}}$ can be asserted from D2</p> <p>Bit14: x1xxx - $\overline{\text{PME}}$ can be asserted from D3</p> <p>Bit15: 1xxxx - $\overline{\text{PME}}$ can be asserted from D3</p> <p>Note: This LSI does not have the $\overline{\text{PME}}$ pin.</p>
10	D2S	0	SH: R/W PCI: R	<p>When this bit is 1, This function supports the D2 power management state. When the D2 power management state is not supported, this bit is 0.</p>
9	D1S	0	SH: R/W PCI: R	<p>When this bit is 1, This function supports the D1 power management state. When the D1 power management state is not supported, this bit is 0.</p>

			PCI: R	These bits are always read as 0. The write value should always be 0.
3	PMEC	1	SH: R/W PCI: R	PCI PME clock Specifies whether or not the device requires to support $\overline{\text{PME}}$ generation. 1: Requires the clock to support $\overline{\text{PME}}$ generation. Note: This LSI does not have the $\overline{\text{PME}}$ pin.
2 to 0	PMV	010	SH: R/W PCI: R	Version Specifies the version of the power management specifications. 010: This LSI's power management specifications conformed to revision 1.1

Bit	Bit Name	Initial Value	R/W	Description
15	PMES	0	SH: R PCI: R	PME Status Indicates the state of the $\overline{\text{PME}}$ signal. (Not supported) Note: This LSI dose not have the $\overline{\text{PME}}$ pin.
14, 13	DSC	00	SH: R PCI: R	Data Scale Specify the scaling of data field. (Not support)
12 to 9	DSL	0000	SH: R PCI: R	Data Select Specify the data output in the data filed.
8	PMEEN	0	SH: R PCI: R	PME Enable Controls the $\overline{\text{PME}}$ output. (Not supported) Note: This LSI dose not have the $\overline{\text{PME}}$ pin.
7 to 2	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write v should always be 0.
1, 0	PS	00	SH: R/W PCI: R/W	Power State Specifies the power state. If software attempts to write an unsupported state to these bits, the write operation must normally on the bus; however, the data is dis and no state change occurs. 00: D0 state 01: D1 state 10: D2 state 11: D3 hot state (power-down mode)

7	BPCCEN	0	SH: R PCI: R	When the bus power/clock control mechanism is disabled, the power state bits in bridge's PCI cannot be used by the system software to control power or clock of the bridge's secondary bus.
6	B2B3N	0	SH: R PCI: R	<p>The state of this bit determines the action that occurs as a direct result of programming the bit in the D3 hot state.</p> <p>0: Indicates that when the bridge function is in the D3 hot state, its secondary bus will have its power removed (B3).</p> <p>1: Indicates that when the bridge function is in the D3 hot state, its secondary bus's PCI clock will be stopped (B2).</p> <p>This bit is only valid if bit 7 (BPCCEN) is set.</p>
5 to 0	—	All 0	SH: R PCI: R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PCDD	H'00	SH: R/W PCI: R	This register is used to report the state dependent data requested by the PCIPMCSR.DSL bits. The value of this register is scaled by the value reported by the PCIPMCSR.DSC bits.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	PFCS	FTO	PFE	TBS	—	BMAM	—	—	SERR	IOCS
Initial value:	0	0	0	0	0	0	0	0	0	0	—	—	0	0
SH R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R	R	R/W	R/W
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	—	H'00	SH: R/W PCI: R	Reserved Set these bits to H'A5 only when writing to 8, 6, and 3 to 0. These bits are always read as 0.
23 to 12	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write should always be 0.
11	PFCS	0	SH: R/W PCI: R	PCI Pre-Fetch Command Setting This bit is valid only when the PFE bit is 1. 0: Always 8-byte pre-fetching 1: Always 32-byte pre-fetching
10	FTO	0	SH: R/W PCI: R	PCI $\overline{\text{TRDY}}$ Control Enable In a target access, negate the $\overline{\text{TRDY}}$, within before disconnection. 0: Disabled 1: Enabled
9	PFE	0	SH: R/W PCI: R	PCI Pre-Fetch Enable 0: Disabled 1: Enabled

6	BMAM	0	SH: R/W PCI: R	Bus Master Arbitration Controls the PCI bus arbitration mode when t operates in host bus bridge mode. This bit is when the PCIC operates in normal mode. 0: Fixed mode (PCIC > device0 > device1 > c device3) 1: Pseudo round robin (the most recently gran device is assigned the lowest priority)
5, 4	—	Undefined	SH: R PCI: R	Reserved These bits are always read as an undefined v The write value should always be 0.
3	SERR	0	SH: R/W PCI: R	$\overline{\text{SERR}}$ Output Controls the $\overline{\text{SERR}}$ output by software. This b only in normal mode (do not use in host bus b mode). This bit is valid only when the SERRE PCICMD is 1. 0: Makes $\overline{\text{SERR}}$ output high-impedance state high by pull-up register) 1: Asserts $\overline{\text{SERR}}$ output during one PCICLK c cycle (low level output)
2	IOCS	0	SH: R/W PCI: R	$\overline{\text{INTA}}$ Output Controls the $\overline{\text{INTA}}$ output by software. This bi only in normal mode. 0: Makes $\overline{\text{INTA}}$ output high-impedance state high by pull-up register) 1: Asserts $\overline{\text{INTA}}$ output (low level output)

PCI: R Set this bit to 1 after the initialization of the internal registers are completed. Setting this enables accesses from the PCI bus. During initialization in host bus bridge mode, the bus is given to the device on the PCI bus. In normal operation, the PCIC returns RETRY when it is accessed on the PCI bus.

0: During initialization

1: Initialization completed

(2) PCI Local Space Register 0 (PCILSR0)

Refer to Section 13.4.4 (1), Accessing This LSI Address Space.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
	—	—	—	LSR										—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
SH R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

0 0000 0000: 1 Mbyte
 0 0000 0001: 2 Mbytes
 0 0000 0011: 4 Mbytes
 0 0000 0111: 8 Mbytes
 0 0000 1111: 16 Mbytes
 0 0001 1111: 32 Mbytes
 0 0011 1111: 64 Mbytes
 0 0111 1111: 128 Mbytes
 0 1111 1111: 256 Mbytes
 1 1111 1111: 512 Mbytes
 Other than above: Setting prohibited

19 to 1	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
0	MBARE	0	SH: R/W PCI: R	PCI Memory Base Address Register 0 Enable The local address space 0 can be accessed by this bit to 1. 0: PCIMBAR0 disabled 1: PCIMBAR0 enabled

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
28 to 20	LSR	0 0000 0000	SH: R/W PCI: R	Size of Local Address Space 1 (9 bits) Specify the size of local address space 1 (SuperHyway bus address space of this LSI) of Mbyte. The value set in these bits must be minus 1 Mbytes. Setting all the bits to 0 ensures 1 Mbyte space. 0 0000 0000: 1 Mbyte 0 0000 0001: 2 Mbytes 0 0000 0011: 4 Mbytes 0 0000 0111: 8 Mbytes 0 0000 1111: 16 Mbytes 0 0001 1111: 32 Mbytes 0 0011 1111: 64 Mbytes 0 0111 1111: 128 Mbytes 0 1111 1111: 256 Mbytes 1 1111 1111: 512 Mbytes Other than above: Setting prohibited
19 to 1	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.



Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	LAR												—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	LAR	H'000	SH: R/W PCI: R	Local Address (12 bits) Specify bits 31 to 20 of the start address in local space 0. The effective bits of LAR depend on the capacity of address space 0 as specified in PCILSR0. The effective bits are as follows: PCILSR0.LS0([28:20]) = 0 0000 0000: Effective bits are [31:20] PCILSR0.LS0([28:20]) = 0 0000 0001: Effective bits are [31:21] PCILSR0.LS0([28:20]) = 0 0000 0011: Effective bits are [31:22] PCILSR0.LS0([28:20]) = 0 1111 1111: Effective bits are [31:28] PCILSR0.LS0([28:20]) = 1 1111 1111: Effective bits are [31:29]
19 to 0	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.

Initial Value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 SH R/W: R R R R R R R R R R R R R R
 PCI R/W: R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	LAR	H'000	SH: R/W PCI: R	<p>Local Address (12 bits)</p> <p>Specify bits 31 to 20 of the start address in local address space 1.</p> <p>The effective bits of LAR depend on the capacity of local address space 1 as specified in PCILSR0.LS1((28:20)).</p> <p>The effective bits are as follows:</p> <p>PCILSR1.LS1((28:20)) = 0 0000 0000: Effective bits are bits 31:20</p> <p>PCILSR1.LS1((28:20)) = 0 0000 0001: Effective bits are bits 31:21</p> <p>PCILSR1.LS1((28:20)) = 0 0000 0011: Effective bits are bits 31:22</p> <p>PCILSR1.LS1((28:20)) = 0 0000 0111: Effective bits are bits 31:23</p> <p>PCILSR1.LS1((28:20)) = 0 0000 1111: Effective bits are bits 31:24</p> <p>PCILSR1.LS1((28:20)) = 0 0001 1111: Effective bits are bits 31:25</p> <p>PCILSR1.LS1((28:20)) = 0 0011 1111: Effective bits are bits 31:26</p> <p>PCILSR1.LS1((28:20)) = 0 0111 1111: Effective bits are bits 31:27</p> <p>PCILSR1.LS1((28:20)) = 0 1111 1111: Effective bits are bits 31:28</p>
19 to 0	—	All 0	SH: R PCI: R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>

SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2		
	—	TTADI	—	—	—	—	TMT OI	MDEI	APE DI	SE DI	DPEI TW	DPEI TR	TAD IM	MAD IM	M	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
SH R/W:	R	R/WC	R	R	R	R	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
14	TTADI	0	SH: R/WC PCI: R	Target Target-Abort Interrupt Indicates that the PCIC has terminated a transaction with a target-abort when the PCIC functions target. A target-abort is detected as an illegal byte enable when the lower two bits (bits 1 and 0) of the byte enable and the byte enable do not match during an address transfer (target). 0: Target-abort interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Target-abort interrupt occurs [Set condition] When a target-abort interrupt occurs.

not occur

[Clear condition]

Write 1 to this bit (write clear).

1: Target memory read retry timeout interrupt

[Set condition]

When a target memory read retry timeout interrupt occurs.

8	MDEI	0	SH: R/WC PCI: R	Master Function Disable Error Interrupt The PCIC attempted a master access when master accesses are disabled, that is, when PCICMSTRACCEN is cleared to 0. 0: Master function disable error interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Master function disable error interrupt occurs [Set condition] When a master function disable error interrupt occurs.
---	------	---	--------------------	---

				<p>Write 1 to this bit (write clear).</p> <p>1: Address parity error detection interrupt occurs.</p> <p>[Set condition]</p> <p>When an address parity error detection interrupt occurs.</p>
6	SEDI	0	SH: R/WC PCI: R	<p>$\overline{\text{SERR}}$ Detection Interrupt</p> <p>Indicates that the assertion of the $\overline{\text{SERR}}$ signal has been detected when the PCIC operates in host or bridge mode.</p> <p>0: $\overline{\text{SERR}}$ detection interrupt does not occur.</p> <p>[Clear condition]</p> <p>Write 1 to this bit (write clear).</p> <p>1: $\overline{\text{SERR}}$ detection interrupt occurs.</p> <p>[Set condition]</p> <p>When a $\overline{\text{SERR}}$ detection interrupt occurs.</p>
5	DPEITW	0	SH: R/WC PCI: R	<p>Data Parity Error Interrupt for Target Write</p> <p>Indicates that a data parity error has been detected during a target write access (only detected when PCICMD.PER is set to 1) when the PCIC functions as a target.</p> <p>0: Data parity error detection interrupt does not occur.</p> <p>[Clear condition]</p> <p>Write 1 to this bit (write clear).</p> <p>1: Data parity error detection interrupt occurs.</p> <p>[Set condition]</p> <p>When a data parity error detection interrupt occurs.</p>

				<p>1: PERR detection interrupt occurs</p> <p>[Set condition]</p> <p>When a $\overline{\text{PERR}}$ detection interrupt occurs.</p>
3	TADIM	0	<p>SH: R/WC</p> <p>PCI: R</p>	<p>Target-Abort Detection Interrupt for Master</p> <p>When the PCIC functions as a master, it has detected a target-abort, that is, the transaction terminated.</p> <p>0: Target-abort interrupt does not occur</p> <p>[Clear condition]</p> <p>Write 1 to this bit (write clear).</p> <p>1: Target-abort interrupt occurs</p> <p>[Set condition]</p> <p>When a target-abort interrupt occurs.</p>
2	MADIM	0	<p>SH: R/WC</p> <p>PCI: R</p>	<p>Master-Abort Interrupt for Master</p> <p>Indicates that the PCIC has terminated a transaction with a master-abort when the PCIC functioned as a master.</p> <p>0: Master-abort interrupt does not occur</p> <p>[Clear condition]</p> <p>Write 1 to this bit (write clear).</p> <p>1: Master-abort interrupt occurs</p> <p>[Set condition]</p> <p>When a master-abort interrupt occurs.</p>

				1: Master write PERR interrupt occurs [Set condition] When a master write PERR interrupt occurs.
0	MRDPEI	0	SH: R/WC PCI: R	Master Read Data Parity Error Interrupt Indicates that a data parity error has been detected during a master read access (only detected when PCICMD.PER is set to 1) when the PCIC functions as a master. 0: Master read data parity error interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Master read data parity error interrupt occurs [Set condition] When a master read data parity error interrupt occurs.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 SH R/W: R R/W R R R R R/W R/W R/W R/W R/W R/W R/W R/W
 PCI R/W: R R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 15	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
14	TTADIM	0	SH: R/W PCI: R	Target Target-Abort Interrupt Mask 0: PCIIR.TTADI disabled (masked) 1: PCIIR.TTADI enabled (not masked)
13 to 10	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
9	TMTOIM	0	SH: R/W PCI: R	Target Retry Time Out Interrupt Mask 0: PCIIR.TMTOI disabled (masked) 1: PCIIR.TMTOI enabled (not masked)
8	MDEIM	0	SH: R/W PCI: R	Master Function Disable Error Interrupt Mask 0: PCIIR.MDEI disabled (masked) 1: PCIIR.MDEI enabled (not masked)
7	APEDIM	0	SH: R/W PCI: R	Address Parity Error Detection Interrupt Mask 0: PCIIR.APEDI disabled (masked) 1: PCIIR.APEDI enabled (not masked)

3	TADIMM	0	SH: R/W PCI: R	1: PCIIR.PEDITR enabled (not masked) Target-Abort Interrupt Mask for Master 0: PCIIR.TADIM disabled (masked) 1: PCIIR.TADIM enabled (not masked)
2	MADIMM	0	SH: R/W PCI: R	Master-Abort Interrupt Mask for Master 0: PCIIR.MADIM disabled (masked) 1: PCIIR.MADIM enabled (not masked)
1	MWPDIM	0	SH: R/W PCI: R	Master Write Data Parity Error Interrupt Mask 0: PCIIR.MWPDIM disabled (masked) 1: PCIIR.MWPDIM enabled (not masked)
0	MRDPEIM	0	SH: R/W PCI: R	Master Read Data Parity Error Interrupt Mask 0: PCIIR.MRDPEI disabled (masked) 1: PCIIR.MRDPEI enabled (not masked)

SH R/W: R R R R R R R R R R R R R R R
 PCI R/W: R R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	AIL	Undefined	SH: R PCI: R	Address Information Log This register holds address information (the AD signals) when an error occurs.



Initial Value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 SH R/W: R R R R R R R R R R R R R R R
 PCI R/W: R R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31	MTEM	Undefined	SH: R PCI: R	Master Error Indicates that an error has occurred during a access. 0: Master error does not occur 1: Master error occurs
30 to 27	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
26	RWTET	Undefined	SH: R PCI: R	Target Error Indicates that an error has occurred during a read or a target write access. 0: Target error does not occur 1: Target error occurs
25 to 4	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
3 to 0	ECL	Undefined	SH: R PCI: R	Command Log Hold PCI command information (the state of the CBE[3:0] signal) when an error occurs.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R/WC	R/WC	R/WC	R	R	R	R	R	R	R	R/WC	R/WC
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
13	MBI	0	SH: R/WC PCI: R	Master-Broken Interrupt An interrupt is detected when the <u>PCIFRAM</u> not asserted within 16 clock cycles, although PCIC gave a master the bus. 0: Master-broken interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Master-broken interrupt occurs [Set condition] When a master-broken interrupt occurs.

				Write 1 to this bit (write clear). 1: Target bus time-out interrupt occurs [Set condition] When a target bus time-out interrupt occurs.
11	MBTOI	0	SH: R/WC PCI: R	Master Bus Time-Out Interrupt An interrupt is detected when the $\overline{\text{IRDY}}$ signal is asserted within 8 clock cycles. 0: Master bus time-out interrupt does not occur. [Clear condition] Write 1 to this bit (write clear). 1: Master bus time-out interrupt occurs [Set condition] When a master bus time-out interrupt occurs.
10 to 4	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.

				[Set condition] When a target-abort interrupt occurs.
2	MAI	0	SH: R/WC PCI: R	<p>Master-Abort Interrupt</p> <p>Indicates that a transaction is terminated w master-abort when a device other than the functions as a bus master.</p> <p>0: Master-abort interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Master-abort interrupt occurs [Set condition]</p> <p>When a master-abort interrupt occurs.</p>
1	RDPEI	0	SH: R/WC PCI: R	<p>Read Parity Error Interrupt</p> <p>The $\overline{\text{PERR}}$ assertion is detected during a d when a device other than the PCIC function bus master.</p> <p>0: Read parity error interrupt does not occur [Clear condition] Write 1 to this bit (write clear). 1: Read parity error interrupt occurs [Set condition]</p> <p>When a read parity error interrupt is detecte $\overline{\text{PERR}}$ assertion.</p>

[Set condition]

When a write parity error interrupt is detected, PERR assertion.

(11) PCI Arbiter Interrupt Mask Register (PCIAINTM)

This register is the mask register for PCIAINT.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	MBIM	TBT OIM	MBT OIM	—	—	—	—	—	—	—	TAIM	MAIM
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R/W	R/W	R/W	R	R	R	R	R	R	R	R/W	R/W
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.

				1: PCIAINT.MBTOI enabled (not masked)
10 to 4	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write should always be 0.
3	TAIM	0	SH: R/WC PCI: R	Target-Abort Interrupt Mask 0: PCIAINT.TAI disabled (masked) 1: PCIAINT.TAI enabled (not masked)
2	MAIM	0	SH: R/WC PCI: R	Master-Abort Interrupt Mask 0: PCIAINT.MAI disabled (masked) 1: PCIAINT.MAI enabled (not masked)
1	RDPEIM	0	SH: R/WC PCI: R	Read Data Parity Error Interrupt Mask 0: PCIAINT.RDPEI disabled (masked) 1: PCIAINT.RDPEI enabled (not masked)
0	WDPEIM	0	SH: R/WC PCI: R	Write Data Parity Error Interrupt Mask 0: PCIAINT.WDPEI disabled (masked) 1: PCIAINT.WDPEI enabled (not masked)

SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	—	—	—	—	—	—	—	—	—	—	—	REQ4 BME	REQ3 BME	REQ2 BME	R E
Initial value:	0	0	0	0	0	0	0	0	0	0	0	—	—	—	
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
PCI R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	SH: R PCI: R	Reserved These bits are always read as 0. The write value should always be 0.
4	REQ4BME	Undefined	SH: R PCI: R	REQ4 Error An error occurs when the PCIC functions as a bus master.
3	REQ3BME	Undefined	SH: R PCI: R	REQ3 Error An error occurs when device 3 ($\overline{\text{REQ3}}$) functions as a bus master.
2	REQ2BME	Undefined	SH: R PCI: R	REQ2 Error An error occurs when device 2 ($\overline{\text{REQ2}}$) functions as a bus master.
1	REQ1BME	Undefined	SH: R PCI: R	REQ1 Error An error occurs when device 1 ($\overline{\text{REQ1}}$) functions as a bus master.
0	REQ0BME	Undefined	SH: R PCI: R	REQ0 Error An error occurs when device 0 ($\overline{\text{REQ0}}$) functions as a bus master.

all bits 31 to 16 of the AD signals are driven to high level.

Device No. IDSEL	Device No. IDSEL
H'0: AD[16] = high level	H'8: AD[24] = high level
H'1: AD[17] = high level	H'9: AD[25] = high level
H'2: AD[18] = high level	H'A: AD[26] = high level
H'3: AD[19] = high level	H'B: AD[27] = high level
H'4: AD[20] = high level	H'C: AD[28] = high level
H'5: AD[21] = high level	H'D: AD[29] = high level
H'6: AD[22] = high level	H'E: AD[30] = high level
H'7: AD[23] = high level	H'F: AD[31] = high level

Other than above AD[31:16] lines are driven to high level.

10 to 8	FN	Undefined	SH: R/W	Function Number
			PCI: —	Specify the function number for a configuration access. The function numbers ranging from 0 to 7 are represented in three bits.
7 to 2	CRA	Undefined	SH: R/W	Configuration Register Address
			PCI: —	Specify the register for a configuration access within a longword boundary.
1, 0	—	All 0	SH: R	Reserved
			PCI: —	These bits are always read as 0. The write value should always be 0.

Initial Value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 SH R/W: R R R R R R R R R R R R R R/W R/W
 PCI R/W: — — — — — — — — — — — — — —

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value always be 0.
3	PMD3H	0	SH: R/W PCI: —	PCI Power Management D3 Hot Status Transition Interrupt 0: Interrupt request for a transition to D3 is not detected 1: Interrupt request for a transition to D3 is detected
2	PMD2	0	SH: R/W PCI: —	PCI Power Management D2 Status Transition Interrupt 0: Interrupt request for a transition to D2 is not detected 1: Interrupt request for a transition to D2 is detected
1	PMD1	0	SH: R/W PCI: —	PCI Power Management D1 Status Transition Interrupt 0: Interrupt request for a transition to D1 is not detected 1: Interrupt request for a transition to D1 is detected
0	PMD0	0	SH: R/W PCI: —	PCI Power Management D0 Status Transition Interrupt 0: Interrupt request for a transition to D0 is not detected 1: Interrupt request for a transition to D0 is detected

Initial Value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 SH R/W: R R R R R R R R R R R R R/W R/W
 PCI R/W: — — — — — — — — — — — — — —

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
3	PMD3HM	0	SH: R/W PCI: —	PCI Power Management D3 Hot Status Transition Interrupt Mask 0: PCIPINT.PM D3H disabled (masked) 1: PCIPINT.PM D3H enabled (not masked)
2	PMD2M	0	SH: R/W PCI: —	PCI Power Management D2 Status Transition Interrupt Mask 0: PCIPINT.PMD2 disabled (masked) 1: PCIPINT.PMD2 enabled (not masked)
1	PMD1M	0	SH: R/W PCI: —	PCI Power Management D1 Status Transition Interrupt Mask 0: PCIPINT.PMD1 disabled (masked) 1: PCIPINT.PMD1 enabled (not masked)
0	PMD0M	0	SH: R/W PCI: —	PCI Power Management D0 Status Transition Interrupt Mask 0: PCIPINT.PMD0 disabled (masked) 1: PCIPINT.PMD0 enabled (not masked)

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	PMSBA0	H'0000	SH: R/W PCI: —	PCI Memory Space 0 Bank Address Specify the bank address in PCI memory space for a master access.
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
23 to 18	MSBAM0	000000	SH: R/W PCI: —	PCI Memory Space 0 Bank Address Mask 0000 00 : 256 Kbytes 0000 01 : 512 Kbytes 0000 11 : 1 Mbyte 0001 11 : 2 Mbytes 0011 11 : 4 Mbytes 0111 11 : 8 Mbytes 1111 11 : 16 Mbytes Other than above: Setting prohibited
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	PMSBA1	All 0	SH: R/W PCI: —	PCI Memory Space 1 Bank Address Specify the bank address in PCI memory space for a master access.
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 26	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
25 to 18	MSBAM1	All 0	SH: R/W PCI: —	PCI Memory Space 1 Bank Address Mask (8 bits) 00 0000 00: 256 Kbytes 00 0000 01: 512 Kbytes 00 0000 11: 1 Mbyte 00 0001 11: 2 Mbytes 00 0011 11: 4 Mbytes 00 0111 11: 8 Mbytes 00 1111 11: 16 Mbytes 01 1111 11: 32 Mbytes 11 1111 11: 64 Mbytes Other than above: Setting prohibited
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	PMSBA2	All 0	SH: R/W PCI: —	PCI Memory Space 2 Bank Address Specify the bank address in PCI memory space for a master access.
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
28 to 18	MSBAM2	All 0	SH: R/W PCI: —	PCI Memory Space 2 Bank Address Mask 0 0000 0000 00: 256 Kbytes 0 0000 0000 01: 512 Kbytes 0 0000 0000 11: 1 Mbyte 0 0000 0001 11: 2 Mbytes 0 0000 0011 11: 4 Mbytes 0 0000 0111 11: 8 Mbytes 0 0000 1111 11: 16 Mbytes 0 0001 1111 11: 32 Mbytes 0 0011 1111 11: 64 Mbytes 0 0111 1111 11: 128 Mbytes 0 1111 1111 11: 256 Mbytes 1 1111 1111 11: 512 Mbytes Other than above: Setting prohibited
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	PIOSBA	All 0	SH: R/W PCI: —	PCI I/O Space Bank Address (14 bits) Specify the bank address in PCI I/O space for master access.
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 21	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
20 to 18	IOBAMR	All 0	SH: R/W PCI: —	PCI I/O Space Bank Address Mask (3 bits) 000: 256 Kbytes 001: 512 Kbytes 011: 1 Mbyte 111: 2 Mbytes Other than above: Setting prohibited
17 to 0	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.

PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	RANGE		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
4 to 2	RANGE	All 0	SH: R/W PCI: —	Address Range to be Compared Specify the address range of PCIC SAR0 to be compared. 000: PCIC SAR[n].CADR[31:12] compared (4 Kbytes) 001: PCIC SAR[n].CADR[31:16] compared (64 Kbytes) 010: PCIC SAR[n].CADR[31:20] compared (1 Mbytes) 011: PCIC SAR[n].CADR[31:24] compared (16 Mbytes) 100: PCIC SAR[n].CADR[31:25] compared (32 Mbytes) 101: PCIC SAR[n].CADR[31:26] compared (64 Mbytes) 110: PCIC SAR[n].CADR[31:27] compared (128 Mbytes) 111: PCIC SAR[n].CADR[31:28] compared (256 Mbytes) Valid only when PCIC SC R0.SNP MD = 10 or 11.

PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	RANGE		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 5	—	All 0	SH: R PCI: —	Reserved These bits are always read as 0. The write value should always be 0.
4 to 2	RANGE	All 0	SH: R/W PCI: —	Address Range to be Compared Specify the address range of PCIC SAR1 to be compared. 000: PCIC SAR[n].CADR[31:12] compared (4 Kbytes) 001: PCIC SAR[n].CADR[31:16] compared (64 Kbytes) 010: PCIC SAR[n].CADR[31:20] compared (1 Mbytes) 011: PCIC SAR[n].CADR[31:24] compared (16 Mbytes) 100: PCIC SAR[n].CADR[31:25] compared (32 Mbytes) 101: PCIC SAR[n].CADR[31:26] compared (64 Mbytes) 110: PCIC SAR[n].CADR[31:27] compared (128 Mbytes) 111: PCIC SAR[n].CADR[31:28] compared (256 Mbytes) Valid only when PCIC SCR1.SNPMD = 10 or 11.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	CADR													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CADR	All 0	SH: R/W PCI: —	Address to be compared Specify address to be compared with the PCI requested by external PCI devices

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	CADR													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CADR	All 0	SH: R/W PCI: —	Address to be compared Specify address to be compared with the PCI requested by external PCI devices

	PDR															
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
SH R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
PCI R/W:	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	PDR	Undefined	SH: R/W	PCI PIO Data Register PCI: — A read from or write to this register will cause a configuration cycle on the PCI bus.

0011	I/O write	Yes	Yes* ²
0100	Reserved	—	—
0101	Reserved	—	—
0110	Memory read	Yes	Yes
0111	Memory write	Yes	Yes
1000	Reserved	—	—
1001	Reserved	—	—
1010	Configuration read	Yes* ¹	Yes* ²
1011	Configuration write	Yes* ¹	Yes* ²
1100	Memory read multiple	No	Partially y
1101	Dual address cycle	No	No
1110	Memory read line	No	Partially y
1111	Memory write and invalidate	No	Partially y

[Legend]

0: Low level

1: High level

- Notes:
1. Only the host bus bridge mode is supported.
 2. Single transfer only is performed.
 3. Operation is the same as that for the memory read command.
 4. Operation is the same as that for the memory write command.

access to the PCI bus will not be executed.

To initialize the PCIC, first setting the enable bit in the PCIECR to 1. The PCIC's internal configuration registers and local registers must be initialized before setting the CFINIT bit in the PCICR to 1 (while the CFINIT bit is cleared to 0). On completion of initialization, set the CFINIT bit to 1. When operating as host, arbitration is enabled; when operating as non-host, the PCIC can be accessed from the PCI bus.

Regardless of whether the PCIC is operating as the host or normal, external PCI devices cannot be accessed from the PCIC while the CFINIT bit is being cleared. Set the CFINIT bit to 1 before accessing an external PCIC device.

Be sure to initialize the following registers while the CFINIT bit is being cleared (before setting the CFINIT bit to 1): PCI command (PCICMD), PCI status (PCISTATUS), PCI sub system vendor ID (PCISVID), PCI subsystem ID (PCISID), PCI local space register 0/1 (PCILSR 0/1) and PCI local address register 0/1.

Memory Area	Physical Address		Space
	29-Bit Address Mode	32-Bit Address Extended Mode*	
PCI memory space 1 (Area 4)	H'1000 0000 to H'13FF FFFF	H'1000 0000 to H'13FF FFFF	64 M
PCI memory space 2 (Only 32-bit address extended mode)	—	H'C000 0000 to H'DFFF FFFF	512 M
PCI memory space 0	H'FD00 0000 to H'FDFF FFFF	H'FD00 0000 to H'FDFF FFFF	16 M
Control register	H'FE00 0000 to H'FE03 FFFF	H'FE00 0000 to H'FE03 FFFF	256 K
PCIC internal register (configuration and local registers)	H'FE04 0000 to H'FE07 FFFF	H'FE04 0000 to H'FE07 FFFF	256 K
Reserved	H'FE08 0000 to H'FE1F FFFF	H'FE08 0000 to H'FE1F FFFF	1.5 M
PCI I/O space	H'FE20 0000 to H'FE3F FFFF	H'FE20 0000 to H'FE3F FFFF	2 M

Note: * For details, see section 7.7, 32-Bit Address Extended Mode.

The address space of the PCIC is divided into four main spaces (six spaces, altogether): the control register space (PCIECR), PCI internal control register (PCI configuration and PCI local register), PCI memory space (PCI memory space 0, PCI memory space 1, and PCI memory space 2), PCI I/O space, and PCI memory (PCI memory space 0, PCI memory space 1, and PCI memory space 2).




Figure 13.2 SuperHyway Bus to PCI Local Bus Access

To access to the PCI memory address space, use the PCI memory bank register (PCIMB) and PCI memory bank mask register (PCIMBMR). These registers should have an address space ranging from 16 Mbytes to 512 Mbytes. PCI addresses can be allocated to by software.

The PCIC supports burst transfers to memory transfer.

Consecutive accesses with the SuperHyway load 32-byte or SuperHyway store 32-byte result in a burst transfer of 32-byte or more (64-byte, 96-byte, etc.).

The PCI memory spaces are allocated from H'FD00 0000 to H'FDFF FFFF for PCI memory space 0 (16 Mbytes), H'1000 0000 to H'13FF FFFF for PCI memory space 1 (Area 4, 64 Mbytes), selection of the PCIC, DDRIF and LBSC spaces), and H'C000 0000 to H'DFFF FFFF for PCI memory space 2 (512 Mbytes, available only in 32-bit address extended mode).

Address translation from SuperHyway bus to PCI local bus

The lower 15 bits ([17:3]) of a SuperHyway bus address are sent without translation.

- PCIMBMR0 [23:18] B'0000 00: PCI address [23:18] = PCIMBR0 [23:18]

The upper eight bits ([31:24]) of a SuperHyway bus address are replaced with bits 31 to 23 memory bank register 0 (PCIMBR0).




Figure 13.3 SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 0)

For PCI memory space 1 accesses, bits 25 to 18 of a SuperHyway address are controlled memory bank mask register 1 (PCIMBMR1).

- PCIMBMR1 [25:18] B'11 1111 11: PCI address [25:18] = SH address [25:18]
- PCIMBMR1 [25:18] B'01 1111 11: PCI address [25:18] = PCIMBR1 [25], SH address [25:18]
- PCIMBMR1 [25:18] B'00 0000 01: PCI address [25:18] = PCIMBR1 [25:19], SH address [25:18]
- PCIMBMR1 [25:18] B'00 0000 00: PCI address [25:18] = PCIMBR1 [25:18]

The upper six bits ([31:26]) of a SuperHyway bus address are replaced with bits 31 to 26 memory bank register 1 (PCIMBR1).

For PCI memory space 2 accesses, bits 28 to 18 of a SuperHyway address are controlled by PCI memory bank mask register 2 (PCIMBMR2).

- PCIMBMR2 [28:18] B'1 1111 1111 11: PCI address [28:18] = SH address [28:18]
 - PCIMBMR2 [28:18] B'0 1111 1111 11: PCI address [28:18] = PCIMBR2 [28], SH address [18:17]
- }
- PCIMBMR2 [28:18] B'0 0000 0000 01: PCI address [28:18] = PCIMBR2 [28:19], SH address [18:17]
 - PCIMBMR2 [28:18] B'0 0000 0000 00: PCI address [28:18] = PCIMBR2[28:18]

The upper three bits ([31:29]) of a SuperHyway bus address are replaced with bits 31 to 28 of memory bank register 2 (PCIMBR2).




Figure 13.5 SuperHyway Bus to PCI Local Bus Address Translation (PCI Memory Space 2)

Bits 20 to 18 of a SuperHyway bus address are controlled by the PCI I/O bank mask register (PCIIOBMR).

Note: In the following item and figure, “SH” means the SuperHyway bus of this LSI and means the PCI local bus.

- PCIIOMR0 [20:18] B'111: PCI address [20:18] = SH address [20:18]
- PCIIOMR0 [20:18] B'011: PCI address [20:18] = PCIIOBR [20], SH address [19:18]
- PCIIOMR0 [20:18] B'001: PCI address [20:18] = PCIIOBR [20:19], SH address [18]
- PCIIOMR0 [20:18] B'000: PCI address [20:18] = PCIIOBR [20:18]

The upper 11 bits ([31:21]) of a SuperHyway bus address are replaced with bits 31 to 21 of the PCI I/O bank register (PCIIOBR).





Figure 13.6 SuperHyway Bus to PCI Local Bus Address Translation (PCI I/

The endian format is specified by the setting of the TBS bit in the PCI control register (1) a reset.

Note: In the following figures, “SH” means the SuperHyway bus of this LSI and “PCI” means the PCI local bus. “MSByte” means the most significant byte and “LSByte” means the least significant byte.



**Figure 13.8 Endian Conversion from SuperHyway Bus to PCI Local bus
(Byte Swapping: TBS = 1)**




Figure 13.9 PCI local bus to SuperHyway bus Memory Map

A certain range of the address space on the PCI local bus corresponds to the local address space on the SuperHyway bus. The local address space 0 is controlled by the PCIMBAR0, PCILSR0, and PCILAR0. And the local address space 1 is controlled by the PCIMBAR1, PCILSR1, and PCILAR1. Figure 13.10 shows the method of accessing the local address space.

The PCIMBAR0/1 indicates the starting address of the memory space used by the PCI device. The PCILAR0/1 specifies the starting address of the local address space 0/1. The PCILSR0/1 expresses the size of the memory used by the PCI device.

Address translation from PCI local bus to SuperHyway bus

For the PCIMBAR0/1 and PCILAR0/1, the more significant address bits that are higher than the memory size set in the PCILSR0/1 becomes valid. The more significant address bits of the PCIMBAR0/1 and the same field line bits of the PCI local bus address output from an external PCI device are compared for the purpose of determining whether the access is made to the local address space. When the addresses correspond, the access to the PCIC is recognized, and a local address is generated from the more significant address bits of the PCILAR0/1 and the less significant bits of the PCI local bus address output from the external PCI device. The PCI command is executed to this local address.

If the more significant address bits of the PCI local bus address output from the external PCI device does not correspond with the more significant address bits of the PCIMBAR0/1, the PCI device does not respond to the PCI command.

Note: In the following figures, “SH” means the SuperHyway bus of this LSI and “PCI” means the PCI local bus.




Figure 13.10 PCI Local Bus to SuperHyway Bus Address Translation (Local Address Space 0/1)

When all the MBARE bits in PCILSR0/1 are 0, the PCI local bus address is sent to the SuperHyway bus without translation.

Data prefetching for memory read commands is supported. When a PCI burst read is performed, 16 bytes, or 32 bytes of data block is prefetched. (this depends on the settings of the PFE and bits in PCICR).

(2) Accessing PCIC I/O Space

Allocate a 256-byte area to the I/O address space.

Address translation from PCI local bus to SuperHyway bus

The lower 8 bits ([7:0]) are sent to the SuperHyway bus without translation.

When bits 31 to 8 of a PCI local bus address match bits 31 to 8 in a PCI I/O base address (PCIIBAR), the upper 24 bits of a PCI local bus address are replaced with H'FE04 01.

(3) Accessing PCIC Registers

Configuration Registers: Access the configuration registers using an offset from the PCIC configuration register space base address with the configuration read or write command. A single access which size should be under longword is performed. If a burst transfer is attempted, it is terminated to end the transaction.

Local Registers: Access the local registers using an offset from a PCI local register space base address with the I/O read or I/O write command. Only a single longword access is performed. If a burst transfer is attempted, it is terminated to end the transaction.

Control Register (PCIECR): Do not read or write access to the PCIECR from the PCIC.

(4) Access to this LSI Address Space


Memory Space: Refer to Section 13.4.4 (1), Accessing This LSI Address Space. Area 0 to area 3 and area 4 to area 6 and DDR-SDRAM space on this LSI address space can be accessed.

On-chip IO Space: Do not read or write access to the on-chip IO space using memory read or memory write command via PCI local bus. The operation of this read/write is not guaranteed.


This LSI supports both the big and little endian formats. Since the PCI local bus is inherently little endian, the PCIC supports both byte swapping and non-byte swapping.

The endian format is specified by the setting of the TBS bit in the PCI control register (PCICR).

Note: In the following figures, “MSByte” means the most significant byte and “LSByte” means the least significant byte.



**Figure 13.12 Endian Conversion from PCI Local Bus to SuperHyway bus
(Non-Byte Swapping: TBS = 0)**



Note: PCI Address [2]: AD[2] (address)

**Figure 13.13 Endian Conversion from PCI Local Bus to SuperHyway bus
(Non-Byte Swapping: TBS = 1)**

- Up to 2 conditions can be set as snoop address. Address comparison is logical OR of conditions.
- When using this function, execute memory read or write after flush/purge request issued to CPU cache in the access of cache hit. It reduces PCI bus transfer speed and CPU performance.
- When using this function, do not use the prefetch function.
(Do not set PFE bit in the PCICR to 1.)
- Do not use this function when the CPU is sleep state. If cache hit occurs in sleep state, it becomes an error access on the SuperHyway bus, and memory read or memory write cannot execute. Specify the SNPMD bit in the PCICSCR to 00 before the CPU enters sleep state. To keep the coherency before and after the CPU sleep, cache purge should be executed before the sleep instruction executed.
- Do not use either of the following functions and the cache snoop function simultaneously.
 - Debug function using an emulator (Disable this function when using an emulator)
 - L memory or memory mapped cache access from the DMAC.



Figure 13.14 Cache Flush/Purge Execution Flow for PCI local Bus to SuperHyw

In most bus bridge mode, the AD, CBE, PAR signal lines are driven by the PCIC when transfers are not being performed on the PCI bus. When the PCIC subsequently starts transfers as these signal lines continue to be driven until the end of the address phase.

The arbiter in the PCIC and the REQ and GNT between PCIC are connected internally. REQ0/REQOUT, REQ1, REQ2, and REQ3 function as the REQ inputs from the external masters 0 to 3. Similarly, GNT0/GNTIN, GNT1, GNT2, and GNT3 function as the GNT outputs to external masters 0 to 3. Including the PCIC, arbitration of up to five masters is possible.

(2) Configuration Space Access

The PCIC supports configuration mechanism #1. The PCI PIO address register (PCIPAR) and PCI PIO data register (PCIPDR) correspond to the configuration address register and configuration data register, respectively.

When PCIPDR is read from or written to after PCIPAR has been set, a configuration cycle is issued on a PCI bus.

For a type 0 transfer, bits 10 to 2 of the configuration address register are sent without translation and bits 31 to 11 are translated so that these bits can be used as the IDSEL signal.

Bit 16 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to 0.

Bit 17 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to 1. Similarly, setting the device number to 2 drives bit 18 of the AD signal to 1 and setting the device number to 3 drives bit 19 of the AD signal to 1.

Bit 31 of the AD signal is driven to 1 and the other bits are made 0 by setting the device number to 16.

For details, refer to "PCI Local Bus Specification Revision 2.2, section 3.2.2.3 Configuration Space Decoding".

Configuration writes will end normally. Configuration reads will return a value of 0.

(3) Special Cycle Generation

When the PCIC operates as the host device, a special cycle is generated by setting H'8000 to the PCIPAR and writing to the PCIPDR.

(4) Arbitration

In host bus bridge mode, the PCI bus arbiter in the PCIC is activated.

The PCIC supports four external masters (i.e., four REQ and GNT pairs).

If use of the bus is simultaneously requested by more than one device, the bus is granted to the device with the highest priority.

The PCI bus arbiter supports two modes to determine the priority of devices: fixed priority and pseudo-round-robin. The mode is selected by the BMAM bit in PCICR.

Fixed Priority: When the BMAM bit in PCICR is cleared to 0, the priorities of devices are determined by the following default values.

PCIC > device 0 > device 1 > device 2 > device 3

The PCIC always gains use of the bus over other devices.

Pseudo-Round-Robin: When the BMAM bit in PCICR is set to 1, the most recently granted device is assigned the lowest priority.

The initial priority is the same as the fixed priority mode.

In host bus bridge mode, bus parking is always controlled by the PCIC.

(5) Interrupts

- 10 interrupts are available (these signals are connected to the INTC of this LSI)
- Interrupts are enabled/disabled and their priority levels are specified by the INTC of
- When the PCIC operates normal mode, $\overline{\text{INTA}}$ output is available to the host device on the bus. The $\overline{\text{INTA}}$ pin is specified assert or negate by the IOCS bit in the PCICR.

Table 13.6 Interrupt Priority

Signal	Interrupt Source
PCISERR	SERR assertion detected in host bus bridge mode
PCIINTA	PCI interrupt A ($\overline{\text{INTA}}$) detected in host bus bridge mode
PCIINTB	PCI interrupt B ($\overline{\text{INTB}}$) detected in host bus bridge mode
PCIINTC	PCI interrupt C ($\overline{\text{INTC}}$) detected in host bus bridge mode
PCIINTD	PCI interrupt D ($\overline{\text{INTD}}$) detected in host bus bridge mode
PCIEER	Error on PCI bus occurs and reflected in PCIIR and PCIAINT. The interrupt can be masked.
PCIPWD3	Power state transition to D3 caused by PCIPINT. The interrupt can be masked.
PCIPWD2	Power state transition to D2 caused by PCIPINT. The interrupt can be masked.
PCIPWD1	Power state transition to D1 caused by PCIPINT. The interrupt can be masked.
PCIPWD0	Power state transition to D0 caused by PCIPINT. The interrupt can be masked.

When operating in normal mode, the PCI bus arbitration function in the PCIC is disabled. Bus arbitration is performed according to the specifications of the externally connected PCI bus arbiter.

In normal mode, the master performing bus parking is decided by the grant signal that asserts to the external bus arbiter. If the master performing bus parking is different from the next transaction master, the bus will be high-impedance state for minimum one clock cycle before the address phase.

In normal mode, the $\overline{\text{GNT0}}/\overline{\text{GNTIN}}$ pin is used for the grant input signal to the PCIC, and the $\overline{\text{REQ0}}/\overline{\text{REQOUT}}$ pin is used for the request output signal from the PCIC.

13.4.7 Power Management

The PCIC supports PCI power management revision 1.1. Supported features are shown below.

- Support for the PCI power management control configuration register.
- Support for the power-down/restore request interrupts from hosts on the PCI bus.

There are seven configuration registers for PCI power management control. PCI capability pointer register shows the address offset of the configuration registers for power management. In the PCIC, this offset is fixed at CP = H'40. PCI capability ID (PCICID), next item pointer (PCINIP), power management capability (PCIPMC), power management control/status (PCIPMCSR), PMCSR bridge support extension (PCIPMCSRSE) and power consumption/dissipation (PCIPCDD) are power management registers. They support four power states: D0 (normal), D1 (bus idle), D2 (clock stop) and D3 (power down mode).

Figure 13.16 shows the PCI local bus power down state transition.


The PCIC detects when the power state (PS) bit of the PCI power management control/status register changes (when it is written to from an external PCI device), and issues a power management interrupt. To control the power management interrupts, there are the PCI power management interrupt register (PCIPINT) and PCI power management interrupt mask register (PCIPINTM). Of the power management interrupts, the power state D0 interrupt (PCIPWD0) detects a transition from the power state D1/D2/D3 to D0, while power state D1 interrupt (PCIPWD1) detects a transition from the power state D0 to D1, while power state D2 interrupt (PCIPWD2) detects a transition from the power state D0/D1 to D2, while power state D3 interrupt (PCIPWD3) detects a transition from the power state D0/D1/D2 to D3. Interrupt masks are provided for each interrupt.

No power state D0 interrupt is generated at a power-on reset.

The following cautions should be noted when the PCIC is operating in normal mode and a power down interrupt is received from the host: In PCI power management, the PCI local bus clock stops within a minimum of 16 clocks after the host device has instructed a transition to power down. After detecting a power state D3 interrupt, do not, therefore, attempt to read or write to I/O registers and configuration registers that can be accessed from the SuperHyway bus and SuperHyway bus access (I/O and memory spaces). Because these accesses operate using the PCI local bus clock, the cycle for these accesses will not be completed if the clock stops and may be held in an undefined state on the SuperHyway bus.

13.4.8 PCI Local Bus Basic Interface


The PCIC of this LSI conforms to the PCI local bus specification revision 2.2 stipulation and must be connected to a device with a PCI local bus interface. The following figures show the connection for each operation mode.



[Legend]

Addr: PCI space address	Dn: nth data
AP: Address parity	DPn: nth data parity
Com: Command	BE0: nth data byte enable


Figure 13.17 Master Write Cycle in Host Bus Bridge Mode (Single)



[Legend]


Addr:	PCI space address	Dn:	nth data
AP:	Address parity	DPn:	nth data parity
Com:	Command	BE _n :	nth data byte enable

Figure 13.18 Master Read Cycle in Host Bus Bridge Mode (Single)



[Legend]
 Addr: PCI space address Dn: nth data
 AP: Address parity DPn: nth data parity
 Com: Command BEn: nth data byte enable

Figure 13.19 Master Write Cycle in Normal Mode (Burst)



[Legend]

Addr: PCI space address

Dn: nth data

AP: Address parity

DPn: nth data parity


Com: Command

BEn: nth data byte enable

Figure 13.20 Master Read Cycle in Normal Mode (Burst)

Only single transfers are supported in the case of target accesses of the configuration space I/O space. If there is a burst access request, the external master is disconnected on completion of the first transfer. Note that the $\overline{\text{DEVSEL}}$ response speed is fixed at 2 clocks (Medium) in the case of target access to the PCIC.


Figure 13.21 shows an example target single read cycle in normal mode. Figure 13.22 shows an example target single write cycle in normal mode. Figure 13.23 is an example of a target read cycle in host bus bridge mode. And figure 13.24 is an example of a target burst write cycle in host bus bridge mode.



[Legend]

Addr: PCI space address Dn: nth data
 AP: Address parity DPn: nth data parity
 Com: Command BEn: nth data byte enable

Figure 13.21 Target Read Cycle in Normal Mode (Single)



[Legend]

Addr: PCI space address

Dn: nth data

AP: Address parity

DPn: nth data parity

Com: Command

BEn: nth data byte enable

Figure 13.22 Target Write Cycle in Normal Mode (Single)





Figure 13.23 Target Memory Read Cycle in Host Bus Bridge Mode (Burst)



[Legend]

Addr: PCI space address Dn: nth data
 AP: Address parity DPn: nth data parity
 Com: Command BEn: nth data byte enable

Figure 13.24 Target Memory Write Cycle in Host Bus Bridge Mode (Burst)

of target burst reads by 16 with stepping.




Figure 13.25 Master Write Cycle in Host Bus Bridge Mode (Burst, with stepping)




Figure 13.26 Target Memory Read Cycle in Host Bus Bridge Mode (Burst, with s)

- Twelve channels (four channels can receive an external request: channel 0 to 3)
- 4-Gbyte physical address space
- Data transfer unit is selectable: Byte, word (2 bytes), longword (4 bytes), 16 bytes, and 32 bytes
- Maximum transfer count: 16,777,216 transfers
- Address mode: Dual address mode
- Transfer requests:
 - External request (channel 0 to 3), peripheral module request (channel 0 to 5), or auto request can be selected.
 - The following modules can issue an peripheral module request.
 - SCIF0, SCIF1, HAC, HSPI, SIOF, SSI, FLCTL, and MMCIF
- Selectable bus modes:
 - Cycle steal mode (normal mode and intermittent mode) or burst mode can be selected.
- Selectable channel priority levels:
 - The channel priority levels are selectable between fixed mode and round-robin mode.
- Interrupt request: An interrupt request can be generated to the CPU after half of the transfer is ended, all transfers ended, or an address error occurred.
- External request detection: There are following four types of DREQn input detection (n = 0 to 3)
 - Low level detection (Initial value)
 - High level detection
 - Rising edge detection
 - Falling edge detection
- Transfer end notification signal:
 - Active levels for both DACKn and DRAKn can be set independently.
 - (n = 0 to 3, Initial value: low active)




Figure 14.1 Block Diagram of DMAC

	$\overline{\text{DRAK0}}^{*2*4}$	DREQ0 acceptance confirmation	Output	Notifies acceptance of DMA transfer request and start of execution channel 0 to external device
	$\overline{\text{DACK0}}^{*2*5}$	DMA transfer end notification	Output	Strobe output from channel 0 external device which has output regarding DMA transfer request
1	$\overline{\text{DREQ1}}^{*1*6}$	DMA transfer request	Input	DMA transfer request input from external device to channel 1
	$\overline{\text{DRAK1}}^{*2*7}$	DREQ1 acceptance confirmation	Output	Notifies acceptance of DMA transfer request and start of execution channel 1 to external device
	$\overline{\text{DACK1}}^{*2*8}$	DMA transfer end notification	Output	Strobe output from channel 1 external device which has output regarding DMA transfer request
2	$\overline{\text{DREQ2}}^{*1*9}$	DMA transfer request	Input	DMA transfer request input from external device to channel 2
	$\overline{\text{DRAK2}}^{*2*10}$	DREQ2 acceptance confirmation	Output	Notifies acceptance of DMA transfer request and start of execution channel 2 to external device
	$\overline{\text{DACK2}}^{*2*11}$	DMA transfer end notification	Output	Strobe output from channel 2 external device which has output regarding DMA transfer request

3. This pin is multiplexed with port K7 (GPIO) input/output pin.
4. This pin is multiplexed with MODE2 input pin and port L1 (GPIO) output pin.
5. This pin is multiplexed with MODE0 input pin and port L3 (GPIO) output pin.
6. This pin is multiplexed with port K6 (GPIO) input/output pin.
7. This pin is multiplexed with MODE7 input pin and port L0 (GPIO) output pin.
8. This pin is multiplexed with MODE1 input pin and port L2 (GPIO) output pin.
9. This pin is multiplexed with $\overline{\text{INTB}}$ (PCIC) input pin, AUDATA0 (H-UDI) output pin, and port K5 (GPIO) input/output pin.
10. This pin is multiplexed with $\overline{\text{CE2A}}$ (LBSC) output pin, AUDCK (H-UDI) output pin, and port K1 (GPIO) output pin.
11. This pin is multiplexed with $\overline{\text{MRESETOUT}}$ (RESET) output pin, AUDATA2 (H-UDI) output pin, and port K3 (GPIO) input/output pin.
12. This pin is multiplexed with $\overline{\text{INTC}}$ (PCIC) input pin, AUDATA1 (H-UDI) output pin, and port K4 (GPIO) input/output pin.
13. This pin is multiplexed with $\overline{\text{CE2B}}$ (LBSC) output pin, AUDSYNC output pin, and port K2 (GPIO) output pin.
14. This pin is multiplexed with $\overline{\text{IRQOUT}}$ (INTC) output pin, AUDATA3 (H-UDI) output pin, and port K2 (GPIO) input/output pin.

	DMA transfer count register 0	TCR0	R/W	H'FC80 8028	H'1C80 8028
	DMA channel control register 0	CHCR0	R/W* ¹	H'FC80 802C	H'1C80 802C
1	DMA source address register 1	SAR1	R/W	H'FC80 8030	H'1C80 8030
	DMA destination address register 1	DAR1	R/W	H'FC80 8034	H'1C80 8034
	DMA transfer count register 1	TCR1	R/W	H'FC80 8038	H'1C80 8038
	DMA channel control register 1	CHCR1	R/W* ¹	H'FC80 803C	H'1C80 803C
2	DMA source address register 2	SAR2	R/W	H'FC80 8040	H'1C80 8040
	DMA destination address register 2	DAR2	R/W	H'FC80 8044	H'1C80 8044
	DMA transfer count register 2	TCR2	R/W	H'FC80 8048	H'1C80 8048
	DMA channel control register 2	CHCR2	R/W* ¹	H'FC80 804C	H'1C80 804C
3	DMA source address register 3	SAR3	R/W	H'FC80 8050	H'1C80 8050
	DMA destination address register 3	DAR3	R/W	H'FC80 8054	H'1C80 8054
	DMA transfer count register 3	TCR3	R/W	H'FC80 8058	H'1C80 8058
	DMA channel control register 3	CHCR3	R/W* ¹	H'FC80 805C	H'1C80 805C
0 to 5	DMA operation register 0	DMAOR0	R/W* ²	H'FC80 8060	H'1C80 8060
4	DMA source address register 4	SAR4	R/W	H'FC80 8070	H'1C80 8070
	DMA destination address register 4	DAR4	R/W	H'FC80 8074	H'1C80 8074
	DMA transfer count register 4	TCR4	R/W	H'FC80 8078	H'1C80 8078
	DMA channel control register 4	CHCR4	R/W* ¹	H'FC80 807C	H'1C80 807C
5	DMA source address register 5	SAR5	R/W	H'FC80 8080	H'1C80 8080
	DMA destination address register 5	DAR5	R/W	H'FC80 8084	H'1C80 8084
	DMA transfer count register 5	TCR5	R/W	H'FC80 8088	H'1C80 8088
	DMA channel control register 5	CHCR5	R/W* ¹	H'FC80 808C	H'1C80 808C

	DMA destination address register B2	DARB2	R/W	H'FC80 8144	H'1C80 8144
	DMA transfer count register B2	TCRB2	R/W	H'FC80 8148	H'1C80 8148
3	DMA source address register B3	SARB3	R/W	H'FC80 8150	H'1C80 8150
	DMA destination address register B3	DARB3	R/W	H'FC80 8154	H'1C80 8154
	DMA transfer count register B3	TCRB3	R/W	H'FC80 8158	H'1C80 8158
0, 1	DMA extended resource selector 0	DMARS0	R/W	H'FC80 9000	H'1C80 9000
2, 3	DMA extended resource selector 1	DMARS1	R/W	H'FC80 9004	H'1C80 9004
4, 5	DMA extended resource selector 2	DMARS2	R/W	H'FC80 9008	H'1C80 9008
6	DMA source address register 6	SAR6	R/W	H'FC81 8020	H'1C81 8020
	DMA destination address register 6	DAR6	R/W	H'FC81 8024	H'1C81 8024
	DMA transfer count register 6	TCR6	R/W	H'FC81 8028	H'1C81 8028
	DMA channel control register 6	CHCR6	R/W* ¹	H'FC81 802C	H'1C81 802C
7	DMA source address register 7	SAR7	R/W	H'FC81 8030	H'1C81 8030
	DMA destination address register 7	DAR7	R/W	H'FC81 8034	H'1C81 8034
	DMA transfer count register 7	TCR7	R/W	H'FC81 8038	H'1C81 8038
	DMA channel control register 7	CHCR7	R/W* ¹	H'FC81 803C	H'1C81 803C
8	DMA source address register 8	SAR8	R/W	H'FC81 8040	H'1C81 8040
	DMA destination address register 8	DAR8	R/W	H'FC81 8044	H'1C81 8044
	DMA transfer count register 8	TCR8	R/W	H'FC81 8048	H'1C81 8048
	DMA channel control register 8	CHCR8	R/W* ¹	H'FC81 804C	H'1C81 804C
9	DMA source address register 9	SAR9	R/W	H'FC81 8050	H'1C81 8050
	DMA destination address register 9	DAR9	R/W	H'FC81 8054	H'1C81 8054
	DMA transfer count register 9	TCR9	R/W	H'FC81 8058	H'1C81 8058
	DMA channel control register 9	CHCR9	R/W* ¹	H'FC81 805C	H'1C81 805C

	DMA transfer count register 11	TCRB11	R/W	H'FC81 8088	H'1C81 8088
	DMA channel control register 11	CHCR11	R/W*1	H'FC81 808C	H'1C81 808C
6	DMA source address register B6	SARB6	R/W	H'FC81 8120	H'1C81 8120
	DMA destination address register B6	DARB6	R/W	H'FC81 8124	H'1C81 8124
	DMA transfer count register B6	TCRB6	R/W	H'FC81 8128	H'1C81 8128
7	DMA source address register B7	SARB7	R/W	H'FC81 8130	H'1C81 8130
	DMA destination address register B7	DARB7	R/W	H'FC81 8134	H'1C81 8134
	DMA transfer count register B7	TCRB7	R/W	H'FC81 8138	H'1C81 8138
8	DMA source address register B8	SARB8	R/W	H'FC81 8140	H'1C81 8140
	DMA destination address register B8	DARB8	R/W	H'FC81 8144	H'1C81 8144
	DMA transfer count register B8	TCRB8	R/W	H'FC81 8148	H'1C81 8148
9	DMA source address register B9	SARB9	R/W	H'FC81 8150	H'1C81 8150
	DMA destination address register B9	DARB9	R/W	H'FC81 8154	H'1C81 8154
	DMA transfer count register B9	TCRB9	R/W	H'FC81 8158	H'1C81 8158

- Notes:
1. Writing 0 after read 1 of HE or TE bit of CHCR is possible to clear the flag.
 2. Writing 0 after read 1 of AE or NMIF bit of DMAOR is possible to clear the flag.
 3. Accessing with other access sizes is prohibited.

	DMA destination address register 1	DAR1	Undefined	Undefined	Retained
	DMA transfer count register 1	TCR1	Undefined	Undefined	Retained
	DMA channel control register 1	CHCR1	H'4000 0000	H'4000 0000	Retained
2	DMA source address register 2	SAR2	Undefined	Undefined	Retained
	DMA destination address register 2	DAR2	Undefined	Undefined	Retained
	DMA transfer count register 2	TCR2	Undefined	Undefined	Retained
	DMA channel control register 2	CHCR2	H'4000 0000	H'4000 0000	Retained
3	DMA source address register 3	SAR3	Undefined	Undefined	Retained
	DMA destination address register 3	DAR3	Undefined	Undefined	Retained
	DMA transfer count register 3	TCR3	Undefined	Undefined	Retained
	DMA channel control register 3	CHCR3	H'4000 0000	H'4000 0000	Retained
0 to 5	DMA operation register 0	DMAOR0	Undefined	Undefined	Retained
4	DMA source address register 4	SAR4	Undefined	Undefined	Retained
	DMA destination address register 4	DAR4	Undefined	Undefined	Retained
	DMA transfer count register 4	TCR4	Undefined	Undefined	Retained
	DMA channel control register 4	CHCR4	H'4000 0000	H'4000 0000	Retained
5	DMA source address register 5	SAR5	Undefined	Undefined	Retained
	DMA destination address register 5	DAR5	Undefined	Undefined	Retained
	DMA transfer count register 5	TCR5	Undefined	Undefined	Retained
	DMA channel control register 5	CHCR5	H'4000 0000	H'4000 0000	Retained

register B1					
	DMA transfer count register B1	TCRB1	Undefined	Undefined	Retained
2	DMA source address register B2	SARB2	Undefined	Undefined	Retained
	DMA destination address register B2	DARB2	Undefined	Undefined	Retained
	DMA transfer count register B2	TCRB2	Undefined	Undefined	Retained
3	DMA source address register B3	SARB3	Undefined	Undefined	Retained
	DMA destination address register B3	DARB3	Undefined	Undefined	Retained
	DMA transfer count register B3	TCRB3	Undefined	Undefined	Retained
0, 1	DMA extended resource selector 0	DMARS0	H'0000 0000	H'0000 0000	Retained
2, 3	DMA extended resource selector 1	DMARS1	H'0000 0000	H'0000 0000	Retained
4, 5	DMA extended resource selector 2	DMARS2	H'0000 0000	H'0000 0000	Retained
6	DMA source address register 6	SAR6	Undefined	Undefined	Retained
	DMA destination address register 6	DAR6	Undefined	Undefined	Retained
	DMA transfer count register 6	TCR6	Undefined	Undefined	Retained
	DMA channel control register 6	CHCR6	H'4000 0000	H'4000 0000	Retained
7	DMA source address register 7	SAR7	Undefined	Undefined	Retained
	DMA destination address register 7	DAR7	Undefined	Undefined	Retained


9	DMA source address register 9	SAR9	Undefined	Undefined	Retained	F
	DMA destination address register 9	DAR9	Undefined	Undefined	Retained	F
	DMA transfer count register 9	TCR9	Undefined	Undefined	Retained	F
	DMA channel control register 9	CHCR9	H'4000 0000	H'4000 0000	Retained	F
6 to 11	DMA operation register 1	DMAOR 1	Undefined	Undefined	Retained	F
10	DMA source address register 10	SAR10	Undefined	Undefined	Retained	F
	DMA destination address register 10	DAR10	Undefined	Undefined	Retained	F
	DMA transfer count register 10	TCR10	Undefined	Undefined	Retained	F
	DMA channel control register 10	CHCR10	H'4000 0000	H'4000 0000	Retained	F
11	DMA source address register 11	SAR11	Undefined	Undefined	Retained	F
	DMA destination address register 11	DAR11	Undefined	Undefined	Retained	F
	DMA transfer count register 11	TCR11	Undefined	Undefined	Retained	F
	DMA channel control register 11	CHCR11	H'4000 0000	H'4000 0000	Retained	F
6	DMA source address register B6	SARB6	Undefined	Undefined	Retained	F
	DMA destination address register B6	DARB6	Undefined	Undefined	Retained	F
	DMA transfer count register B6	TCRB6	Undefined	Undefined	Retained	F

	register B8				
	DMA transfer count register B8	TCRB8	Undefined	Undefined	Retained
9	DMA source address register B9	SARB9	Undefined	Undefined	Retained
	DMA destination address register B9	DARB9	Undefined	Undefined	Retained
	DMA transfer count register B9	TCRB9	Undefined	Undefined	Retained

14.3.1 DMA Source Address Registers 0 to 11 (SAR0 to SAR11)

SAR are 32-bit readable/writable registers that specify the source address of a DMA transfer. During a DMA transfer, these registers indicate the next source address.

To transfer data in word or in longword units, specify the address with word or longword boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the source address value. The initial value is undefined.



Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	SARB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	SARB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.3.3 DMA Destination Address Registers 0 to 11 (DAR0 to DAR11)

DAR are 32-bit readable/writable registers that specify the destination address of a DMA. During a DMA transfer, these registers indicate the next destination address.

To transfer data in word or in longword units, specify the address with word or longword boundary. When transferring data in 16-byte or in 32-byte units, a 16-byte or 32-byte boundary must be set for the destination address value. The initial value is undefined.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	DAR													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	DAR													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

must be set for the source address value. The initial value is undefined.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	DARB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	DARB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

		TCR															
Initial value:		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:		15	14	13	12	11	10	9	8	7	6	5	4	3	2		
		TCR															
Initial value:		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

In reload mode, the lower 8 bits (bits 7 to 0) operate as transfer count counters, values of DAR are updated after the value of the bits 7 to 0 became 0, and then the value of the bits 23 to 16 of TCRB are loaded to the bits 7 to 0. In bits 23 to 16, set the number of transfers which will be reloaded. In reload mode, a value from H'FF (255 times) to H'01 (1 time) can be specified. In bits 23 to 16 and 7 to 0 of TCRB, and set the same number in both bits 23 to 16 and bits 7 to 0. Also, set the HIE bit in CHCR to 0 and do not use the half cycle function.

The upper eight bits of TCRB (bits 31 to 24) are always read as 0, and the write value should always be 0. The initial value of TCRB is undefined.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	TCRB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	TCRB													
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

				SAR/TCR used as repeat mode
				100: Reserved (setting prohibited)
				101: Reload mode SAR/DAR used as reload area
				110: Reload mode DAR used as reload area
				111: Reload mode SAR used as reload area
24	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
23	DO	0	R/W	DMA Overrun Selects whether DREQ is detected by overrun overrun 1. This bit is valid only in CHCR0 to C 0: Detects DREQ by overrun 0 1: Detects DREQ by overrun 1
22	RL	0	R/W	Request Check Level Selects whether the DRAK signal is an active active-low output. This bit valid only in CHCR CHCR3. 0: DRAK is an active-low output ($\overline{\text{DRAK}}$) 1: DRAK is an active-high output
21	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.

000: Byte units transfer
001: Word (2-byte) units transfer
010: Longword (4-byte) units transfer
011: 16-byte units transfer
100: 32-byte units transfer
Other than above: Setting prohibited

H'0000 0000)

The HE bit is not set when transfers are ended by an NMI interrupt or address error, or by clearing the DE bit in DMAOR before the number of transfers is decreased to half of the TCR value preceding the transfer. The HE bit is kept set until the transfer ends by an NMI interrupt or address error, or by clearing the DE bit (bit 0) or the DME bit in DMAOR. After the HE bit is set to 1. To clear the HE bit, write 0 after reading 1 in the HE bit. This bit is valid only for CHCR0 to CHCR3 and CHCR6 to CHCR9.

0: During the DMA transfer or DMA transfer halted by an NMI interrupt

$$TCR > (TCR \text{ set before transfer})/2$$

[Clearing condition]

Writing 0 after HE = 1 is read.

$$1: TCR = (TCR \text{ set before transfer})/2$$

CHCR3 and CHCR6 to CHCR9.
0: Disables the half end interrupt
1: Enables the half end interrupt

17	AM	0	R/W	Acknowledge Mode Selects whether DACK is output in data read or data write cycle. This bit is valid only in CHCR0 to CHCR3. 0: DACK output in read cycle 1: DACK output in write cycle
16	AL	0	R/W	Acknowledge Level Specifies whether the DACK signal output is high or low active. This bit is valid only in CHCR0 to CHCR3. 0: Low-active output of DACK ($\overline{\text{DACK}}$) 1: High-active output of DACK

+32 in 32-byte units transfer

10: Destination address is decremented

-1 in byte units transfer

-2 in word units transfer

-4 in longword units transfer

Setting prohibited in 16/32-byte units transfer

11: Setting prohibited

13, 12 SM[1:0] 00 R/W

Source Address Mode 1, 0

Specify whether the DMA source address is incremented, decremented, or left fixed.

00: Fixed source address

01: Source address is incremented

+1 in byte units transfer

+2 in word units transfer

+4 in longword units transfer

+16 in 16-byte units transfer

+32 in 32-byte units transfer

10: Source address is decremented

-1 in byte units transfer

-2 in word units transfer

-4 in longword units transfer

Setting prohibited in 16/32-byte units transfer

11: Setting prohibited

Other than above: Setting prohibited

Note: External request specification is valid only in channels CHCR0 to CHCR3. None of the external request selectors can be selected in CHCR4 to CHCR11. The extended resource selector is valid only in channels CHCR0 to CHCR5).

7	DL	0	R/W	DREQ Level and DREQ Edge Select
6	DS	0	R/W	Specify the detecting method of the DREQ pin and the detecting level. These bits are valid only in CHCR0 to CHCR3. In channels 0 to 3, also, if the transfer request is specified as a peripheral module or if an auto-request is specified, these bits are invalid. 00: DREQ detected in low level ($\overline{\text{DREQ}}$) 01: DREQ detected at falling edge 10: DREQ detected in high level 11: DREQ detected at rising edge
5	TB	0	R/W	Transfer Bus Mode Specifies the bus mode when DMA transfers data. 0: Cycle steal mode 1: Burst mode Select the cycle steal mode when the peripheral requests.
4, 3	TS[1:0]	00	R/W	DMA Transfer Size Specify See the description of TS2 (bit 20).

1: Interrupt request is enabled.

1	TE	0	R/(W)*	<p>Transfer End Flag</p> <p>Shows that DMA transfer ends. The TE bit is set to 1 when TCR becomes to 0 (and the DMAC starts executing the final DMA transfer).</p> <p>The TE bit is not set to 1 in either of the following conditions:</p> <ul style="list-style-type: none">• DMA transfer ends due to an NMI interrupt or address error before TCR is cleared to 0.• DMA transfer is ended by clearing the DE bit in DMAOR. <p>To clear the TE bit, the TE bit should be written 0 after reading 1.</p> <p>Even if the DE bit is set to 1 while this bit is set to 1, the DMA transfer is not enabled.</p> <p>0: During the DMA transfer or DMA transfer has been interrupted</p> <p>[Clearing condition]</p> <p>Writing 0 after TE = 1 read</p> <p>1: TCR = 0 (During the final DMA transfer or the DMA transfer ends)</p>
---	----	---	--------	--

case of auto request mode. Clearing the DE bit
terminate the DMA transfer.

0: DMA transfer disabled

1: DMA transfer enabled

Note: * Writing 0 is possible to clear the flag.

Bit	Bit Name	Initial Value	R/W	Descriptions
15, 14	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
13, 12	CMS[1:0]	00	R/W	Cycle Steal Mode Select 1, 0 Select either normal mode or intermittent mode for cycle steal mode. It is necessary that all channels 0 to 5 (DMA0 to 5) and channels 6 to 11 (DMAOR1) bus modes are set to cycle steal mode to make valid intermittent mode. 00: Normal mode 01: Setting prohibited 10: Intermittent mode 16 Issues a bus request after waiting 16 Bck and executes one DMA transfer. 11: Intermittent mode 64 Issues a bus request after waiting 64 Bck and executes one DMA transfer.
11, 10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

(DMAOR1)

10: Setting prohibited

11: Round-robin mode

When round-robin mode is specified, do not m
cycle steal mode and the burst mode in channe
or 6 to 11 respectively.

7 to 3	—	All 0	R	Reserved
These bits are always read as 0. The write value always be 0.				
2	AE	0	R/(W)*	Address Error Flag
Indicates that an address error occurred during transfer.				
This bit is set under following conditions:				
<ul style="list-style-type: none"> • The value set in SAR or DAR does not match transfer size boundary. • The transfer source or transfer destination is not in user space. • The transfer source or transfer destination is in module stop mode 				
If this bit is set, the corresponding channels (channels 5 or 6 to 11) DMA transfer are all disabled and the DE bit in each CHCR and the DME bit in corresponding DMAOR are set to 1.				
0: No DMAC address error				
[Clearing condition]				
Writing AE = 0 after AE = 1 read				
1: DMAC address error occurs				

[Clearing condition]

Writing NMIF = 0 after NMIF = 1 read

1: NMI interrupt occurs

0	DME	0	R/W	DMA Master Enable
---	-----	---	-----	-------------------

Enables or disables DMA transfers on all channels 0 to 5 (DMAOR0) or 6 to 11 (DMAOR1). If the DMAOR bit in CHCR are set to 1, transfer is enabled. If this bit is cleared during this time, all of the bits TE in CHCR, NMIF, and DMAOR must be 0. If this bit is cleared during transfers in all channels 0 to 5 (DMAOR0) or 6 to 11 (DMAOR1) are terminated.

0: Disables DMA transfers on all channels
(Channels 0 to 5 by DMAOR0, 6 to 11 by DMAOR1)

1: Enables DMA transfers on all channels
(Channels 0 to 5 by DMAOR0, 6 to 11 by DMAOR1)

Note: * Writing 0 is possible to clear the flag.

- DMARS0

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C1MID[5:0]						C1RID[1:0]		C0MID[5:0]						C0RID[1:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Descriptions
15 to 10	C1MID[5:0]	000000	R/W	Transfer request module ID5 to ID0 for DMA channel 1 (MID) See table 14.4.
9, 8	C1RID[1:0]	00	R/W	Transfer request register ID1 and ID0 for DMA channel 1 (RID) See table 14.4.
7 to 2	C0MID[5:0]	000000	R/W	Transfer request module ID5 to ID0 for DMA channel 0 (MID) See table 14.4.
1, 0	C0RID[1:0]	00	R/W	Transfer request register ID1 and ID0 for DMA channel 0 (RID) See table 14.4.

9, 8	C3RID[1:0] 00	R/W	Transfer request register ID1 and ID0 for DMA 3 (RID) See table 14.4.
7 to 2	C2MID[5:0] 000000	R/W	Transfer request module ID5 to ID0 for DMA (MID) See table 14.4.
1, 0	C2RID[1:0] 00	R/W R/W	Transfer request register ID1 and ID0 for DMA 2 (RID) See table 14.4.

9, 8	C5RID[1:0] 00	R/W	Transfer request register ID1 and ID0 for DMA 5 (RID) See table 14.4.
7 to 2	C4MID[5:0] 000000	R/W	Transfer request module ID5 to ID0 for DMA channel (MID) See table 14.4.
1, 0	C4RID[1:0] 00	R/W	Transfer request register ID1 and ID0 for DMA 4 (RID) See table 14.4.

HSPI	H'45	B'010001	B'01	Transmit
	H'46		B'10	Receive
SIOF	H'51	B'010100	B'01	Transmit
	H'52		B'10	Receive
SSI	H'73	B'011100	B'11	Transmit and re
FLCTL	H'83	B'100000	B'11	Transmit and re data part.
	H'87			B'100001
MMCIF	H'93	B'100100	B'11	Transmit and re

they can also be generated by external devices or peripheral modules that are neither the source nor the destination. Transfers can be requested in three modes: auto request, external request, and peripheral module request. The request mode is selected in the bits RS[3:0] in CHCR0 to CHCR11 respectively, and DMARS0 to DMARS2 when peripheral module request is used.

Auto-Request Mode: When there is no transfer request signal from an external source, a memory-to-memory transfer or a transfer between memory and an on-chip module unable to request a transfer, auto-request mode allows the DMAC to automatically generate a transfer request signal internally. Specify B'0100 to the RS [3:0] bits in CHCRn (n = 0 to 11) of the DMA channel. When the DE bit in CHCR for corresponding channel and the DME bit in DMAOR0 for channels 0 to 5, DMAOR1 for channels 6 to 11 are set to 1, the transfer begins as long as the AE and NMIF bits in that DMAOR are all 0.

External Request Mode: In this mode, a transfer is performed at the request signal (DREQ) from an external device. This mode is valid only in channel 0 to 3. Specify B'0000 to the RS [3:0] bits in CHCRn (n = 0 to 3) of the using DMA channel. When this mode is selected, if the DMA channel is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0), a transfer is performed upon a rising edge at the DREQ input.

Choose to detect DREQ by either the edge or level of the signal input with the DL bit and DLE in CHCRn (n = 0 to 3) as shown in table 14.5. The source of the transfer request does not have to be the data transfer source or destination.

acknowledge signal DACK for the accepted DREQ, the DREQ pin again becomes request enabled state.

When DREQ is used by level detection, there are following two cases by the timing to next DREQ after outputting DACK.

- Overrun 0: Transfer is aborted after the same number of transfer has been performed requests.
- Overrun 1: Transfer is aborted after transfers have been performed for the number of plus 1 times.

The DO bit in CHCR selects this overrun 0 or overrun 1.

Table 14.6 Selecting External Request Detection with DO Bit

CHCR	
DO	External Request
0	Overrun 0 (initial value)
1	Overrun 1

Peripheral module Request Mode: In this mode, a transfer is performed at the transfer signal of an peripheral module. This mode is valid only in channel 0 to 5. Specify B'100 RS [3:0] bits in CHCRn (n = 0 to 5) of the using DMA channel. Transfer request signals the transmit data empty transfer request and receive data full transfer request from the SCIF1, HAC, HSPI, SIOF, SSI, and MMCIF set by DMARS0/1/2, and transfer requests FLCTL.

When this mode is selected, if the DMA transfer is enabled (DE = 1, DME = 1, TE = 0, NMIF = 0), a transfer is performed upon the input of a transfer request signal.

010000	01	HAC transmitter	Transmit data empty request	Any	HACPCML, HACPCMR
	10	HAC receiver	Receive data is not read	HACPCML, HACPCMR	Any
010001	01	HSPI transmitter	Transmit data	Any	SPTBR
	10	HSPI receiver	Receive data	SPRBR	Any
010100	01	SIOF transmitter	TXI (transmit FIFO data empty interrupt)	Any	SITDR
	10	SIOF receiver	RXI (receive FIFO data full interrupt)	SIRDR	Any
011100	11	SSI transmitter	Transmit mode : DMRQ = 1 (Transmit data empty request)	Any	SSITDR
		SSI receiver	Receive mode : DMRQ = 1 (Receive data is not read)	SSIRDR	Any
100000	11	FLCTL data part transmit	Transmit FIFO data empty request	Any	FLDTFIFO
		FLCTL data part receive	Receive FIFO data full request	FLDTFIFO	Any
100001	11	FLCTL management code part transmit	Transmit FIFO data empty request	Any	FLECFIFO
		FLCTL management code part receive	Receive FIFO data full request	FLECFIFO	Any
100100	11	MMCIF data part transmit	FIFO data write request	Any	DR
		MMCIF data part receive	FIFO data read request	DR	Any

kinds of fixed modes as follows:

Channels 0 to 5

- CH0 > CH1 > CH2 > CH3 > CH4 > CH5
- CH0 > CH2 > CH3 > CH1 > CH4 > CH5

Channels 6 to 11

- CH6 > CH7 > CH8 > CH9 > CH10 > CH11
- CH6 > CH8 > CH9 > CH7 > CH10 > CH11

These are selected by the bits PR[1:0] in DMAOR0 and DMAOR1.

Round-Robin Mode: In round-robin mode each time data of one transfer unit (byte, word, longword, 16-byte, or 32-byte unit) is transferred on one channel, the priority is rotated. The channel on which the transfer was just finished rotates to the bottom of the priority. The round-robin mode operation is shown in figure 14.2. The priority of round-robin mode is CH0 > CH2 > CH3 > CH4 > CH5, and CH6 > CH7 > CH8 > CH9 > CH10 > CH11 immediately after reset.

When round-robin mode is specified, do not mix the cycle steal mode and the burst mode channels 0 to 5 or 6 to 11 respectively.

Priority order
after transfer

CH2 > CH3 > CH4 > CH5 > CH0 > CH1

(3) When channel 2 transfers

Initial priority order

CH0 > CH1 > CH2 > CH3 > CH4 > CH5

Priority order
after transfer

CH3 > CH4 > CH5 > CH0 > CH1 > CH2

Post-transfer priority order
when there is an
immediate transfer
request to channel 5 only

CH0 > CH1 > CH2 > CH3 > CH4 > CH5

Channel 2 becomes bottom priority. The priority of channels 0 and 1 are also shifted. If immediately after there is a request to transfer channel 5 only, channel 5 becomes bottom priority and the priority of channels 3 and 4, which were higher than channel 5, are also shifted.

(4) When channel 5 transfers

Initial priority order

CH0 > CH1 > CH2 > CH3 > CH4 > CH5

Priority order does not change.

Priority order
after transfer

CH0 > CH1 > CH2 > CH3 > CH4 > CH5

Figure 14.2 Round-Robin Mode (example of channel 0 to 5)

5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer (channel 3 waits for transfer).
6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
7. The channel 3 transfer begins.
8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so that 3 becomes the lowest priority.




Figure 14.3 Changes in Channel Priority in Round-Robin Mode (example of channel 0 to 5)

cycle and written to the transfer destination. At this time, transfer data is temporarily stored in the DMAC. In the transfer between external memories as shown in Figure 14.4, data is read to the DMAC from one external memory in a data read cycle, and then the data is written to the other external memory in a write cycle.





Figure 14.4 Data Flow of Dual Address Mode



Note: In transfer between external memories, with \overline{DACK} output in the read cycle, \overline{DACK} output timing is the same as that of \overline{CSn} .

**Figure 14.5 Example of DMA Transfer Timing in Dual Address Mode
(Source: Ordinary Memory, Destination: Ordinary Memory)**

This is repeated until the transfer end conditions are satisfied.

In cycle-steal normal mode, transfer areas are not affected regardless of settings of transfer request source, transfer source, and transfer destination.

Figure 14.6 shows an example of DMA transfer timing in cycle-steal normal mode. The conditions shown in the figure are:




Figure 14.6 DMA Transfer Timing Example in Cycle-Steal Normal Mode (DREQ Low Level Detection)

- Normal mode 2 (DMAOR.CMS = 00, CHCR.LCKN = 1, CHCR.TB = 0)

In cycle steal normal mode 2, the DMAC does not keep the SuperHyway bus mastership in every one transfer unit of read or write cycle.

Figure 14.7 shows an example of DMA transfer timing in cycle steal normal mode.

In intermittent mode of cycle steal, the DMAC returns the SuperHyway bus master to other bus master whenever a one-transfer unit (byte, word, longword, or 16-byte or 64-byte transfer unit) is complete. If the next transfer request occurs after that, the DMAC issues the next transfer request after waiting for 16 or 64 clocks in Bck count, and obtains the bus mastership from other bus master. The DMAC then transfers data of one-transfer unit and returns the bus mastership to other bus master. These operations are repeated until the transfer end condition is satisfied. It is thus possible to make lower the ratio of bus occupation by DMA transfer than cycle-steal normal mode.

When the DMAC issues again the transfer request, DMA transfer can be postponed because of entry updating due to cache miss.

The intermittent modes, however, must be cycle steal mode in all channels 0 to 5 for the corresponding transfer channel.

Figure 14.8 shows an example of DMA transfer timing in cycle steal intermittent mode. Transfer conditions shown in the figure are:





Figure 14.8 Example of DMA Transfer Timing in Cycle Steal Intermittent Mode (DREQ Low Level Detection)



**Figure 14.9 DMA Transfer Timing Example in Burst Mode
(DREQ Low Level Detection)**

DMA Transfer Matrix: Table 14.8 shows the DMA transfer matrix in auto-request mode, table 14.9 shows the DMA transfer matrix in external request mode, and table 14.10 shows the DMA transfer matrix in peripheral module request.

Table 14.8 DMA Transfer Matrix in Auto-Request Mode (all channels)

Transfer Source	Transfer Destination				
	LBSC space	DDRIF space	PCIC space	Peripheral module*	L R. Sup. RAM
LBSC space	Yes	Yes	Yes	Yes	Yes
DDRIF space	Yes	Yes	Yes	Yes	Yes
PCIC space	Yes	Yes	Yes	Yes	Yes
Peripheral module*	Yes	Yes	Yes	Yes	Yes
L RAM, SuperHyway RAM	Yes	Yes	Yes	Yes	Yes

[Legend]

Yes: Transfer is available.

Note: * When the transfer source or destination is peripheral module register, the transfer size should be the same value of its access size.

[Legend]

Yes: Transfer is available.

No: Transfer is not available.

- Notes:
1. When the transfer source or destination is peripheral module register, the transfer size should be the same value of its access size.
 2. Transfer is available when the AM bit in CHCR is cleared to 0.
 3. Transfer is available when the AM bit in CHCR is set to 1.
 4. Transfer is available when the AM bit in CHCR is set to 1 and the destination address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).
 5. Transfer is available when the AM bit in CHCR is cleared to 0 and the source address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).
 6. Transfer is available when the source or destination, or both the source and destination address of the PCIC is H'FD00 0000 to H'FDFF FFFF (PCI memory space 0).
When the transfer source address is H'FD00 0000 to H'FDFF FFFF, the AM bit in CHCR is cleared to 0, when the transfer destination address is H'FD00 0000 to H'FDFF FFFF the AM bit in CHCR is set to 1.

[Legend]

Yes: Transfer is available.

No: Transfer is not available.

Note: * When the transfer source or the destination is an peripheral module, the transfer should be the same value of its register access size.

The transfer source or the transfer destination should be a register of request peripheral module request mode. This transfer is available only cycle steal mode when the transfer request source is an peripheral module, the transfer is available channel 0 to 5.

Bus Mode and Channel Priority: When the priority is set in fixed mode ($CH0 > CH1$), channel 1 is transferring in burst mode, if there is a transfer request to channel 0 with a higher priority, the transfer of channel 0 will begin immediately.

At this time, if channel 0 is also operating in burst mode, the channel 1 transfer will continue until the channel 0 transfer has completely finished.

When channel 0 is in cycle steal mode, channel 0 with a higher priority performs the transfer of one transfer unit and the channel 1 transfer is continuously performed without releasing bus mastership. The bus mastership will then switch between the two in the order channel 0, channel 1, channel 0, and channel 1.

This example is shown in figure 14.9. When multiple channels are operating in burst mode, the channel with the highest priority is executed first.

When DMA transfer is executed in the multiple channels, the bus mastership will not be released until the bus master until all competing burst transfers are complete.


In round-robin mode, the priority changes according to the specification shown in figure 14.10. However, the channel in cycle steal mode cannot be mixed with the channel in burst mode.

14.4.4 DMA Transfer Flow

After the DMA source address registers (SAR), DMA destination address registers (DAR), transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA operation register (DMAOR), and DMA extended resource selectors (DMARS) are set, the DMAC transfers data according to the following procedure:

1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0)
2. When a transfer request occurs while transfer is enabled, the DMAC transfers one transfer of data (depending on the TS0 and TS1 settings). In auto request mode, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented for each transfer. The actual transfer flows vary by address mode and burst mode.
3. When the specified number of transfer have been completed (when DMATCR reaches 0), the transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DMINT interrupt is generated to the CPU.
4. When an address error or an NMI interrupt is generated, the transfer is aborted. Transfer is also aborted when the DE bit in CHCR or the DME bit in DMAOR is changed to 0.

Figure 14.11 shows a flowchart of this procedure.



- Notes: 1. In repeat mode, a transfer request is accepted with TE = 1 when HIE = 1 and HE = 0 (half end interrupt is enable and clear the HE to 0 after HE is set to 1).
2. In auto-request mode, transfer starts when bits NMIF, AE, and TE are all 0 or bits TE and HIE are 1 and HE is 0 (in repeat mode), and bits DE and DME are set to 1.
3. DREQ is level detection (external request) in burst mode or cycle-steral mode.
4. DREQ is edge detection (external request) or auto request in burst mode.
5. Loading to SAR and DAR differs according to the operating conditions in each mode.

Figure 14.11 DMA Transfer Flowchart

explained. In this case, it is assumed that voice data is received by means of SIOF.

1. DMAC settings

- Set address of the SIOF receive data register in SAR
 - Set address of an internal memory data store area in DAR
 - Set TCR to H'50 (80 times)
 - Satisfy the following settings of CHCR
 - Bits RPT[2:0] = B'010: Repeat mode (use DAR as a repeat area)
 - Bit HIE = B'1: TCR/2 interrupt generated
 - Bits DM[1:0] = B'01: DAR incremented
 - Bits SM[1:0] = B'00: SAR fixed
 - Bit IE = B'1: Interrupt enabled
 - Bit DE = B'1: DMA transfer enabled
 - Set such as bits TB and TS[2:0] according to use conditions
 - Set bits CMS[1:0] and PR[1:0] in DMAOR according to use conditions and set the DME bit to B'1
2. Voice data is received and then transferred by SIOF/DMAC
3. TCR is decreased to half of its initial value and an interrupt is generated
After reading CHCR to confirm that the HE bit is set to 1 by an interrupt processing, clear the HE bit to 0 and compress 40-word voice data from the address set in DAR.
4. TCR is cleared to 0 and an interrupt is generated
After reading CHCR to confirm that the TE bit is set to 1 by an interrupt processing, clear the TE bit to 0 and compress 40-word voice data from the address set in DAR + 40. After the compression operation, the value of DARB is copied to DAR in DMAC and initialized, and the value of TCRB is copied to TCR and initialized to 80.
5. Hereafter, steps 2 and 4 are repeated until the DME or DE bit is cleared to 0, or an NMIF interrupt is generated. Note that if the HE bit is not cleared in the procedure 3 or if the

each transfer set in the bits TCRB[7:0], and the transfer is repeated until TCR becomes 0. After the transfer is completed, the transfer settings are specified again. A reload mode transfer is effective when repeating transfer with specific area. Figure 14.12 shows the operation of reload mode transfer.




Figure 14.12 Reload Mode Transfer

When a reload mode transfer is executed, TCRB is used as a reload counter. Set TCRB to section 14.3.6, DMA Transfer Count Registers B0 to B3, B6 to B9 (TCRB0 to TCRB9).




Figure 14.13 Example of DREQ Input Detection in Cycle Steal Mode Edge Det




Figure 14.14 Example of DREQ Input Detection in Cycle Steal Mode Level Det




Figure 14.16 Example of DREQ Input Detection in Burst Mode Level Detect

When a DMA address error is occurred, after execute the following procedure, and then start transfer.

1. Dummy read for the below listed registers.
BCR (LBSC)
PCIECR (PCIC)
MIM (DDRIF)
INTC2B3 (INTC)
2. Issue the SYNCO instruction.
3. Set registers of all channels again.
If the AE bit in DMAOR0 is set to 1, channels 0 to 5 should be set again.
If the AE bit in DMAOR1 is set to 1, channels 6 to 11 should be set again.

14.5.3 Notes on Burst Mode Transfer

During a burst mode transfer, following operation should not be executed until the transfer of corresponding channel has completed.

- Frequency should not be changed.
- Transition to sleep mode should not be made.

accepted again, clear the BL bit after confirming the corresponding flag in IN12B5 register becomes 0 or issue the RTE instruction.

14.5.6 \overline{CS} Output Settings and Transfer Size Larger than External Bus Width

When one DMA transfer is performed by multiple bus cycles*¹, the \overline{CSn} output should be negated between bus cycles*². For detail of settings, refer to table 11.11 to 11.14. If set output is negated between bus cycles, the DREQ signal is not sampled correctly and malfunction may occur.

- Notes:
1. When a DMA transfer is performed with larger transfer size than the bus width, for example, performing the 16-/32-byte transfer to the 8-/16-/32-bit bus width LBSC space, longword (32-bit) transfer to the 8-/16-bit bus width LBSC space, or word (16-bit) transfer to the 8-bit bus width LBSC space. Note that except for a 32-bit transfer to the MPX interface. This access generates only one bus cycle (burst).
 2. When the \overline{CSn} output is negated between bus cycles, then the DACK output is also negated between bus cycles (DACK output is also divided).

14.5.7 DACK Assertion and DREQ Sampling

The DACK signal may be asserted ceaselessly during two or more times DMA transfer. In this case, DREQ level detection with overrun 1 and the DREQ edge detection. In this case, the DMA transfer is suspended and do not perform correctly, to avoid this insert one or more idle bus cycles between the DMA transfer.

The transfer source is the LBSC space and the DACK is output during the read cycle:

- (1) Set B'001 to B'111 (i.e., other than 000) to the IWRRD bits in CSnBCR
- (2) Set B'001 to B'111 (i.e., other than 000) to the IWRRS bits in CSnBCR

output with the number of bus cycle generation of the DMA transfer. The DACK is not asserted when the number of the bus cycle that generated in the DMA transfer is 1.

Note that, in the following settings, when either the transfer source or the transfer destination is in the LBSC space, to avoid the DACK is asserted ceaselessly during between the two or more DMA transfer, set B'001 to B'111 to the IWRRD, IWRRS or IWW bits in CSnBCR. In this setting, if the 16-byte DMA transfer is performed, multiple bus cycles are generated and the DACK is negated between bus cycles, the DREQ signal is not sampled correctly and malfunction occur.

16	Byte	1	Any	Any
	Word	1	Any	Any
	Longword	2	Any	B'000
	16-Byte	8	B'000	B'000
	32-Byte	16	Any	B'000
32	Byte	1	Any	Any
	Word	1	Any	Any
	Longword	1	Any	Any
	16-Byte	4	B'000	B'000
	32-Byte	8	Any	B'000

Word	1	Any
Longword	2	Any
16-Byte	8	B'000
32-Byte	16	Any

Table14.13 Register Settings for MPX Interface (Read Access)

Bus Width [bit]	DMA Transfer Access Size	Bus Cycle Number	Register Settings of \overline{CSn} is not nega	
			CSnBCR.IWRRD,	or IWRRS
32	Byte	1	Any	
	Word	1	Any	
	Longword	1	Any	
	16-Byte	4	Impossible (Negated)	
	32-Byte	1	Any	

Table14.14 Register Settings for MPX Interface (Write Access)

Bus Width [bit]	DMA Transfer Access Size	Bus Cycle Number	Register Settings of \overline{CSn} is not ne	
			CSnBCR.IWW	CSnWCR.IW[
32	Byte	1	Any	Any
	Word	1	Any	Any
	Longword	1	Any	Any
	16-Byte	4	B'000	B'11 to B'01
	32-Byte	1	Any	Any

SH7780 internal clocks are: the CPU clock (Ick) which is used in the CPU, FPU, cache, TLB; the SHwy clock (SHck) which is used by the SuperHyway bus; and peripheral (Pck) which are used to interface with on-chip peripheral modules.

- Generates SH7780 external bus clocks.
SH7780 external bus clocks are the bus clock (Bck) which is used to interface with t devices and memory clocks (DDRck) which are used in the DDRIF.
- Selects two clock modes
Selects a crystal resonator or an externally input clock as the CPG clock input.
- Changes frequencies
Changes frequencies of the internal clocks by the divider in the CPG. The divider is with the frequency control register (FRQCR) set by software.
- Provides the clock stop and module standby functions in control sleep mode
Control sleep mode is the CPU stop mode. In control module standby mode, specific can be stopped.




Figure 15.1 Block Diagram of CPG

oscillator circuit can be selected with the MODE8 pin.

- Divider

The divider generates the CPU clock (Ick), SuperHyway clock (SHck), on-chip peripheral module clock (Pck), DDR memory clock (DDRck), and external bus clock (Bck). The divider ratio is selected by the mode pin MODE0, MODE1, MODE2, MODE7.

When MODE8 is "low", external clock is input to the EXTAL pin.

When MODE8 is "high", crystal resonator is connected directly to the EXTAL and XTAL pins.

Pin Name	Function	Direction	Description
XTAL	Clock Pins	Output	This pin is connected to a crystal resonator.
EXTAL		Input	This pin is connected to a crystal oscillator, an external clock or is connected to a crystal resonator.
CLKOUT		Output	This pin is used to output the external bus clock.

Notes: 1. These pins are multiplexed with the DMAC and GPIO pins.

2. This pin is multiplexed with the SCIF0, HSPI, FLCTL and GPIO pin.

1	Low	Low	Low	High	On	× 12	× 6	× 1	× 24/5	× 2
2	Low	Low	High	Low	On	× 12	× 6	× 3/2	× 24/5	× 3/2
3	Low	Low	High	High	On	× 12	× 6	× 1	× 24/5	× 1
12	High	High	Low	Low	On	× 12	× 4	× 1	× 4	× 2

Note: Other than above: setting prohibited.

Note: For MSTPCR, see section 17, Power-Down Mode.

Table 15.4 Register States of CPG in Each Processing Mode

Register Name	Abbreviation	Power-on Reset by $\overline{\text{PRESET}}$ Pin	Power-on Reset by WDT/H-UDI	Manual Reset by WDT/ Multiple Exception	Sle by Ins
Frequency control register	FRQCR	H'1xxx x3xx* ²	H'1xxx x3xx* ²	Retained	Re
PLL control register	PLLCR	H'0000 E001	Retained	Retained	Re
Standby control register* ¹	MSTPCR	H'0000 0000	Retained	Retained	Re

Notes: 1. For MSTPCR, see section 17, Power-Down Mode.

2. The initial value of FRQCR after power-on reset depends on the mode pins se
(See table 15.2).

R/W:	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	P1FC	
Initial value:	0	—	—	—	0	0	1	1	0	—	—	—	0	1
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Note: The initial values of these fields after power-on reset depend on the mode pins setting (see table 15.2)

Bit	Bit Name	Initial Value	R/W	Description
31 to 28	—	0001	R	Reserved These bits are always read as 0001. The write value should always be 0001.
27 to 25	—	000	R	Reserved These bits are always read as 0. The write value should always be 0. Writing to other than 000, the operation of this field is not guaranteed.
24	IFC0*	Undefined	R/W	CPU Clock (Ick) and SuperHyway Clock (SHck) Frequency Division Ratio Setting
23	CFC3*	0	R/W	00010: ×12 (Ick), ×6 (SHck) Clock operating ratio (after power-on reset)
22	CFC2*	Undefined		00100: ×12 (Ick), ×4 (SHck) Clock operating ratio (after power-on reset)
21	CFC1*	Undefined		10000: ×6 (Ick), ×6 (SHck) Register setting (register setting after initialized)
20	CFC0*	0		Other than above: Setting prohibited The initial value of this field after power-on reset depends on the mode pins setting (see table 15.2)

15 to 12	—	0	R	Reserved	Writing is ignored.
		Undefined			The initial value of this field after power-on reset depends on the mode pins setting (see table 15). Writing is ignored.
		Undefined			
		Undefined			
11 to 8	—	0011	R	Reserved	These bits are always read as 0011. The write should always be 0011.
7 to 4	—	0	R	Reserved	
		Undefined			The initial value of this field after power-on reset depends on the mode pins setting (see table 15). Writing is ignored.
		Undefined			
		Undefined			
3	P1FC3	0	R		Indicates the division ratio of the external bus clock frequency.
2	P1FC2	1	R		
1	P1FC1	Undefined	R		0101: $\times 3/2$
0	P1FC0	Undefined	R		0110: $\times 1$
					The initial value of this field after power-on reset depends on the mode pin setting (see table 15). Writing is ignored.

Note: * Bits IFC and CFC in FRQCR should be modified together.

Initial value: 1 1 1 0 0 0 0 0 0 0 0 0 0 0
 R/W: R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
15 to 13	—	All 1	R	Reserved This bit is always read as 1. The write value should always be 1. Writing 0 to any of these bits, the operation of the device is not guaranteed.
12 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	CKOFF	0	R/W	CLKOUT Output Stop Stops the clock output on the CLKOUT pin. 0: Clock is output on the CLKOUT pin 1: Clock is not output on the CLKOUT pin
0	—	1	R	Reserved This bit is always read as 1. The write value should always be 1.




Figure 15.2 Points for Attention when Using Crystal Resonator

When Inputting External Clock from EXTAL Pin: Make no connection to the XTAL

When Using PLL and DLL circuit: Separate each VDD-PLL, VDD-DLL, VSS-PLL, and VSS-DLL from the other VDD and VSS lines at the board power supply source, and insert resistors (RCB and RD) and bypass capacitors (CPB and CD) close to the PLL and DLL pins as noise filters.





Figure 15.3 Points for Attention when Using PLL and DLL Circuit

- The watchdog timer unit monitors a system crash using a timer counting at specified
- The watchdog timer unit generates a reset for on-chip peripheral modules when a W overflow occurs.
- A power-on reset or a manual reset can be selectable, when a manual reset is selected, MRESETOUT pin is asserted.
- Generates the interval timer interrupt when counter overflow occurs in interval timer
- The maximum time until the watchdog timer overflows is approximately 21 seconds (peripheral clock Pck is 50 MHz).
- Writing to WDT-related registers is not normally allowed. A specified code in the upper 8 bits of the write data enables writing to the registers.
WTCNT and WTCSR differ from other registers in being more difficult to write to. The procedure for writing to these registers is given below.



[Legend]

- WDTBCNT: Watchdog timer base counter
- WDTBST: Watchdog timer base stop time register
- WDTCNT: Watchdog timer counter
- WDTCSR: Watchdog timer control/status register
- WDTST: Watchdog timer stop time register

Figure 16.1 Block Diagram of WDT

STATUS0* ³	Processing state 0	STATUS1	STATUS0	Operati
		High	High	Reset
		High	Low	Sleep m
		Low	Low	Normal

- Notes:
1. This pin is multiplexed with the DMAC, H-UDI and GPIO pin.
 2. This pin is multiplexed with the CMT channel 1 pin.
 3. This pin is multiplexed with the CMT channel 0 pin.

register						
Watchdog timer base stop time register	WDTBST	R/W	H'FFCC 0008	H'1FCC 0008	32	
Watchdog timer counter	WDCNT	R	H'FFCC 0010	H'1FCC 0010	32	
Watchdog timer base counter	WDTBCNT	R	H'FFCC 0018	H'1FCC 0018	32	

Table 16.3 Register States in Each Processing Mode

Register Name	Abbreviation	Power-on Reset by $\overline{\text{PRESET}}$ Pin	Power-on Reset by WDT/H-UDI	Manual Reset by WDT/ Multiple Exception	SI by In
Watchdog timer stop time register	WDTST	H'0000 0000	Retained	Retained	Re
Watchdog timer control/status register	WDTCSR	H'0000 0000	Retained	Retained	Re
Watchdog timer base stop time register	WDTBST	H'0000 0000	Retained	Retained	Re
Watchdog timer counter	WDCNT	H'0000 0000	Retained	Retained	Re
Watchdog timer base counter	WDTBCNT	H'0000 0000	Retained	Retained	Re

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	WDTST									
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	(Given code)	H'00	R/W	Reserved (Given code for writing) These bits are always read as H'00. To write register, the write value must be H'5A.
23 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
11 to 0	WDTST	All 0	R/W	Counter value

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	(Given code)	H'00	R/W	Reserved (Given code for writing) These bits are always read as H'00. To write to this register, the write value must be H'A5.
23 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
7	TME	0	R/W	Timer Enable Specifies starting and stopping of timer operation. 0: Stops counting up 1: Starts counting up
6	WT/IT	0	R/W	Timer Mode Select Specifies whether the WDT is used as a watchdog timer or interval timer. Up counting may not be performed correctly if this bit is modified while the WDT is running. 0: Interval timer mode 1: Watchdog timer mode

					timer mode. This flag is not set in interval timer mode. 0: An overflow has not occurred 1: An overflow on WDTCNT has occurred
3	IOVF	0	R/W	Interval Timer Overflow Flag	Indicates that WDTCNT has overflowed in interval timer mode. This flag is not set in watchdog timer mode. 0: An overflow has not occurred 1: An overflow on WDTCNT has occurred
2 to 0	—	R	All 0	Reserved	These bits are always read as 0. The write value should always be 0.

16.3.3 Watchdog timer Base Stop Time Register (WDTBST)

WDTBST is a readable/writable 32-bit register that clears WDTBCNT. Use a longword access to clear the WDTBCNT, with H'55 in the bits 31 to 24. The reading value of this register is always H'00.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	(Given code)								—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	WDCNT									
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

16.3.5 Watchdog Timer Base Counter (WDTBCNT)

WDTBCNT is a 32-bit read-only register that comprises 18-bit counter and counts up on peripheral clock (Pck). When WDTBCNT overflows, WDCNT is counted up and WDTBCNT cleared to 0. Writing to WDTBCNT is invalid.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	WDTBCNT													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

- The H-UDI reset occurs (for details, see section 30, User Debugging Interface (H-UDI))

```
Power_on_reset()  
{  
    EXPEVT = H'0000 0000;  
    VBR = H'0000 0000;  
    SR.MD = 1;  
    SR.RB = 1;  
    SR.BL = 1;  
    SR.(I0-I3) = B'1111;  
    SR.FD = 0;  
    Initialize_CPU();  
    Initialize_Module(PowerOn);  
    PC = H'A000 0000;  
}
```

(2) Manual reset

- When a general exception other than a user break occurs while the BL bit is set to 1
- When the WDT CNT overflows while the WT/IT bit and the RSTS bit are set to 1 in

```
Initialize_Module(Manual);  
PC = H'A000 0000;  
}
```

16.4.2 Using watchdog timer mode

1. Set the WDCNT overflow interval value in WDTST.
2. Set the WT/IT bit in WDTCSR to 1, select the type of reset with the RSTS bit.
3. When the TME bit in WDTCSR is set to 1, the WDT count starts.
4. During operation in watchdog timer mode, clear to the WDCNT or WDTBCNT periodically so that WDCNT does not overflow. See section 16.4.5, Clearing WDT Counter for the counter clear method.
5. When the WDCNT overflows, the WDT sets the WOVF flag in WDTCSR to 1, and generates a reset of the type specified by the RSTS bit. After reset operation, the WDCNT and WDTBCNT continues counting again.

16.4.3 Using Interval timer mode

When the WDT is operating in interval timer mode, an interval timer interrupt is generated when the counter overflows. This enables interrupts to be generated at fixed intervals.

1. Set the WDCNT overflow time in WDTST.
2. Clear the WT/IT bit in WDTCSR to 0.
3. When the TME bit in WDTCSR is set to 1, the WDT count starts.
4. When the WDCNT overflows, the WDT sets the IOVF flag in WDTCSR to 1, and sends an interval timer interrupt (ITI) request to INTC. The counter continues counting.




Figure 16.2 WDT Counting Up Operation

16.4.4 Time for WDT Overflow

WDTBCNT is a 18-bit up-counter operated on the peripheral clock (Pck). WDTBCNT starts counting up when H'55 is set to the bits 31 to 24 in WDTBST.

If the peripheral clock frequency is 50 MHz, the WDTBCNT overflow time is approximately 5.243 ms ($= 2^{18} [\text{bit}] \times 1/50 [\text{MHz}]$).

WDCNT is a 12-bit counter, starts count up operation when overflow occurs in WDTBCNT. WDCNT starts counting up from 0 until WDCNT overflows becomes the maximum value when H'000 are set to WDTBST.

Where the peripheral clock frequency is 50 MHz, the maximum overflow time is approximately 21.475 s ($= 2^{12} [\text{bit}] \times 5.243 [\text{ms}]$).

16.5.1 Power-On Reset by PRESET

A power-on reset is to initialize the on-chip PLL circuit when this LSI goes to the power-down state by the $\overline{\text{PERSET}}$ pin low level input and then it is necessary to ensure the synchronization settling time of the PLL circuit. Therefore, do not input high level to the $\overline{\text{PRESET}}$ pin during the synchronization settling time of the PLL. The PLL synchronization settling time is the total of the PLL1 synchronization settling time and the PLL2 synchronization settling time.

After the $\overline{\text{PRESET}}$ pin input level is changed from low level to high level, the reset state is continued during the reset holding time in the LSI. The reset holding time is 20 clock cycles of the XTAL clock and thereafter equal to or more than 45 clock cycles of the peripheral clock.

The STATUS [1:0] pins output timing that indicates the reset state is asynchronous, and the output that indicates a normal operation is synchronous with the peripheral clock (Pck) and asynchronous with both the XTAL clock and the CLKOUT pin output clock.

Turning On Power Supply

When turning on the power supply, the $\overline{\text{PRESET}}$ pin input level should be low level. And the $\overline{\text{TRST}}$ pin input level should be low level to initialize the H-UDI.




Figure 16.3 STATUS Output during Power-on

PRESET input during normal operation

It is necessary to ensure the PLL synchronization settling time when the PRESET input normal operation.




Figure 16.4 STATUS Output by Reset input during Normal Operation




Figure 16.5 STATUS Output by Reset input during Sleep Mode

16.5.2 Power-On Reset by Watchdog Timer Overflow

The transition time from the watchdog timer overflowed to the power-on reset state (watchdog timer reset setup time) is 1 clock cycle of the XTAL clock and thereafter equal to or more than 1 clock cycles of the peripheral clock (Pck).

The power-on reset time (watchdog timer reset holding time) by the watchdog timer overflow is 3774 clock cycles of the XTAL clock and thereafter equal to or more than 45 clock cycles of the peripheral clock (Pck).

The STATUS [1:0] pins output timing that indicates the reset state or a normal operation is asynchronous with both the XTAL clock and the CLKOUT pin output clock because the STATUS [1:0] pins output timing is synchronous with the peripheral clock (Pck).




Figure 16.6 STATUS Output by Watchdog timer overflow Power-On Reset during Normal Operation

Power-On Reset by Watchdog timer Overflowed in Sleep Mode




Figure 16.7 STATUS Output by Watchdog timer overflow Power-On Reset during Sleep Mode

[1:0] pins output timing is synchronous with the peripheral clock (Pck).

Manual Reset by Watchdog timer Overflowed in Normal Operation




Figure 16.8 STATUS Output by Watchdog timer overflow Manual Reset during Normal Operation




Figure 16.9 STATUS Output by Watchdog timer overflow Manual Reset during Sleep Mode

- Supports RTC power supply backup mode where the power supply for only the RTC and other power supplies are turned off
- Supports DDR-SDRAM power supply backup mode where the power supply for only V power supplied modules are held and other power supplies are turned off

17.1.1 Types of Power-Down Modes

The types and functions of power-down modes are as shown below.

- Sleep mode
- Module standby state
- RTC power supply backup mode
- DDR-SDRAM power supply backup mode

Table 17.1 lists the conditions needed to make a transition from the program execution state to power-down mode, states of the CPU and on-chip peripheral modules in each mode, and the conditions to leave each power-down mode.

DDR-SDRAM power supply backup ^{*1*} ^{*3*} ^{*4}	See section 17.6	Halted	Halted	Halted	Halted	Halted	Halted	Halted	All modules except for the 2.5-V interfaces are in high-impedance states	Self refresh	
RTC power supply backup ^{*2*} ^{*3*} ^{*4}	See section 17.7	Halted	Halted	Retained	Halted	Operated	Halted	Halted	All modules except for the RTC interface are in the high-impedance states	Undefined (Refresh is not performed)	

- Notes:
1. Because power supplies (1.25 V and 3.3 V) other than the 2.5V power supply are stopped in this mode, only the I/Os of the DDRIF continue to operate. Modules including the DDRIF stop operating and do not hold register information.
 2. Because power supplies (1.25 V, 2.5 V, and 3.3 V) other than the RTC power supply are stopped in this mode, modules other than the RTC stop operating and do not hold register information.
 3. Satisfy both transition conditions when both backups by the RTC and DDR-SDRAM power supplies are necessary.
 4. Do not input signals to I/O pins while the I/O power supply (VDDQ) is stopped.

Note: These pins are multiplexed with the CMT pins.

17.3 Register Descriptions

Table 17.3 shows the register configuration for power-down mode. Table 17.4 shows the states in each processing mode.

Table 17.3 Register configuration

Register Name	Abbreviation	R/W	P4 Address	Area 7 Address	Access Size
Standby control register	MSTPCR	R/W	H'FFC8 0030	H'1FC8 0030	32

Table 17.4 Register States in Each Processing Mode

Register Name	Abbreviation	Power-on Reset by PRESET Pin	Power-on Reset by WDT/H-UDI	Manual Reset by WDT/ Multiple Exception In	S b
Standby control register	MSTPCR	H'0000 0000	Retained	Retained	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	—	—	MSTP5	MSTP4	MSTP3	MSTP2	M	M
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
21	MSTP21	0	R/W	Module Stop Bit 21 To make a transition to the DMAC module stop mode, confirm that the DME bits in DMA operation registers (DMAOR0 and DMAOR1) are cleared or all TE bits in DMA channel control registers (CHCRn, n = 0 to 11) are set to 1. 0: Supplies the clock to the DMAC module 1: Stops the clock supply to the DMAC module
20 to 14	—	All 0	R	Reserved These bits are is always read as 0. The write value should always be 0.

5 to 0	MSTP[5:0]	All 0	R/W	Module Stop Bit [5:0] 0: Supplies the clock to the corresponding module. 1: Stops the clock supply to the corresponding module. [5]: SCIF channel 0, [4]: SCIF channel 1, [3]: SIOF, [2]: HSPI, [1]: SSI, [0]: HAC
--------	-----------	-------	-----	--

Note: If the sleep instruction is issued or the operating frequency is changed, note the following conditions (1) and (2), when the DMAC module proceeds to its module standby mode.

- (1) Set to 1 DMAC bit in MSTPCR bit 21 after confirm the DMA transfer has finished.
- (2) Perform two dummy read operations for MSTPR before the sleep instruction is issued or the operating frequency is changed.

In sleep mode, a high-level signal is output at the STATUS1 pin, and a low-level signal at the STATUS0 pin.

17.4.2 Cancellation of Sleep Mode

The sleep mode is canceled by an interrupt (NMI, $\overline{\text{IRQ/IRL}}[7:0]$, or on-chip modules) and the processor resumes execution.

Since an interrupt is accepted in sleep mode even if the BL bit in SR is set to 1, save the contents of SPC and SSR to the stack before executing the SLEEP instruction when necessary.

Cancellation by Interrupt: The sleep mode can be canceled with an NMI, $\overline{\text{IRQ/IRL}}[7:0]$, or on-chip module interrupt, and the interrupt exception handling then starts. A corresponding interrupt number is stored in INTVENT.

Cancellation by Reset: The sleep mode is canceled with a power-on reset by the $\overline{\text{PRESE}}$ pin, a power-on reset by a watchdog timer overflow, or a manual reset.

Modules in module standby state keep the state immediately before the transition to the standby state. The registers keep the contents before halted, and the external pins keep the functions before halted. At waking up from the module standby state, operation is restarted under the condition immediately before the registers and external pins have halted.

Note: Make sure to set the MSTP bit to 1 while the modules have completed the operation and are in an idle state, with no interrupt sources from the external pins or other modules.

17.5.2 Cancellation of Module Standby Mode and Resume

The module standby mode can be canceled by clearing a corresponding bit in the standby mode control register (MSTPCR) to 0.

RMODE Bit: Bit 33 in MIM. The initial value is 0. Setting this bit to 1 after setting the I in MIM to 1 causes the DDRIF to start the sequence for a transition to the self-refresh mode. For details, see section 12.5.5 (1), Self-Refresh Mode.

SMS Bits: Bits 2 to 0 in SCR. SMS = B'011. These bits are used to assert the CKE signal and to cancel the self-refresh mode with the DESL command.

BKPRST Signal: To prevent the CKE signal from being unstable when turning on or off power supply, the BKPRST signal must be driven to low in synchronization with turning power supply on or off. The BKPRST signal must be kept low while the system power supply is turned off.




Figure 17.1 DDR-SDRAM Interface Operation when Turning System Power Supply On/Off

with bits SMS in SCR to perform refresh on all rows.

- (C) Specify the DRE and RMODE bits in MIM of the DDRIF to put the SDRAM into the refresh mode. At this time, keep the DCE bit set to 1. The self-refresh command will be automatically issued and the CKE signal will be driven to low by the DDRIF. After the refresh command is issued, the DDR-SDRAM will automatically enter the power-down mode.
- (D) The SELFS bit in MIM is set to 1.
- (E) Drive the $\overline{\text{BKPRST}}$ signal from high to low. Immediately after the system power supply is turned off, the CKE output may be unstable. Before turning off the system power supply, drive the external $\overline{\text{BKPRST}}$ signal to keep the CKE signal input of the DDR-SDRAM low until canceling the power-on reset as shown in figure 17.1.
- (F) Turn off the system power supply (1.25 V and 3.3 V).

Note that in the transition from auto-refresh state to self-refresh state, the current auto-refresh state should have been finished or been disabled before the transition.

After the system power supply is turned on, the CKE output may remain unstable until the system clock is supplied after the LSI power supply has become stable. Use the external $\overline{\text{BKPRST}}$ signal to keep the CKE signal input of the DDR-SDRAM low until canceling the power-on reset as shown in figure 17.1.




Figure 17.2 Sequence for Turning Off System Power Supply in Self-Refresh Mode

17.7.2 Cancellation of RTC Power Supply Backup

The RTC power supply backup mode is cancelled by a power-on reset. Even if an interrupt occurs during the RTC power supply backup mode, it is invalid because of the power-on reset. The cancellation procedure is as follows.

1. The $\overline{\text{PRESET}}$ signal is low before the VDD power supply starts.
2. Negate the $\overline{\text{XRTCSTBI}}$ signal after the VDD becomes stable and ensure the power-on reset oscillation settling time to prevent the LSI from being damaged by the transient current of the VDD-RTC (3.3V) being supplied.
3. Keep the $\overline{\text{PRESET}}$ low until the RTC has been reset, and then negate the $\overline{\text{PRESET}}$ signal.

Table 17.5 shows the pin configuration related to power-down modes.

Table 17.5 Pin Configuration

Pin Name	Function	I/O	Description
$\overline{\text{XRTCSTBI}}$	RTC standby	Input	When this pin becomes low, the RTC goes into RTC power supply backup mode.

- (1) Power-on oscillation settling time
- (2) Internal reset delay time to the RTC

(1) (2)

Figure 17.3 Sequence for Turning System Power Supply On/Off




Figure 17.4 Mode Transition Diagram




Figure 17.5 Status Pins Output from Sleep to Interrupt

- Selection of rising edge or falling edge as external clock input edge when external clock is selected or input capture function is used for each channel
- 32-bit timer constant register for auto-reload use, readable/writable at any time, and down-counter provided for each channel
- Selection of seven counter input clocks: Channel 0 to 2
RTC clock (RTCCLK) and five peripheral clocks (Pck/4, Pck/16, Pck/64, Pck/256, and Pck/1024) (Pck is the peripheral clock).
- Selection of six counter input clocks: Channel 3 to 5
RTC clock (RTCCLK) and five peripheral clocks (Pck/4, Pck/16, Pck/64, Pck/256, and Pck/1024) (Pck is the peripheral clock).
- Two interrupt sources
One underflow source (each channel) and one input capture source (channel 2).




Figure 18.1 Block Diagram of TMU

0	Timer constant register 0	TCOR0	R/W	H'FFD8 0008	H'1FD8 0008	32
	Timer counter 0	TCNT0	R/W	H'FFD8 000C	H'1FD8 000C	32
	Timer control register 0	TCR0	R/W	H'FFD8 0010	H'1FD8 0010	16
1	Timer constant register 1	TCOR1	R/W	H'FFD8 0014	H'1FD8 0014	32
	Timer counter 1	TCNT1	R/W	H'FFD8 0018	H'1FD8 0018	32
	Timer control register 1	TCR1	R/W	H'FFD8 001C	H'1FD8 001C	16
2	Timer constant register 2	TCOR2	R/W	H'FFD8 0020	H'1FD8 0020	32
	Timer counter 2	TCNT2	R/W	H'FFD8 0024	H'1FD8 0024	32
	Timer control register 2	TCR2	R/W	H'FFD8 0028	H'1FD8 0028	16
	Input capture register 2	TCPR2	R	H'FFD8 002C	H'1FD8 002C	32
3, 4, 5 Common	Timer start register 1	TSTR1	R/W	H'FFDC 0004	H'1FDC 0004	8
3	Timer constant register 3	TCOR3	R/W	H'FFDC 0008	H'1FDC 0008	32
	Timer counter 3	TCNT3	R/W	H'FFDC 000C	H'1FDC 000C	32
	Timer control register 3	TCR3	R/W	H'FFDC 0010	H'1FDC 0010	16
4	Timer constant register 4	TCOR4	R/W	H'FFDC 0014	H'1FDC 0014	32
	Timer counter 4	TCNT4	R/W	H'FFDC 0018	H'1FDC 0018	32
	Timer control register 4	TCR4	R/W	H'FFDC 001C	H'1FDC 001C	16
5	Timer constant register 5	TCOR5	R/W	H'FFDC 0020	H'1FDC 0020	32
	Timer counter 5	TCNT5	R/W	H'FFDC 0024	H'1FDC 0024	32
	Timer control register 5	TCR5	R/W	H'FFDC 0028	H'1FDC 0028	16

1	Timer constant register 1	TCOR1	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer counter 1	TCNT1	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer control register 1	TCR1	H'0000	H'0000	Retained
2	Timer constant register 2	TCOR2	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer counter 2	TCNT2	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer control register 2	TCR2	H'0000	H'0000	Retained
	Input capture register 2	TCPR2	Retained	Retained	Retained
3, 4, 5 Common	Timer start register 1	TSTR1	H'00	H'00	Retained
3	Timer constant register3	TCOR3	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer counter 3	TCNT3	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer control register 3	TCR3	H'0000	H'0000	Retained
4	Timer constant register 4	TCOR4	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer counter 4	TCNT4	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer control register 4	TCR4	H'0000	H'0000	Retained
5	Timer constant register 5	TCOR5	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer counter 5	TCNT5	H'FFFF FFFF	H'FFFF FFFF	Retained
	Timer control register 5	TCR5	H'0000	H'0000	Retained

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	TCOE	0	R/W	Timer Clock Pin Control Specifies whether timer clock pin TCLK is used as external clock or input capture control input pin or the on-chip RTC output clock output pin. 0: Timer clock pin (TCLK) is used as external clock input or input capture control input pin 1: Timer clock pin (TCLK) is used as on-chip RTC output clock output pin

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
2	STR2	0	R/W	Counter Start 2 Specifies whether TCNT2 is operated or stopped 0: TCNT2 count operation is stopped 1: TCNT2 performs count operation
1	STR1	0	R/W	Counter Start 1 Specifies whether TCNT1 is operated or stopped 0: TCNT1 count operation is stopped 1: TCNT1 performs count operation
0	STR0	0	R/W	Counter Start 0 Specifies whether TCNT0 is operated or stopped 0: TCNT0 count operation is stopped 1: TCNT0 performs count operation

2	STR5	0	R/W	Counter Start 5 Specifies whether TCNT5 is operated or stopped 0: TCNT5 count operation is stopped 1: TCNT5 performs count operation
1	STR4	0	R/W	Counter Start 4 Specifies whether TCNT4 is operated or stopped 0: TCNT4 count operation is stopped 1: TCNT4 performs count operation
0	STR3	0	R/W	Counter Start 3 Specifies whether TCNT3 is operated or stopped 0: TCNT3 count operation is stopped 1: TCNT3 performs count operation

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

18.3.4 Timer Counter (TCNTn) (n = 0 to 5)

The TCNT registers are 32-bit readable/writable registers. Each TCNT counts down on clock selected by the TPSC2 to TPSC0 bits in TCR.

When a TCNT counter underflows while counting down, the UNF flag is set in TCR of corresponding channel. At the same time, the TCOR value is set in TCNT, and the counting operation continues from the set value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• TCR2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	—	—	—	—	—	—	ICPF	UNF	ICPE1	ICPE0	UNIE	CKEG1	CKEG0	TPSC2	TPSC1
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
9	ICPF* ¹	0	R/W	Input Capture Interrupt Flag Status flag, provided in channel 2 only, which indicates the occurrence of input capture. 0: Input capture has not occurred [Clearing condition] When 0 is written to ICPF 1: Input capture has occurred [Setting condition] When input capture occurs* ²
8	UNF	0	R/W	Underflow Flag Status flag that indicates the occurrence of TCNT underflow. 0: TCNT has not underflowed [Clearing condition] When 0 is written to UNF 1: TCNT has underflowed [Setting condition] When TCNT underflows* ²

bit in TCR2 is 0. When the ICPF bit is 1, TICP set in the event of input capture.

00: Input capture function is not used.

01: Setting prohibited

10: Input capture function is used, but interrupt input capture (TICPI2) is not enabled.

Data transfer request is sent to the DMAC event of input capture.

11: Input capture function is used, and interrupt input capture (TICPI2) is enabled.

5	UNIE	0	R/W	Underflow Interrupt Control Controls enabling or disabling of interrupt generation when the UNF status flag is set to 1, indicating underflow. 0: Interrupt due to underflow (TUNI) is disabled 1: Interrupt due to underflow (TUNI) is enabled
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the external clock input edge when the external clock is selected or the input capture function is used. 00: Count/input capture register set on rising edge 01: Count/input capture register set on falling edge 1X: Count/input capture register set on both rising and falling edges

Notes: X: Don't care

1. Reserved bit in channel 0 or 1 (initial value is 0, and can only be read).
2. Writing 1 does not change the value; the previous value is retained.
3. Do not set in channels 3, 4, and 5.

18.3.6 Input Capture Register 2 (TCPR2)


TCPR2 is a 32-bit read-only register for use with the input capture function, provided on channel 2. The input capture function is controlled by means of the ICPE and CKEG bits. When input capture occurs, the TCNT2 value is copied into TCPR2. The value is set in TCPR2 only when the ICPF bit in TCR2 is 0.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

starts counting. When TCNT underflows, the UNF flag in TCR is set. If the UNIE bit in TCR is set to 1 at this time, an interrupt request is sent to the CPU. At the same time, the value in TCOR is loaded into TCNT, and the count-down continues (auto-reload function).

(1) Example of Count Operation Setting Procedure

Figure 18.2 shows an example of the count operation setting procedure.



(5) Set the initial value inTCNT.

(6) Set the STR bit to 1 in TSTR to start the count.

Note: When an interrupt is generated, clear the source flag in the interrupt handler.
If the interrupt enabled state is set without clearing the flag, another interrupt will be generated.

Figure 18.2 Example of Count Operation Setting Procedure



Figure 18.3 TCNT Auto-Reload Operation

(3) TCNT Count Timing

- Operating on internal clock

Any of five count clocks (Pck/4, Pck/16, Pck/64, Pck/256, or Pck/1024) scaled from peripheral clock can be selected as the count clock by means of the TPSC2 to TPSC4 bits of the TCR.

Figure 18.4 shows the timing in this case.




Figure 18.4 Count Timing when Operating on Internal Clock



Figure 18.5 Count Timing when Operating on External Clock

- Operating on on-chip RTC output clock
The on-chip RTC output clock can be selected as the timer clock by means of the TPSC0 bits in TCR.

Figure 18.6 shows the timing for both-edge detection.




Figure 18.6 Count Timing when Operating on on-chip RTC output Clock

When input capture occurs, the TCNT2 value is set in TCPR2 only when the ICPF bit is 0. A new DMAC transfer request is not generated until processing of the previous request is finished.

Figure 18.7 shows the operation timing when the input capture function is used (with TC edge detection).




Figure 18.7 Operation Timing when Using Input Capture Function

TCR2 are both set to 11.

The TMU interrupt sources are summarized in table 18.4.

Table 18.4 TMU Interrupt Sources

Channel	Interrupt Source	Description
0	TUNI0	Underflow interrupt 0
1	TUNI1	Underflow interrupt 1
2	TUNI2	Underflow interrupt 2
	TICPI2	Input capture interrupt 2
3	TUNI3	Underflow interrupt 3
4	TUNI4	Underflow interrupt 4
5	TUNI5	Underflow interrupt 5

18.6.2 Reading from TCNT

Reading from TCNT is performed synchronously with the timer count operation. Note that if the timer count operation is performed simultaneously with reading from a register, the synchronous processing causes the TCNT value before the count-down operation to be read as the TCNT value.

18.6.3 Reset RTC Frequency Divider Circuit

When selecting the output clock of the on-chip RTC for the count clock, reset the RTC frequency divider circuit.

18.6.4 External Clock Frequency

Ensure that the external clock (TCLK) input frequency for channels 0, 1 and 2 does not exceed $P_{ck}/4$.

- 32-bit free-running timer mode
Four channels free-running timer.
- Two channels of output compare or input capture (channel 0 and 1)
- 16-bit timer/counter mode
Four channels 16-bit timer
Two channels of output compare or input capture (channel 0 and 1)
Up-counter (channel 0 and 1)
Updown-counter (only channel 0)
Rotary switches operation supported
- Interrupt on capture, compare, and overflow
- Programmable timer clock
- Programmable pin/edge polarity (channel 0 and 1)




Figure 19.1 Block Diagram of CMT

19.3 Register Descriptions

Table 19.2 shows the CMT register configuration. Table 19.3 shows the register states in processing mode.

Table 19.2 Register Configuration

Ch.	Register Name	Abbreviation	R/W	P4 Address	Area 7 Address	Access Size
Common	Configuration register	CMTCFG	R/W	H'FFE3 0000	H'1FE3 0000	32
	Free-running timer	CMTFRT	R	H'FFE3 0004	H'1FE3 0004	32
	Control register	CMTCTL	R/W	H'FFE3 0008	H'1FE3 0008	32
	Interrupt status register	CMTIRQS	R/W	H'FFE3 000C	H'1FE3 000C	32
0	Channel 0 time register	CMTCH0T	R/W	H'FFE3 0010	H'1FE3 0010	32
	Channel 0 stop time register	CMTCH0ST	R/W	H'FFE3 0020	H'1FE3 0020	32
	Channel 0 timer/counter	CMTCH0C	R/W	H'FFE3 0030	H'1FE3 0030	32
1	Channel 1 time register	CMTCH1T	R/W	H'FFE3 0014	H'1FE3 0014	32
	Channel 1 stop time register	CMTCH1ST	R/W	H'FFE3 0024	H'1FE3 0024	32
	Channel 1 timer/counter	CMTCH1C	R/W	H'FFE3 0034	H'1FE3 0034	32
2	Channel 2 time register	CMTCH2T	R/W	H'FFE3 0018	H'1FE3 0018	32
	Channel 2 timer/counter	CMTCH2C	R/W	H'FFE3 0038	H'1FE3 0038	32
3	Channel 3 time register	CMTCH3T	R/W	H'FFE3 001C	H'1FE3 001C	32
	Channel 3 timer/counter	CMTCH3C	R/W	H'FFE3 003C	H'1FE3 003C	32

0	Channel 0 time register	CMTCH0T	H'0000 0000	H'0000 0000	Retained
	Channel 0 stop time register	CMTCH0ST	H'0000 0000	H'0000 0000	Retained
1	Channel 0 timer/counter	CMTCH0C	H'0000 0000	H'0000 0000	Retained
	Channel 1 time register	CMTCH1T	H'0000 0000	H'0000 0000	Retained
	Channel 1 stop time register	CMTCH1ST	H'0000 0000	H'0000 0000	Retained
2	Channel 1 timer/counter	CMTCH1C	H'0000 0000	H'0000 0000	Retained
	Channel 2 time register	CMTCH2T	H'0000 0000	H'0000 0000	Retained
3	Channel 2 timer/counter	CMTCH2C	H'0000 0000	H'0000 0000	Retained
	Channel 3 time register	CMTCH3T	H'0000 0000	H'0000 0000	Retained
	Channel 3 timer/counter	CMTCH3C	H'0000 0000	H'0000 0000	Retained

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	ED1		ED0		—	—	FRTM	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R	R	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 17	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
16	ROT0	0	R/W	Channel 0,1 Rotation Enable [Updown-counter mode (T01 = 11)] 0: Counting up by CMT_CTR0 signal, counting down by CMT_CTR1 signal 1: Rotary mode operation by CMT_CTR[1:0] signal (Then the settings of ED0 and ED1 are inverted) [Other than updown-counter mode] Clear this bit to 0.
15 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

input

[Output compare mode]

00: Setting prohibited*

01: High level is output from CMT_CTR1 pin during active period

10: Low level is output from CMT_CTR1 pin during active period

11: Setting prohibited*

9, 8	ED0	All 0	R/W	Channel 0 Pin Active Control
------	-----	-------	-----	------------------------------

[Input capture mode]

00: Setting prohibited*

01: Edge detection on rising edge of CMT_CTR0 input

10: Edge detection on falling edge of CMT_CTR0 input

11: Edge detection on either edge of CMT_CTR0 input

[Output compare mode]

00: Setting prohibited *

01: High level is output from CMT_CTR0 pin during active period

10: Low level is output from CMT_CTR0 pin during active period

11: Setting prohibited*

1: 32-bit free-running timer (FRT) mode
When setting to 1, clear the T01 bit to 00.

4 to 2	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
1, 0	T01	All 0	R/W	Timer 0,1 Configuration Specifies the channel 0 and channel 1 operation. Clear to 00 in 32-bit free-running timer mode (FRT mode 1). 00: Timers 0 and 1 01: Up-counter 0 and timer 1 10: Up-counters 0 and 1 11: Updown-counter 0

Note: * When these channels be used, be sure to set up values other than setting pro

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	FRT	All 0	R	Free-Running Timer These bits indicate the current value of the free-running timer (FRT).

19.3.3 Control Register (CMTCTL)

CMTCTL is a 32-bit readable/writable register that controls interrupts, makes settings for clocks, and selects the operating mode.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	TE3	TE2	TE1	TE0	IOE3	IOE2	IOE1	IOE0	ICE3	ICE2	ICE1	ICE0	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	CC3	CC2	CC1	CC0	—	—	SL1	SL0	OP3	OP2	OP1	OP0	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W

27	IOE3	0	R/W	Channel 3 to 0 Interrupt Overflow Enable
26	IOE2	0	R/W	These bits enable an interrupt to be generated when the relevant IO _n bit is set in CMTIRQS register.
25	IOE1	0	R/W	
24	IOE0	0	R/W	0: Interrupt generation disabled 1: Interrupt generation enabled n = 3 to 0
23	ICE3	0	R/W	Channel 3 to 0 Interrupt Compare Enable
22	ICE2	0	R/W	These bits enable an interrupt to be generated when the relevant IC _n bit is set in the CMTIRQS register.
21	ICE1	0	R/W	
20	ICE0	0	R/W	0: Interrupt generation disabled 1: Interrupt generation enabled n = 3 to 0
19	—	All 0	R	Reserved
18				These bits are always read as 0. The write value always be 0.
17	IEE1	0	R/W	Channel 1 to 0 Interrupt Edge Enable
16	IEE0	0	R/W	These bits enable an interrupt to be generated when the relevant IE _n bit is set in CMTIRQS register. 0: Interrupt generation disabled 1: Interrupt generation enabled When a channel is in output compare mode, the corresponding IEE _n has to be set to 0. n = 1, 0

13, 12	CC2	All 0	R/W	<p>Timer Clock Control Channel 2</p> <p>These bits specify the clock input for the 16-bit timer/counter in channel 2.*</p> <p>00: Clock for timer 2 is 1/32 of peripheral clock</p> <p>01: Clock for timer 2 is 1/128 of peripheral clock</p> <p>10: Clock for timer 2 is 1/512 of peripheral clock</p> <p>11: Clock for timer 2 is 1/1024 of peripheral clock</p> <p>The clock which divided from the peripheral clock is the timer/counter resolution.</p>
11, 10	CC1	All 0	R/W	<p>Timer Clock Control Channel 1</p> <p>These bits specify the clock input for the 16-bit timer/counter in channel 1.*</p> <p>00: Clock for timer 1 is 1/32 of peripheral clock</p> <p>01: Clock for timer 1 is 1/128 of peripheral clock</p> <p>10: Clock for timer 1 is 1/512 of peripheral clock</p> <p>11: Clock for timer 1 is 1/1024 of peripheral clock</p> <p>Set the same value as the CC0 bit when using input capture mode.</p> <p>Set the same value as the CC0 bit when using input capture mode.</p> <p>The clock which divided from the peripheral clock is the timer/counter resolution.</p>

11: Clock for FRT and timer 0 is 1/1024 of peripheral clock (Pck)

The clock which divided from the peripheral clock is the timer/counter resolution.

7, 6	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
5	SI1	0	R/W	Channel 1 to 0 Stop Ignore
4	SI0	0	R/W	For the channel n, these bits determine whether the output compare mode with 32-bit free-running mode, the output remains active for half the maximum time or until the stop value is reached. 0: Output remains active until the channel n stop value is reached 1: Output remains active for half the total time n = 0, 1
3	OP3	0	R/W	Channel 3 to 0 Operation
2	OP2	0	R/W	For the channel n, if in timer mode, these bits determine whether the timer is used in output compare or capture mode.
1	OP1	0	R/W	Set 1 to the corresponding bit when using channel n as the timer.
0	OP0	0	R/W	0: Input capture mode (can be set in channel 0) 1: Output compare mode When a channel is in output compare mode, the corresponding IEE _n bits has to be set to 0. n = 3 to 0

Note: * The source clock is the peripheral clock (Pck). The clock which divided from the peripheral clock is the timer/counter resolution of the channel.

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
11	IO3	0	R/W	Channel 3 to 0 Interrupt Overflow
10	IO2	0	R/W	A bit for each channel indicates if the up-counter or down-counters have wrapped i.e. overflowed from H'FFFF to H'0000 or underflowed from H'0000 to H'FFFF.
9	IO1	0	R/W	
8	IO0	0	R/W	0: The counter is not overflowed or underflowed 1: The counter is overflowed or underflowed
7	IC3	0	R/W	Channel 3 to 0 Interrupt Compare
6	IC2	0	R/W	A bit for each channel indicates whether in time the free-running timer has become equal to the channel value.
5	IC1	0	R/W	
4	IC0	0	R/W	0: Timer has not become equal to the channel value 1: Timer has become equal to the channel value
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	IE1	0	R/W	Channel 1 to 0 Interrupt Edge
0	IE0	0	R/W	A bit for each channel indicates whether an edge will cause an action (active edge) has been detected. 0: Channel 1 to 0 has not received an active edge 1: Channel 1 to 0 has received an active edge

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	Channel n time													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: n = 3 to 0

19.3.6 Channels 0 to 1 Stop Time Registers (CMTCH0ST to CMTCH1ST)

In output compare mode, these registers specify the value to be compared with the free-running timer. When clearing the STCn bit in CMTCTL, the output state that specifies by CMTCHnT is inverted when CMTFRT value is reached to the setting value of CMTCHnT.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	Channel n stop time													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	Channel n stop time													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SH R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: n = 1 to 0

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W



19.4.1 Edge Detection

The timers and counters are based on edge detection on the input pins. An active edge can be selectable by setting CMTCFG to be a rising edge, falling edge, or both edges. In addition, edge detection logic can operate in rotary switch operation where the combination of two channels indicates whether the switch has been turned right or left and the updown counter is incremented or decremented. The edge detection input can either work independently for the timers or counters or can work as pairs to indicate up and down to the updown-counters.

In order for an edge to be detected, the input pulse to the CMT_CTR pin must last for at least two cycles of the clock divided from the peripheral clock (Pck) for that channel, as shown in Figure 19.2.




Figure 19.2 Edge Detection (example of rising edge)




Figure 19.3 32-Bit Timer Mode: Input Capture (channel 1 and channel 0)




Figure 19.4 32-bit Timer mode: Input Capture Operation Timing

15 to 10	All 0
9, 8	Arbitrary value (clock setting of FRT)
7 to 2	All 0
1, 0	All 0 (input capture mode setting of all channel)

19.4.3 32-Bit Timer: Output Compare

When the value of the CMTFRT matches value of CMTCHnT plus 1 while the timer CMT is operating, the CMT_CTR output state becomes equal to the setting of the ED1 and ED0 in CMTCFG. Then the ICn flag in CMTIRQS is set to 1 and the interrupt is generated when the ICEn bit in CMTCTL is set to 1.

The CMT_CTR output is being asserted until the value of CMTFRT matches CMTCHnT plus CMTCHnT plus H'8000 0001 while the timer CMTFRT is operating.

The CMT_CTR pin can be set to not active state by setting the STCn bit in CMTCTL.

Note that channels 2 and 3 do not have the output pin, use as the interval timer to generate interrupt with regular period.




Figure 19.5 CMT_CTRn Assert Timing (channel 0 and 1)




Figure 19.6 32-Bit Timer Mode: Output Compare (channel 1 and channel 0)

Figure 19.7 32-bit Timer Mode: Output Compare Operation Timing (Example output in Active and Not Active by CMTCHnST)




Figure 19.8 32-bit Timer Mode: Output Compare Operation Timing (Example output in Active and Not Active by CMTFRT)

19 to 10	All 0
9, 8	Arbitrary value (clock setting of FRT)
7, 6	All 0
5, 4	Arbitrary value (active state setting of each channel)
3 to 0	All 1 (out put compare mode setting of all channels)

CMTCL is cleared to 0 or an input capture occurs.




Figure 19.9 16-Bit Timer Mode: Input Capture (channel 1 and channel 0)

Table 19.6 16-bit Timer Mode: Example of Input Capture Setting

Register	Bit	Settings
CMTCFG	31 t o 12	All 0
	11 to 8	Arbitrary value (pin setting of each channel)
	7, 6	All 0
	5	0 (16-bit timer/counter)
	4 to 0	All 0 (16-bit timer mode setting of all channels)
CMTCTL	31, 30	All 0
	29, 28	All 1 (counter enable of all channels)
	27, 26	All 0
	25, 24	Arbitrary value (overflow interrupt setting of each channel)
	23 to 18	All 0
	17, 16	Arbitrary value (edge interrupt setting of each channel)
	15 t o 10	Same clock setting with channel 0
	9, 8	Arbitrary value (clock setting of channel 0)
	7 to 2	All 0
	1, 0	All 0 (input capture mode setting of all channels)

The 16-bit timer CMTCHnC (n = 3 to 0) is initialized to H'0000 when the TEn (n = 1, 0) CMTCL is cleared to 0 or a compare match occurs.

Note that channels 2 and 3 do not have the output pin, use as the interval timer to generate interrupt with regular period.




Figure 19.11 16-Bit Timer Mode: Output Compare
(CMT_CTR pins are available for channel 1 and channel 0)

Table 19.7 16-bit Timer Mode: Example of Output Compare Setting

Register	Bit	Settings
CMTCFG	31 to 16	All 0
	15 to 8	All 0
	7, 6	All 0
	5	0 (16-bit timer/counter)
	4 to 0	All 0 (16-bit timer mode setting of all channels)
CMTCTL	31 to 28	All 1 (counter enable of all channels)
	27 to 24	Arbitrary value (overflow interrupt setting of each channel)
	23 to 20	Arbitrary value (compare interrupt setting of each channel)
	19 to 16	All 0
	15 to 8	Arbitrary value (clock setting of each channel)
	7 to 4	All 0
	3 to 0	All 1 (output compare mode setting of all channels)

is cleared to 0 or an input capture occurs.




Figure 19.13 Up-Counter Mode (channel 1 and channel 0)




Figure 19.14 Up-counter Mode Operation Timing

29, 28	All 1 (counter enable of all channels)
27, 26	All 0
25, 24	Arbitrary value (overflow interrupt setting of each channel)
23 to 18	All 0
17, 16	Arbitrary value (edge interrupt setting of each channel)
15 to 12	All 0
11 to 8	Arbitrary value (clock setting of each channel)
7 to 0	All 0

And the counter CMTCH0C overflowed or underflowed, the IO0 flag in CMTIRQS is set to 1. The interrupt is generated when the IOE0 bit in CMTCTL is set to 1.

The counter CMTCH0C is initialized to H'0000 when the TE0 bit in CMTCL is cleared.




Figure 19.15 Updown-Counter Mode (only channel 0)




Figure 19.16 Updown-Counter Mode: Countdown Operation Timing (only channel 0)

28	1 (counter enable of channel 0)
27 to 25	All 0
24	Arbitrary value (overflow interrupt setting of channel 0)
23 to 18	All 0
17, 16	Arbitrary value (edge interrupt setting of each channel)
15 to 10	All 0
9, 8	Arbitrary value (clock setting of channel 0)
7 to 0	All 0




Figure 19.17 Rotary Switch Operation Count-Up Timing




Figure 19.18 Rotary Switch Operation Count-Down Timing

28	1 (counter enable of channel 0)
27 to 25	All 0
24	Arbitrary value (overflow interrupt setting of channel 0)
23 to 18	All 0
17, 16	Arbitrary value (edge interrupt setting of each channel)
15 to 10	All 0
9, 8	Arbitrary value (clock setting of channel 0)
7 to 0	All 0

19.4.9 Interrupts

The CMT has three interrupt sources: the overflow, compare and edge. However, only one interrupt request is assigned for the CMT, it cannot be identified by the request.

Table 19.11 CMT Interrupt Setting

Operation Mode		Interrupt source		
		Overflow	Compare	Edge
32-bit timer	Input capture	Not available	Not available	Available
	Output compare	Not available	Available	Not available
16-bit timer	Input capture	Available	Not Available	Available
	Output compare	Available	Available	Not available
Counter	Up-counter	Available	Not Available	Available
	Updown-counter	Available	Not Available	Available

Counts seconds, minutes, hours, day-of-week, days, months, and years.

- 1 to 64 Hz timer (binary display)

The 64 Hz counter register indicates a state of 64 Hz to 1 Hz within the RTC frequency.

- Start/stop function
- 30-second adjustment function
- Alarm interrupts

Comparison with second, minute, hour, day-of-week, day, month, or year can be selected to set the alarm interrupt condition.

- Periodic interrupts

An interrupt period of 1/256 second, 1/64 second, 1/16 second, 1/4 second, 1/2 second, 1 second, or 2 seconds can be selected.

- Carry interrupt

Carry interrupt function indicating a second counter carry, or a 64 Hz counter carry when the 64 Hz counter is read.

- Automatic leap year adjustment




Figure 20.1 Block Diagram of RTC

with TMU)

VDD-RTC	Dedicated RTC power supply	—	RTC oscillator power supply pin*
VSS-RTC	Dedicated RTC GND pin	—	RTC oscillator GND pin**2

- Notes:
1. This pin is multiplexed with the LBSC and GPIO pins.
 2. Power must be supplied to the RTC power supply pins even when the RTC is

Hour counter	RHRCNT	R/W	H'FFE8000C	H'1FE8000C	8
Day-of-week counter	RWKCNT	R/W	H'FFE80010	H'1FE80010	8
Day counter	RDAYCNT	R/W	H'FFE80014	H'1FE80014	8
Month counter	RMONCNT	R/W	H'FFE80018	H'1FE80018	8
Year counter	RYRCNT	R/W	H'FFE8001C	H'1FE8001C	16
Second alarm register	RSECAR	R/W	H'FFE80020	H'1FE80020	8
Minute alarm register	RMINAR	R/W	H'FFE80024	H'1FE80024	8
Hour alarm register	RHRAR	R/W	H'FFE80028	H'1FE80028	8
Day-of-week alarm register	RWKAR	R/W	H'FFE8002C	H'1FE8002C	8
Day alarm register	RDAYAR	R/W	H'FFE80030	H'1FE80030	8
Month alarm register	RMONAR	R/W	H'FFE80034	H'1FE80034	8
RTC control register 1	RCR1	R/W	H'FFE80038	H'1FE80038	8
RTC control register 2	RCR2	R/W	H'FFE8003C	H'1FE8003C	8
RTC control register 3	RCR3	R/W	H'FFE80050	H'1FE80050	8
Year alarm register	RYRAR	R/W	H'FFE80054	H'1FE80054	16

Month counter	RMONCNT	Undefined	Counts	Counts	C
Year counter	RYRCNT	Undefined	Counts	Counts	C
Second alarm register	RSECAR	Undefined* ¹	Initialized* ¹	Retained	F
Minute alarm register	RMINAR	Undefined* ¹	Initialized* ¹	Retained	F
Hour alarm register	RHRAR	Undefined* ¹	Initialized* ¹	Retained	F
Day-of-week alarm register	RWKAR	Undefined* ¹	Initialized* ¹	Retained	F
Day alarm register	RDAYAR	Undefined* ¹	Initialized* ¹	Retained	F
Month alarm register	RMONAR	Undefined* ¹	Initialized* ¹	Retained	F
RTC control register 1	RCR1	H'00* ³	Initialized	Initialized	F
RTC control register 2	RCR2	H'09* ⁴	Initialized	Initialized* ²	F
RTC control register 3	RCR3	H'00	Initialized	Retained	F
Year alarm register	RYRAR	Undefined	Retained	Retained	F

- Notes:
1. The ENB bit in each register is initialized.
 2. Bits other than the RTCEN bit and START bit are initialized.
 3. The value of the CF bit and AF bit is undefined.
 4. The value of the PEF bit is undefined.

divider is initialized and R64CNT is initialized to H'00.

R64CNT is not initialized by a power-on or manual reset.

Bit 7 is always read as 0 and cannot be modified.

Bit:	7	6	5	4	3	2	1	0
	—	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz
Initial value:	0	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R

20.3.2 Second Counter (RSECCNT)

RSECCNT is an 8-bit readable/writable register used as a counter for setting and counting BCD-coded second value in the RTC. It counts on the carry (transition of the R64CNT.11 from 1 to 0) generated once per second by the 64 Hz counter.

The setting range is decimal 00 to 59. The RTC will not operate normally if any other value is written. Write processing should be performed after stopping the count with the START bit in RCR by using the carry flag.

RSECCNT is not initialized by a power-on or manual reset.

Bit 7 is always read as 0. A write to this bit is invalid, but the write value should always be 0.

Bit:	7	6	5	4	3	2	1	0
	—	10-second units			1-second units			
Initial value:	0	—	—	—	—	—	—	—
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7 is always read as 0. A write to this bit is invalid, but the write value should always

Bit:	7	6	5	4	3	2	1	0
	—	10-minute units			1-minute units			
Initial value:	0	—	—	—	—	—	—	—
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.3.4 Hour Counter (RHRCNT)

RHRCNT is an 8-bit readable/writable register used as a counter for setting and counting the BCD-coded hour value in the RTC. It counts on the carry generated once per hour by the counter.

The setting range is decimal 00 to 23. The RTC will not operate normally if any other value is set. Write processing should be performed after stopping the count with the START bit in R_RTCR by using the carry flag.

RHRCNT is not initialized by a power-on or manual reset.

Bits 7 and 6 are always read as 0. A write to these bits is invalid, but the write value should be 0.

Bit:	7	6	5	4	3	2	1	0
	—	—	10-hour units		1-hour units			
Initial value:	0	0	—	—	—	—	—	—
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 to 3 are always read as 0. A write to these bits is invalid, but the write value should be 0.

Bit:	7	6	5	4	3	2	1	0
	—	—	—	—	—	Day-of-week code		
Initial value:	0	0	0	0	0	—	—	—
R/W:	R	R	R	R	R	R/W	R/W	R/W

Day-of-week code	0	1	2	3	4	5
Day of week	Sun	Mon	Tue	Wed	Thu	Fri

The setting range for RDAYCNT depends on the month and whether the year is a leap year. Care is required when making the setting. Taking the year counter (RYRCNT) value as the basis, leap year calculation is performed according to whether or not the value is divisible by 4 and 4.

Bits 7 and 6 are always read as 0. A write to these bits is invalid, but the write value should be 0.

Bit:	7	6	5	4	3	2	1	0
	—	—	10-day units		1-day units			
Initial value:	0	0	—	—	—	—	—	—
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bits 7 to 5 are always read as 0. A write to these bits is invalid, but the write value should be 0.

Bit:	7	6	5	4	3	2	1	0
	—	—	—	10-month unit	1-month units			
Initial value:	0	0	0	—	—	—	—	—
R/W:	R	R	R	R/W	R/W	R/W	R/W	R/W

20.3.8 Year Counter (RYRCNT)

RYRCNT is a 16-bit readable/writable register used as a counter for setting and counting BCD-coded year value in the RTC. It counts on the carry generated once per year by the counter.

The setting range is decimal 0000 to 9999. The RTC will not operate normally if any other is set. Write processing should be performed after stopping the count with the START bit RCR2, or by using the carry flag.

RYRCNT is not initialized by a power-on or manual reset.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1000-year units				100-year units				10-year units				1-year units	
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The ENB bit in RSECAR is initialized to 0 by a power-on reset. The other fields in RSECAR are not initialized by a power-on or manual reset.

Bit:	7	6	5	4	3	2	1	0
	ENB	10-second units			1-second units			
Initial value:	0	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

20.3.10 Minute Alarm Register (RMINAR)

RMINAR is an 8-bit readable/writable register used as an alarm register for the RTC's 60-minute value counter, RMINCNT. When the ENB bit is set to 1, the RMINAR value is compared with the RMINCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONTHAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values

The setting range is decimal 00 to 59 + ENB bit. The RTC will not operate normally if a value is set.

The ENB bit in RMINAR is initialized by a power-on reset. The other fields in RMINAR are initialized by a power-on or manual reset.

Bit:	7	6	5	4	3	2	1	0
	ENB	10-minute units			1-minute units			
Initial value:	0	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The ENB bit in RHRAR is initialized by a power-on reset. The other fields in RHRAR are initialized by a power-on or manual reset.

Bit 6 is always read as 0. A write to this bit is invalid, but the write value should always be 0.

Bit:	7	6	5	4	3	2	1	0
	ENB	—	10-hour units		1-hour units			
Initial value:	0	0	—	—	—	—	—	—
R/W:	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

20.3.12 Day-of-Week Alarm Register (RWKAR)

RWKAR is an 8-bit readable/writable register used as an alarm register for the RTC's BC day-of-week value counter, RWKCNT. When the ENB bit is set to 1, the RWKAR value is compared with the RWKCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAL, RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the respective values all match.

The setting range is decimal 0 to 6 + ENB bit. The RTC will not operate normally if any value is set.

The ENB bit in RWKAR is initialized by a power-on reset. The other fields in RWKAR are initialized by a power-on or manual reset.

20.3.13 Day Alarm Register (RDAYAR)

RDAYAR is an 8-bit readable/writable register used as an alarm register for the RTC's 12-bit encoded day value counter, RDAYCNT. When the ENB bit is set to 1, the RDAYAR value is compared with the RDAYCNT value. Comparison between the counter and the alarm register is performed for those registers among RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, and RMONAR in which the ENB bit is set to 1, and the RCR1 alarm flag is set when the register values all match.

The setting range is decimal 01 to 31 + ENB bit. The RTC will not operate normally if a value is set. The setting range for RDAYAR depends on the month and whether the year is a leap year, so care is required when making the setting.

The ENB bit in RDAYAR is initialized by a power-on reset. The other fields in RDAYAR are initialized by a power-on or manual reset.

Bit 6 is always read as 0. A write to this bit is invalid, but the write value should always

Bit:	7	6	5	4	3	2	1	0
	ENB	—	10-day units		1-day units			
Initial value:	0	0	—	—	—	—	—	—
R/W:	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W

The ENB bit in RMONAR is initialized by a power-on reset. The other fields in RMONAR are not initialized by a power-on or manual reset.

Bits 6 and 5 are always read as 0. A write to these bits is invalid, but the write value should be 0.

Bit:	7	6	5	4	3	2	1	0
	ENB	—	—	10-month unit	1-month units			
Initial value:	0	0	0	—	—	—	—	—
R/W:	R/W	R	R	R/W	R/W	R/W	R/W	R/W

20.3.15 Year-Alarm Register (RYRAR)

RYRAR is the alarm register for the RTC's BCD-coded year-value counter RYRCNT. When the YENB bit of RCR3 is set to 1, the RYRCNT value is compared with the RYRAR value. Comparison between the counter and the alarm register only takes place with the alarm registers (RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR and RMONAR) in which the YENB bits are set to 1. The alarm flag of RCR1 is only set to 1 when the respective values match.

The setting range of RYRAR is decimal 0000 to 9999, and normal operation is not obtained if a value beyond this range is set here.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1000 years				100 years				10 years				1 year	
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	CF	Undefined	R/W	<p>Carry Flag</p> <p>This flag is set to 1 on generation of a second counter carry, or a 64 Hz counter carry when the 64 Hz counter is read. The count register value read at this time is not guaranteed, and so the count register must be read again.</p> <p>0: No second counter carry, or 64 Hz counter carry when 64 Hz counter is read</p> <p>[Clearing condition]</p> <p>When 0 is written to CF</p> <p>1: Second counter carry, or 64 Hz counter carry when 64 Hz counter is read</p> <p>[Setting conditions]</p> <p>Generation of a second counter carry, or a 64 Hz counter carry when the 64 Hz counter is read</p> <p>When 1 is written to CF</p>
6 to 5	—	Undefined	R	<p>Reserved</p> <p>The initial value of these bits is undefined. A write to these bits is invalid, but the write value should be 0.</p>

alarm flag (AF) is set to 1.
 0: Alarm interrupt is not generated when AF flag is set to 1
 1: Alarm interrupt is generated when AF flag is set to 1

2	—	Undefined	R	Reserved	The initial value of these bits is undefined. A write to these bits is invalid, but the write value should be 0.
1	CRF	Undefined	R	Carry Ready Flag	<p>Indicates whether or not RSECCNT (second counter) is in the state of the carry ready period.</p> <p>This flag is set to 1 when the second counter value to be incremented after the 1 Hz bit in R64CNT (second counter) has changed from 1 to 0.</p> <p>However, writing to this bit is invalid, the write value should always be 0.</p> <p>0: Not carry ready period [Clearing condition] When RSECCNT is not in carry ready period</p> <p>1: Carry ready period [Setting condition] When RSECCNT is in carry ready period</p>

1: Alarm registers and counter values match*

[Setting condition]

When alarm registers in which the ENB bit is and counter values match*

Note: * Writing 1 does not change the value.

20.3.17 RTC Control Register 2 (RCR2)

RCR2 is an 8-bit readable/writable register used for periodic interrupt control, 30-second adjustment, and frequency divider RESET and RTC count control.

RCR2 is basically initialized to H'09 by a power-on reset, except that the value of the PEF bit is undefined. In a manual reset, bits other than RTCEN and START are initialized, while the value of the PEF bit is undefined. In standby mode RCR2 is not initialized, and retains its current value.

Bit:	7	6	5	4	3	2	1	0
	PEF	PES[2:0]			RTCEN	ADJ	RESET	START
Initial value:	—	0	0	0	1	0	0	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1: Interrupt is generated at interval specified by PES2–PES0

[Setting conditions]

Generation of interrupt at interval specified by PES2–PES0

When 1 is written to PEF

6 to 4	PES[2:0]	All 0	R/W	Periodic Interrupt Enable
				These bits specify the period for periodic interrupt generation.
				000: No periodic interrupt generation
				001: Periodic interrupt generated at 1/256-second intervals
				010: Periodic interrupt generated at 1/64-second intervals
				011: Periodic interrupt generated at 1/16-second intervals
				100: Periodic interrupt generated at 1/4-second intervals
				101: Periodic interrupt generated at 1/2-second intervals
				110: Periodic interrupt generated at 1-second intervals
				111: Periodic interrupt generated at 2-second intervals

3	RTCEN	1	R/W	Oscillator Enable
				Controls the operation of the RTC's crystal oscillator.
				0: RTC crystal oscillator is halted
				1: RTC crystal oscillator is operated

1	RESET	0	R/W	Reset
				<p>The frequency divider circuits are initialized by writing 1 to this bit. When 1 is written to the RESET bit, the frequency divider circuits (RTC prescaler and RTC counters) are reset and the RESET bit is automatically cleared to 0 (i.e. does not need to be written with 0).</p> <p>0: Normal clock operation</p> <p>1: Frequency divider circuits are reset</p>
0	START	1	R/W	Start Bit
				<p>Stops and restarts counter (clock) operation.</p> <p>0: Second, minute, hour, day, day-of-week, month, and year counters are stopped*</p> <p>1: Second, minute, hour, day, day-of-week, month, and year counters operate normally*</p> <p>Note: * The 64 Hz counter continues to operate normally even if stopped by means of the RTCEN bit.</p>

Bit:	7	6	5	4	3	2	1	0
	YENB	—	—	—	—	—	—	—
Initial value:	—	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R	R





Figure 20.2 Examples of Time Setting Procedures


The procedure for setting the time after stopping the clock is shown in figure 20.2 (a). The programming for this method is simple, and it is useful for setting all the counters, from second to year.

The procedure for setting the time while the clock is running is shown in figure 20.2 (b). This method is useful for modifying only certain counter values (for example, only the second or hour data). If a carry occurs during the write operation, the write data is automatically updated. If there will be an error in the set data. The carry flag should therefore be used to check the carry status. If the carry flag (RCR1.CF) is set to 1, the write must be repeated.

The interrupt function can also be used to determine the carry flag status.



(a) Reading time without using interrupts



(b) Reading time using interrupts

Note: * When H'59 is read out from the second counter register, that should be changed to H'00 and the read out value of the minute counter register should be added to 1 as a carry processing. The hour counter, day-of-week, day, month, and year counters may be necessary to do carry processing.

Figure 20.3 Examples of Time Reading Procedures




Figure 20.4 Example of Use of Alarm Function

An alarm can be generated by the second, minute, hour, day-of-week, day, month, or year or a combination of these. Write 1 to the ENB bit in the alarm registers involved in the alarm setting, and set the alarm time in the lower bits. Write 0 to the ENB bit in registers not involved in the alarm setting.

When the counter and the alarm time match, RCR1.AF is set to 1. Alarm detection can be confirmed by reading this bit, but normally an interrupt is used. If 1 has been written to RCR1.AIE, an alarm interrupt is generated in the event of alarm, enabling the alarm to be detected.

carry interrupt enable bit (CIE) is also set to 1.

20.6 Usage Notes

20.6.1 Register Initialization

After powering on and making the RCR1 register settings, reset the frequency divider (by RCR2.RESET to 1) and make initial settings for all the other registers.

20.6.2 Crystal Oscillator Circuit

Crystal oscillator circuit constants (recommended values) are shown in table 20.4, and the crystal oscillator circuit in figure 20.5.

Table 20.4 Crystal Oscillator Circuit Constants (Recommended Values)

f_{osc}	C_{in}	C_{out}
32.768 kHz	10–22 pF	10–22 pF

- Notes:
1. Select either the C_{in} or C_{out} side for the frequency adjustment variable capacitor according to requirements such as the adjustment range, degree of stability, etc.
 2. Built-in resistance value R_f (typ. value) = 10 M Ω , R_D (typ. value) = 400 k Ω
 3. C_{in} and C_{out} values include floating capacitance due to the wiring. Take care when using a solidearth.
 4. The crystal oscillation stabilization time depends on the mounted circuit constants, floating capacitance, and should be decided after consultation with the crystal resonator manufacturer.
 5. Place the crystal resonator and load capacitors C_{in} and C_{out} as close as possible to the chip.
(Correct oscillation may not be possible if there is externally induced noise in the EXTAL2 and XTAL2.)
 6. Ensure that the crystal resonator connection pin (EXTAL2 and XTAL2) wiring is routed as far away as possible from other power lines (except GND) and signal lines.
 7. Insert a noise filter in the RTC power supply.

Figure 20.5 Example of Crystal Oscillator Circuit Connection




Figure 20.6 Interrupt Request Signal Generation Timing of Complex Source

21.1 Features

The SCIF has the following features.

- Asynchronous serial communication mode

Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character. Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). There is a choice of 8 serial data transfer formats.

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even/odd/none
- Receive error detection: Parity, framing, and overrun errors
- Break detection: A break is detected when a framing error lasts for more than 1 frame length at Space 0 (low level). When a framing error occurs, a break can also be detected by reading the SCIFn_RXD (n = 0, 1) pin level directly from the serial port register (SCSPTR).

- Clocked synchronous serial communication mode

Serial data communication is synchronized with a clock. Serial data communication is carried out with other LSIs that have a synchronous communication function. There is a single serial data communication format.

- Data length: 8 bits
- Receive error detection: Overrun errors

There are four interrupt sources—transmit-FIFO-data-empty, break, receive-FIFO-data-empty, and receive-error—that can issue requests independently.

- The DMA controller (DMAC) can be activated to execute a data transfer by issuing a transfer request in the event of a transmit-FIFO-data-empty or receive-FIFO-data-empty.
- When not in use, the SCIF can be stopped by halting its clock supply to reduce power consumption.
- In asynchronous mode, modem control functions ($\overline{\text{RTS}}$ and $\overline{\text{CTS}}$) are provided.(only in channel 0)
- The amount of data in the transmit/receive FIFO registers, and the number of receive data in the receive FIFO register, can be ascertained.
- In asynchronous mode, a timeout error (DR) can be detected during reception.

Figure 21.1 shows a block diagram of the SCIF. Figures 21.2 to 21.6 show block diagrams of the I/O ports in SCIF. There are two channels in this LSI (channel n = 0, 1).




Figure 21.1 Block Diagram of SCIF




Figure 21.2 SCIF0_RTS Pin (Only in Channel 0)




Figure 21.3 SCIF0_CTS Pin (Only in Channel 0)




Figure 21.4 SCIFn_SCK Pin (n = 0, 1)




Figure 21.5 SCIFn_TXD Pin (n = 0, 1)

SCIF0_CTS	Channel 0 modem control pin	I/O	Transmission enable
SCIF0_RTS	Channel 0 modem control pin	I/O	Transmission request
SCIF1_SCK	Channel 1 serial clock pin	I/O	Clock input/output
SCIF1_RXD	Channel 1 receive data pin	Input	Receive data input
SCIF1_TXD	Channel 1 transmit data pin	Output	Transmit data output

Notes: These pins are made to function as serial pins by performing SCIF operation setting the C/ \bar{A} bit in SCSMR, the TE, RE, CKE1, and CKE0 bits in SCSCR, and the M \bar{S} bit in SCFCR. Break state transmission and detection can be set in SCSPTR of the SCIF. Channel 0 pins are multiplexed with the PCIC, HSPI, FLCTL, GPIO and mode control pins, and channel 1 pins are multiplexed with the MMCIF, GPIO and mode control pins.

	Serial control register 0	SCSCR0	R/W	H'FFE0 0008	H'1FE0 0008	16
	Transmit FIFO data register 0	SCFTDR0	W	H'FFE0 000C	H'1FE0 000C	8
	Serial status register 0	SCFSR0	R/W* ¹	H'FFE0 0010	H'1FE0 0010	16
	Receive FIFO data register 0	SCFRDR0	R	H'FFE0 0014	H'1FE0 0014	8
	FIFO control register 0	SCFCR0	R/W	H'FFE0 0018	H'1FE0 0018	16
	Transmit FIFO data count register 0	SCTFDR0	R	H'FFE0 001C	H'1FE0 001C	16
	Receive FIFO data count register 0	SCRFRDR0	R	H'FFE0 0020	H'1FE0 0020	16
	Serial port register 0	SCSPTR0	R/W	H'FFE0 0024	H'1FE0 0024	16
	Line status register 0	SCLSR0	R/W* ²	H'FFE0 0028	H'1FE0 0028	16
	Serial error register 0	SCRER0	R	H'FFE0 002C	H'1FE0 002C	16
1	Serial mode register 1	SCSMR1	R/W	H'FFE1 0000	H'1FE1 0000	16
	Bit rate register 1	SCBRR1	R/W	H'FFE1 0004	H'1FE1 0004	8
	Serial control register 1	SCSCR1	R/W	H'FFE1 0008	H'1FE1 0008	16
	Transmit FIFO data register 1	SCFTDR1	W	H'FFE1 000C	H'1FE1 000C	8
	Serial status register 1	SCFSR1	R/W* ¹	H'FFE1 0010	H'1FE1 0010	16
	Receive FIFO data register 1	SCFRDR1	R	H'FFE1 0014	H'1FE1 0014	8
	FIFO control register 1	SCFCR1	R/W	H'FFE1 0018	H'1FE1 0018	16
	Transmit FIFO data count register 1	SCTFDR1	R	H'FFE1 001C	H'1FE1 001C	16
	Receive FIFO data count register 1	SCRFRDR1	R	H'FFE1 0020	H'1FE1 0020	16
	Serial port register 1	SCSPTR1	R/W	H'FFE1 0024	H'1FE1 0024	16
	Line status register 1	SCLSR1	R/W* ²	H'FFE1 0028	H'1FE1 0028	16
	Serial error register 1	SCRER1	R	H'FFE1 002C	H'1FE1 002C	16


Notes: 1. To clear the flags, 0s can only be written to bits 7 to 4, 1, and 0.
2. To clear the flag, 0 can only be written to bit 0.

	Receive FIFO data register 0	SCRFDR0	Undefined	Undefined	Retained
	FIFO control register 0	SCFCR0	H'0000	H'0000	Retained
	Transmit FIFO data count register 0	SCTFDR0	H'0000	H'0000	Retained
	Receive FIFO data count register 0	SCRFDR0	H'0000	H'0000	Retained
	Serial port register 0	SCSPTR0	H'0000* ¹	H'0000* ¹	Retained
	Line status register 0	SCLSR0	H'0000	H'0000	Retained
	Serial error register 0	SCRER0	H'0000	H'0000	Retained
1	Serial mode register 1	SCSMR1	H'0000	H'0000	Retained
	Bit rate register 1	SCBRR1	H'FF	H'FF	Retained
	Serial control register 1	SCSCR1	H'0000	H'0000	Retained
	Transmit FIFO data register 1	SCFTDR1	Undefined	Undefined	Retained
	Serial status register 1	SCFSR1	H'0060	H'0060	Retained
	Receive FIFO data register 1	SCFRDR1	Undefined	Undefined	Retained
	FIFO control register 1	SCFCR1	H'0000	H'0000	Retained
	Transmit FIFO data count register 1	SCTFDR1	H'0000	H'0000	Retained
	Receive FIFO data count register 1	SCRFDR1	H'0000	H'0000	Retained
	Serial port register 1	SCSPTR1	H'0000* ²	H'0000* ²	Retained
	Line status register 1	SCLSR1	H'0000	H'0000	Retained
	Serial error register 1	SCRER1	H'0000	H'0000	Retained

Notes: 1. Bits 2 and 0 are undefined.

2. Bits 6, 4, 2, and 0 are undefined.

SCRSR cannot be directly read from and written to by the CPU.




21.3.2 Receive FIFO Data Register (SCFRDR)


SCFRDR is an 8-bit FIFO register of 64 stages that stores received serial data.

When the SCIF has received one byte of serial data, it transfers the received data from SCIF to SCFRDR where it is stored, and completes the receive operation. SCRSR is then enabled for reception, and consecutive receive operations can be performed until SCFRDR is full (64 bytes).

SCFRDR is a read-only register, and cannot be written to by the CPU.

If a read is performed when there is no receive data in SCFRDR, an undefined value will be returned. When SCFRDR is full of receive data, subsequent serial data is lost.






21.3.4 Transmit FIFO Data Register (SCFTDR)

SCFTDR is an 8-bit FIFO register of 64 stages that stores data for serial transmission.

If SCTSR is empty when transmit data has been written to SCFTDR, the SCIF transfers transmit data written in SCFTDR to SCTSR and starts serial transmission.

SCFTDR is a write-only register, and cannot be read by the CPU.

The next data cannot be written when SCFTDR is filled with 64 bytes of transmit data. Data written in this case is ignored.



Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
7	C/\bar{A}	0	R/W	Communication Mode Selects asynchronous mode or clocked synchronous mode as the SCIF operating mode. 0: Asynchronous mode 1: Clocked synchronous mode
6	CHR	0	R/W	Character Length Selects 7 or 8 bits as the asynchronous mode length. In clocked synchronous mode, the data length is fixed at 8 bits regardless of the CHR bit setting. In asynchronous mode, if 7-bit data is selected, the MSB (bit 7) of SCFT is not transmitted. 0: 8-bit data 1: 7-bit data

odd) specified by the O/E bit is added to the data to be transmitted before transmission. In reception, the parity bit is checked for parity (even or odd) specified by the

4	O/E	0	R/W	Parity Mode
---	-----	---	-----	-------------

Selects either even or odd parity for use in parity bit addition and checking. In asynchronous mode, the parity bit setting is only valid when the PE bit is set to enable parity bit addition and checking. In synchronous mode or when parity addition and checking is disabled in asynchronous mode, the parity bit setting is invalid.

0: Even parity
1: Odd parity

When even parity is set, parity bit addition is performed in transmission so that the total number of 1-bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1-bits in the receive character plus the parity bit is even.

When odd parity is set, parity bit addition is performed in transmission so that the total number of 1-bits in the transmit character plus the parity bit is odd. In reception, a check is performed to see if the total number of 1-bits in the receive character plus the parity bit is odd.

regardless of the STOP bit setting. If the second bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next transmit character.

- Note:
1. In transmission, a single 1-bit (stop bit) is added to the end of a transmit character before it is sent.
 2. In transmission, two 1-bits (stop bits) are added to the end of a transmit character before it is sent.

2	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator. The clock source can be selected between Pck, Pck/4, Pck/16, and Pck/64, according to the setting of bits CKS1 and CKS0. For details of the relationship between clock source, baud rate register settings, and baud rate, see section 21.3.8, Bit Rate Register n (SCBRR). 00: Pck clock 01: Pck/4 clock 10: Pck/16 clock 11: Pck/64 clock Note: Pck = Peripheral Clock

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
7	TIE	0	R/W	Transmit Interrupt Enable Enables or disables transmit-FIFO-data-empty (TXI) request generation when serial transmit data is transferred from SCFTDR to SCTSR, the number of data bytes in SCFTDR falls to or below the transmit trigger set number, and the TDFE flag in SCFSR is set to 1. TXI interrupt requests can be cleared using the following methods: Either by reading 1 from the TIE flag in SCFSR, writing transmit data exceeding the transmit trigger set number to SCFTDR and the TDFE flag in SCFSR to 1, or by clearing the TDFE flag in SCFSR to 0, or by clearing the TIE bit to 0. 0: Transmit-FIFO-data-empty interrupt (TXI) request generation disabled 1: Transmit-FIFO-data-empty interrupt (TXI) request generation enabled

(ERI) request disabled
1: Receive-data-full interrupt (RXI) request, receive-error interrupt (ERI) request, and break interrupt (BRI) request enabled

Note: An RXI interrupt request can be cleared by reading 1 from the RDF or DR flag in SCFDR, then clearing the flag to 0, or by clearing the RXIF bit to 0. ERI and BRI interrupt requests can be cleared by reading 1 from the ER, BRK, or ORER flag in SCFSR, then clearing the flag to 0, or by clearing the RIE and REIE bits to 0.

5	TE	0	R/W	Transmit Enable
---	----	---	-----	-----------------

Enables or disables the start of serial transmission on the SCIF.

Serial transmission is started when transmit data is written to SCFTDR while the TE bit is set to 1.

0: Transmission disabled
1: Transmission enabled*

Note: SCSMR and SCFCR settings must be made before transmission format decided, and the transmit FIFO reset, before the TE bit is set to 1.

states. Serial reception begins once the start
detected in these states.

0: Reception disabled

1: Reception enabled*

Note: * SCSMR and SCFCR settings must be
the reception format decided, and the
FIFO reset, before the RE bit is set to

3	REIE	0	R/W	Receive Error Interrupt Enable
				Enables or disables generation of receive-error interrupt (ERI) and break interrupt (BRI) requests. REIE bit setting is valid only when the RIE bit is set to 1. Receive-error interrupt (ERI) and break interrupt (BRI) requests requests can be cleared by reading 1 from the RIE bit, or by clearing BRK in SCFSR, or ORER flag in SCLSR, then the flag to 0, or by clearing the RIE and REIE bits. When REIE is set to 1, ERI and BRI interrupt requests will be generated will be generated even if RIE is cleared to 0. In the case of data transfer, this setting is made if the interrupt control register is set to to be notified of ERI and BRI interrupt requests. 0: Receive-error interrupt (ERI) and break interrupt (BRI) requests disabled 1: Receive-error interrupt (ERI) and break interrupt (BRI) requests enabled
2	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.

CKE0 bits must be set before determining the operating mode with SCSMR.

- Asynchronous mode

00: Internal clock/SCIF_SCK pin functions as output setting SCSPTR register

01: Internal clock/SCIF_SCK pin functions as output*¹

1x: External clock/SCIF_SCK pin functions as input*²

- Clocked synchronous mode

0x: Internal clock/SCIF_SCK pin functions as synchronization clock output

1x: External clock/SCIF_SCK pin functions as synchronization clock input

Notes: x: Don't care

1. Outputs a clock with a frequency 16 times the bit rate.

2. Inputs a clock with a frequency 16 times the bit rate.

	—	—	—	—	—	—	—	—	ER	TEND	TDFE	BRK	FER	PER
Initial value:	0	0	0	0	0	0	0	0	0	1	1	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W*	R/W*	R/W*	R/W*	R	R

Note: * Only 0 can be written, to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.

reception

[Clearing conditions]

- Power-on reset or manual reset
- When 0 is written to ER after reading ER = 1: A framing error or parity error occurred during reception

[Setting conditions]

- When the SCIF checks whether the stop bit at the end of the receive data is 1 when reception is complete and the stop bit is 0*
- When, in reception, the number of 1-bits in the receive data plus the parity bit does not match the parity setting (even or odd) specified by the SCSPR in SCSMR

Note: In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit is not checked.

6	TEND	1	R/W*	Transmit End
---	------	---	------	--------------

Indicates that transmission has been ended with valid data in SCFTDR after transmission of the last bit of the transmit character.

0: Transmission is in progress

[Clearing conditions]

- When transmit data is written to SCFTDR, and 0 is written to TEND after reading TEND = 1
- When data is written to SCFTDR by the DM

1: Transmission has been ended

[Setting conditions]

- Power-on reset or manual reset
- When the TE bit in SCSCR is 0
- When there is no transmit data in SCFTDR after transmission of the last bit of a 1-byte serial transmit character

[Clearing conditions]

- When transmit data exceeding the transmit trigger set number is written to SCFTDR after read, TDFE = 1, and 0 is written to TDFE
- When transmit data exceeding the transmit trigger set number is written to SCFTDR by the D

1: The number of transmit data bytes in SCFTDR (not exceed the transmit trigger set number value)

[Setting conditions]

- Power-on reset or manual reset
- When the number of SCFTDR transmit data falls to or below the transmit trigger set number, the result of a transmit operation*

Note: As SCFTDR is a 64-byte FIFO register, the maximum number of bytes that can be transmitted when TDFE = 1 is 64 - (transmit trigger set number). Data written in excess of this value is ignored.

SCFTFDR indicates the number of data bytes transmitted to SCFTDR.

[Setting condition]

- When data with a framing error is received, by the space "0" level (low level) for at least frame length

Note: When a break is detected, the receive data (H'00) following detection is not transferred to SCFRDR. When the break ends and the signal returns to mark "1", receive data transfer resumes.

3	FER	0	R	Framing Error
---	-----	---	---	---------------

In asynchronous mode, indicates whether or not a framing error has been found in the data that is read next from SCFRDR.

0: There is no framing error that is to be read from SCFRDR

[Clearing conditions]

- Power-on reset or manual reset
- When there is no framing error in the data that is to be read next from SCFRDR

1: There is a framing error that is to be read from SCFRDR

[Setting condition]

- When there is a framing error in the data that is to be read next from SCFRDR

When there is no parity error in the data that
be read next from SCFRDR

1: There is a parity error in the receive data that
read from SCFRDR

[Setting condition]

- When there is a parity error in the data that
read next from SCFRDR
-

- Power-on reset or manual reset
 - When SCFRDR is read until the number of receive data bytes in SCFRDR falls below the receive trigger set number after reading RDF = 1, a value is written to RDF
 - When SCFRDR is read by the DMAC until the number of receive data bytes in SCFRDR falls below the receive trigger set number
- 1: The number of receive data bytes in SCFRDR is equal to or greater than the receive trigger set number

[Setting condition]

- When SCFRDR contains at least the receive trigger set number of receive data bytes*

Note: SCFRDR is a 64-byte FIFO register. When RDF = 1, at least the receive trigger set number of receive data bytes can be read. If all the data in SCFRDR is read and another read is performed, the data value will be undefined. The number of receive data bytes in SCFRDR is indicated by RDF.

- Power-on reset or manual reset
- When all the receive data in SCFRDR has been read after reading DR = 1, and 0 is written to the flag
- When all the receive data in SCFRDR has been read by the DMAC

1: No further receive data has arrived

[Setting condition]

- When SCFRDR contains fewer than the receive data trigger set number of receive data bytes, and further data has arrived for at least 15 elementary time units (etu) after the stop bit of the last data received*

[Legend] etu: Elementary time unit (time for transmitting 1 bit)

Note: Equivalent to 1.5 frames with an 8-bit, 1-stop-bit format.

Note: * Only 0 can be written, to clear the flag.

$$N = \frac{Pck}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Clocked synchronous mode:

$$N = \frac{Pck}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

N: SCBRR setting for baud rate generator ($0 \leq N \leq 255$)

Pck: Peripheral module operating frequency (MHz)

n: 0 to 3

(See table 21.4 for the relation between n and the clock.)

Table 21.4 SCSMR Settings

n	Baud Rate Generator Input Clock	SCSMR Setting	
		CKS1	CKS0
0	Pck	0	0
1	Pck/4	0	1
2	Pck/16	1	0
3	Pck/64	1	1

The bit rate error in asynchronous mode is found from the following equation:

$$\text{Error (\%)} = \left\{ \frac{Pck \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Bit	Bit Name	Initial Value	R/W	Description
15 to 11	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
10	RSTRG2*	0	R/W	SCIF0_RTS Output Active Trigger
9	RSTRG1*	0	R/W	The $\overline{\text{SCIF0_RTS}}$ signal becomes high when the number of receive data stored in SCFRDR exceeds the trigger number shown below.
8	RSTRG0*	0	R/W	000:63 001:1 010:8 011:16 100:32 101:48 110:54 111:60

5	TTRG1	0	R/W	Transmit FIFO Data Number Trigger
4	TTRG0	0	R/W	These bits are used to set the number of remaining transmit data bytes that sets the TDFE flag in SCFTDR. The TDFE flag is set when the number of transmit bytes in SCFTDR is equal to or less than the number shown below. 00: 32 (32) 01: 16 (48) 10: 2 (62) 11: 0 (64) Note: Figures in parentheses are the number of bytes in SCFTDR when the flag is set.
3	MCE*	0	R/W	Modem Control Enable Enables the <u>SCIF0_CTS</u> and <u>SCIF0_RTS</u> modem control signals. Always set the MCE bit to 0 in asynchronous mode. 0: Modem signals disabled 1: Modem signals enabled Note: When the MCE bit is 0, <u>SCIF0_CTS</u> is fixed active-0 regardless of the input value, and <u>SCIF0_RTS</u> output is also fixed at 0.

0: Clear operation disabled

1: Clear operation enabled

Note: A reset operation is performed in the event of a power-on reset or manual reset.

0	LOOP	0	R/W	Loopback Test
---	------	---	-----	---------------

Internally connects the transmit output pin (SCIF0_TXD) and receive input pin (SCIF0_RXD), and the SCIF0_RTS pin and SCIF0_CTS pin (for channels 0 and 1) to enable enabling loopback testing.

0: Loopback test disabled
1: Loopback test enabled

Note: * Only channel 0. Reserved bit in channel 1.

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
6 to 0	T6 to T0	All 0	R	These bits show the number of untransmitted bytes in SCFTDR. A value of H'00 indicates that there is no transmit data, and a value of H'40 indicates that SCFTDR is full of transmit data.

Bit	Bit Name	Initial Value	R/W	Description
15 to 7	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
6 to 0	R6 to R0	All 0	R	These bits show the number of receive data bytes in the SCFRDR. A value of H'00 indicates that there is no receive data, and a value of H'40 indicates that the SCFRDR is full of receive data.

cycles before is read.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—	RTS IO*	RTS DT*	CTS IO*	CTS DT*	SCK IO	SCK DT	S	S
Initial value:	0	0	0	0	0	0	0	0	0	—	0	—	0	—	—	—
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Reserved bit in channel 1.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
7	RTSIO*	0	R/W	Serial Port $\overline{\text{SCIF0_RTS}}$ Port Input/Output Specifies the serial port $\overline{\text{SCIF0_RTS}}$ pin input/output condition. When actually setting the SCIF0_RTS a port output pin to output the value set by the bit, the MCE bit in SCFCR should be cleared to 0: 0: RTS DT bit value is not output to $\overline{\text{SCIF0_RTS}}$ 1: RTS DT bit value is output to $\overline{\text{SCIF0_RTS}}$ pin

5	CTSIO*	0	R/W	Serial Port SCIF0_CTS Port Input/Output Specifies the serial port $\overline{\text{SCIF0_CTS}}$ pin input/output condition. When actually setting the SCIF0_CTS pin to output the value set by the CTSIO bit, the MCE bit in SCFCR should be cleared to 0. 0: CTSIO bit value is not output to $\overline{\text{SCIF0_CTS}}$ pin 1: CTSIO bit value is output to $\overline{\text{SCIF0_CTS}}$ pin
4	CTSIO*	—	R/W	Serial Port $\overline{\text{SCIF0_CTS}}$ Port Data Specifies the serial port $\overline{\text{SCIF0_CTS}}$ pin input/output data. Input or output is specified by the CTSIO bit. In output mode, the CTSIO bit value is output to $\overline{\text{SCIF0_CTS}}$ pin. The $\overline{\text{SCIF0_CTS}}$ pin value is determined from the CTSIO bit regardless of the value of the CTSIO bit. The initial value of this bit after a power reset or manual reset is undefined. 0: Input/output data is low-level 1: Input/output data is high-level
3	SCKIO	0	R/W	Serial Port Clock Port Input/Output Specifies the serial port SCIF_SCK pin input/output condition. When actually setting the SCIF_SCK pin to output the value set by the SCKIO bit, the CKE1 and CKE0 bits in SCSCR should be cleared to 0. 0: SCKIO bit value is not output to SCIF_SCK pin 1: SCKIO bit value is output to SCIF_SCK pin

1	SPB2IO	0	R/W	<p>Serial Port Break Input/Output</p> <p>Specifies the serial port SCIF_TXD pin output data. When actually setting the SCIF_TXD pin as a output pin to output the value set by the SPB2IO bit, the TE bit in SCSCR should be cleared to 0.</p> <p>0: SPB2DT bit value is not output to the SCIF_TXD pin. 1: SPB2DT bit value is output to the SCIF_TXD pin.</p>
0	SPB2DT	—	R/W	<p>Serial Port Break Data</p> <p>Specifies the serial port SCIF_RXD pin input data and SCIF_TXD pin output data. The SCIF_TXD pin output condition is specified by the SPB2IO bit. When the SCIF_TXD pin is designated as an output, the value of the SPB2DT bit is output to the SCIF_TXD pin. The SCIF_RXD pin value is read from the SPB2DT bit regardless of the value of the SPB2IO bit. The value of this bit after a power-on reset or manual reset is undefined.</p> <p>0: Input/output data is low-level 1: Input/output data is high-level</p>

Note: * Only channel 0. Reserved bit in channel 1.

These bits are always read as 0. The write value should always be 0.

0	ORER	0	R/W*	<p>Overrun Error</p> <p>Indicates that an overrun error occurred during reception, causing abnormal termination.</p> <p>0: Reception in progress, or reception has ended normally</p> <p>[Clearing conditions]</p> <ul style="list-style-type: none">• Power-on reset or manual reset• When 0 is written to ORER after reading 0 <p>The ORER flag is not affected and retains its state when the RE bit in SCSCR is cleared to 0.</p> <p>1: An overrun error occurred during reception</p> <p>[Setting condition]</p> <ul style="list-style-type: none">• When the next serial reception is completed, SCFRDR receives 64-byte data (SCFRDR[63:0]). <p>The receive data prior to the overrun error is not received in SCFRDR, and the data received subsequently is discarded.</p> <p>Serial reception cannot be continued while the ORER flag is set to 1.</p>
---	------	---	------	--

Note: * Only 0 can be written, to clear the flag.

Bit	Bit Name	Value	R/W	Description
15, 14	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
13	PER5	0	R	Number of Parity Errors
12	PER4	0	R	These bits indicate the number of data bytes in which a parity error occurred in the receive data stored in SCFRDR.
11	PER3	0	R	
10	PER2	0	R	After the ER bit in SCFCSR is set, the value indicated by bits PER5 to PER0 is the number of data bytes in which a parity error occurred. If all 64 bytes of receive data in SCFRDR have parity errors, the value indicated by bits PER5 to PER0 is 0.
9	PER1	0	R	
8	PER0	0	R	
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
5	FER5	0	R	Number of Framing Errors
4	FER4	0	R	These bits indicate the number of data bytes in which a framing error occurred in the receive data stored in SCFRDR.
3	FER3	0	R	
2	FER2	0	R	After the ER bit in SCFCSR is set, the value indicated by bits FER5 to FER0 is the number of data bytes in which a framing error occurred. If all 64 bytes of receive data in SCFRDR have framing errors, the value indicated by bits FER5 to FER0 is 0.
1	FER1	0	R	
0	FER0	0	R	

overhead, and enabling fast and continuous communication to be performed.

$\overline{\text{SCIF0_RTS}}$ and $\overline{\text{SCIF0_CTS}}$ signals are also provided as modem control signals (chan

The serial transfer format is selected using SCSMR , as shown in table 21.4. The SCIF c
source is determined by the combination of the $\overline{\text{C/A}}$ bit in SCSMR and the CKE1 and C
in SCSCR , as shown in table 21.5.

Note: Since the operations are the same in each channel except for the modem control
channel number n ($n = 0, 1$) is omitted in the description below.

Asynchronous Mode:

- Data length: Choice of 7 or 8 bits
- LSB first for data transmission/reception
- Choice of parity addition and addition of 1 or 2 stop bits (the combination of these p
determines the transfer format and character length)
- Detection of framing errors, parity errors, receive-FIFO-data-full state, overrun error
data-ready state, and breaks, during reception
- Indication of the number of data bytes stored in the transmit and receive FIFO regist
- Choice of internal (peripheral clock: Pck) or external clock (SCIF_SCK input clock)
clock source

When internal clock is selected: The SCIF operates on the baud rate generator clock
output a clock with frequency of 16 times the bit rate from SCIF_SCK pin.

When external clock is selected: A clock with a frequency of 16 times the bit rate m
input (the on-chip baud rate generator is not used).

The on-chip baud rate generator is not used and the SCIF operates on the input clock.

Table 21.5 SCSMR Settings for Serial Transfer Format Selection

SCSMR Settings					SCIF Transfer Format		
Bit 7: C/ \bar{A}	Bit 6: CHR	Bit 5: PE	Bit 3: STOP	Mode	Data Length	Parity Bit	
0	0	0	0	Asynchronous mode	8-bit data	No	
			1				
		1	0				Yes
			1				
	1	0	0		7-bit data	No	
			1				
		1	0				Yes
			1				
1	x	x	x	Clocked synchronous mode	8-bit data	No	

Note: x: Don't care


	0	0	Clocked synchronous mode	internal	Outputs synchronization
		1			
1	0	0		External	Inputs synchronization
		1			

Figure 21.7 shows the general format for asynchronous serial communication.


In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCIF monitors the transmission line, and when it goes to the space state (low level) recognizes a start bit and starts serial communication.

One character in serial communication consists of a start bit (low level), followed by transmit/receive data (LSB-first; from the lowest bit), a parity bit (high or low level), and stop bits (high level).

In reception in asynchronous mode, the SCIF synchronizes with the fall of the start bit. Received data can be latched at the middle of each bit because the SCIF samples data at the eighth of the clock which has a frequency of 16 times the bit rate.



**Figure 21.7 Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, and Two Stop Bits)**



[Legend]


S : Start bit
 STOP : Stop bit
 P : Parity bit

(3) SCIF Initialization (Asynchronous Mode)

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in SCS then initialize the SCIF as described below.

When the operating mode or transfer format, etc., is changed, the TE and RE bits must be set to 0 before making the change using the following procedure.

1. When the TE bit is cleared to 0, SCTSR is initialized. Note that clearing the TE and RE bits to 0 does not change the contents of SCFSR, SCFTDR, or SCFRDR.
2. The TE bit should be cleared to 0 after all transmit data has been sent and the TEND bit in SCFSR has been set. TEND can also be cleared to 0 during transmission, but the data currently being transmitted will go to the mark state after the clearance. Before setting TE again to start a new transmission, the TFRST bit in SCFCR should first be set to 1 to reset SCFTDR.
3. When an external clock is used the clock should not be stopped during operation, in order to initialize, since operation will be unreliable in this case.



[4] Wait at least one bit interval, then set the TE bit or RE bit in SCSCR to 1. Also set the RIE, REIE, and TIE bits.
 Setting the TE and RE bits enables the SCIF_TXD and SCIF_RXD pins to be used. When transmitting, the SCIF will go to the mark state; when receiving, it will go to the idle state, waiting for a start bit.

Figure 21.8 Sample SCIF Initialization Flowchart





Figure 21.9 Sample Serial Transmission Flowchart

The serial transmit data is sent from the SCIF_TXD pin in the following order.

- (a) Start bit: One 0-bit is output.
 - (b) Transmit data: 8-bit or 7-bit data is output in LSB-first order.
 - (c) Parity bit: One parity bit (even or odd parity) is output. A format in which a parity output can also be selected.
 - (d) Stop bit(s): One or two 1-bits (stop bits) are output.
 - (e) Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and the transmission of the next frame is started.


If there is no transmit data after the stop bit is sent, the TEND flag in SCFSR is set to 1. After the stop bit is sent, and then the line goes to the mark state in which 1 is output from the SCIF_TXD pin.




**Figure 21.10 Sample SCIF Transmission Operation
(Example with 8-Bit Data, Parity, One Stop Bit)**

- When modem control is enabled, transmission can be stopped and restarted in accordance with the $\overline{\text{SCIF0_CTS}}$ input value. When $\overline{\text{SCIF0_CTS}}$ is set to 1 during transmission, the line transitions to the mark state after transmission of one frame. When $\overline{\text{SCIF0_CTS}}$ is set to 0, the next frame of transmit data is output starting from the start bit.

Figure 21.11 shows an example of the operation when modem control is used.



**Figure 21.11 Sample Operation Using Modem Control ($\overline{\text{SCIF0_CTS}}$)
(Only in Channel 0)**



then clear the DR, ER, BRK, and ORER flags to 0. In the case of a framing error, a break can also be detected by reading the value of the SCIF_RXD pin.

[2] SCIF status check and receive data read:
Read SCFSR and check that RDF = 1, then read the receive data in SCFRDR, read 1 from the RDF flag, and then clear the RDF flag to 0. The transition of the RDF flag from 0 to 1 can also be identified by an RXI interrupt.

[3] Serial reception continuation procedure:
To continue serial reception, read at least the receive trigger set number of receive data bytes from SCFRDR, read 1 from the RDF flag, then clear the RDF flag to 0. The number of receive data bytes in SCFRDR can be ascertained by reading from SCFRDR.

Figure 21.12 Sample Serial Reception Flowchart (1)




Figure 21.12 Sample Serial Reception Flowchart (2)

(c) Overrun error check: The SCIF checks that the ORER flag is 0, indicating that no overrun error has occurred.*

(d) Break check: The SCIF checks that the BRK flag is 0, indicating that the break signal is not set.*

If (b), (c), and (d) checks are passed, the receive data is stored in SCFRDR.

Note: * Reception continues even when a parity error or framing error occurs.

4. If the RIE bit in SCSCR is set to 1 when the RDF or DR flag changes to 1, a receive data-full interrupt (RXI) request is generated.

If the RIE bit or REIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive error interrupt (ERI) request is generated.


If the RIE bit or REIE bit in SCSCR is set to 1 when the BRK or ORER flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 21.13 shows an example of the operation for reception in asynchronous mode.

**Figure 21.13 Sample SCIF Receive Operation
(Example with 8-Bit Data, Parity, One Stop Bit)**

- When modem control is enabled, the $\overline{\text{SCIF0_RTS}}$ signal is output when SCFRDR is empty. When $\overline{\text{SCIF0_RTS}}$ is 0, reception is possible. When $\overline{\text{SCIF0_RTS}}$ is 1, this indicates that SCFRDR contains bytes of data equal to or more than the $\overline{\text{SCIF0_RTS}}$ output active trigger number. The $\overline{\text{SCIF0_RTS}}$ output active trigger value is specified by bits 10 to 8 in the control register (SCFCR). For details, see section 21.3.9, FIFO Control Register n (SCFCRn). In addition, $\overline{\text{SCIF0_RTS}}$ is also 1 when the RE bit in SCSCR is cleared to 0.

Figure 21.14 shows an example of the operation when modem control is used.



**Figure 21.14 Sample Operation Using Modem Control ($\overline{\text{SCIF0_RTS}}$)
(Only in Channel 0)**




Figure 21.15 Data Format in Clocked Synchronous Communication

In clocked synchronous serial communication, data on the communication line is output during the fall of the synchronization clock to the next fall. Data is guaranteed to be accurate at the fall of the synchronization clock.

In serial communication, each character is output starting with the LSB and ending with the MSB. After the MSB is output, the communication line remains in the state of the last data.

In clocked synchronous mode, the SCIF receives data in synchronization with the rise of the synchronization clock.

(1) Data Transfer Format

A fixed 8-bit data format is used. No parity bit can be added.

number of receive data bytes in the receive FIFO data register reaches the receive trigger

(3) SCIF Initialization (Clocked Synchronous Mode):

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in SCS then initialize the SCIF as described below.

When changing the operating mode or transfer format, etc., the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, SCTSR is initialized. Note that clearing the RE bit to 0 does not initialize the RDF, PER, ORER flag state or change the contents of SCFRDR.

Figure 21.16 shows a sample SCIF initialization flowchart.




Figure 21.16 Sample SCIF Initialization Flowchart




Figure 21.17 Sample Serial Transmission Flowchart

In serial transmission, the SCIF operates as described below.

1. When data is written into SCFTDR, the SCIF transfers the data from SCFTDR to SCIF and starts transmitting. Confirm that the TDFE flag in SCFSR is set to 1 before writing transmit data to SCFTDR. The number of data bytes that can be written is at least 64 (transmission buffer setting).

present, the data is transferred from SCF1DR to SC1SR, and then serial transmission starts. The next frame is started. If there is no transmit data, the TEND flag in SCFSR is set to 1. When the last bit is sent, and the transmit data pin (SCIF_TXD pin) retains the output state of the last bit.

4. After serial transmission ends, the SCIF_SCK pin is fixed high when the CKE1 bit in SCF1CR is 0.

Figure 21.18 shows an example of the operation for transmission in clocked synchronous mode.





Figure 21.18 Sample SCIF Transmission Operation in Clocked Synchronous Mode



[1] Receive error handling:
Read the ORER flag in SCLSR to identify any error, perform the appropriate error handling, then clear the ORER flag to 0. Transmission/reception cannot be resumed while the ORER flag is set to 1.

[2] SCIF status check and receive data read:
Read SCFSR and check that RDF = 1, then read the receive data in SCFRDR, and clear the RDF flag to 0. The transition of the RDF flag from 0 to 1 can also be identified by an RXI interrupt.

[3] Serial reception continuation procedure:
To continue serial reception, read at least the receive trigger set number of receive data bytes from SCFRDR, read 1 from the RDF flag, then clear the RDF flag to 0. The number of receive data bytes in SCFRDR can be ascertained by reading SCFRDR.

Figure 21.19 Sample Serial Reception Flowchart (1)

Figure 21.19 Sample Serial Reception Flowchart (2)

In serial reception, the SCIF operates as described below.

1. The SCIF is initialized internally in synchronization with the input or output of the synchronization clock.
2. The received data is stored in SCRSR in LSB-to-MSB order.
After receiving the data, the SCIF checks whether the receive data can be transferred from SCRSR to SCFRDR. If this check is passed, the receive data is stored in SCFRDR. If an overrun error is detected in the error check, reception cannot continue.
3. If the RIE bit in SCSCR is set to 1 when the RDF flag changes to 1, a receive-FIFO-interrupt (RXI) request is generated.
If the RIE bit in SCSCR is set to 1 when the ORER flag changes to 1, a break interrupt request is generated.

Figure 21.20 shows an example of the operation for reception in clocked synchronous mode.

Figure 21.20 Sample SCIF Reception Operation in Clocked Synchronous M




Figure 21.21 Sample Simultaneous Serial Transmission and Reception Flow

interrupt request and a transmit-FIFO-data-empty request for DMA transfer are generated. If the TDFE flag is set to 1 when a TXI interrupt is disabled by the TIE bit, only a transmit-FIFO-data-empty request for DMA transfer is generated. A transmit-FIFO-data-empty request can act as a request for the DMAC to perform data transfer.

If the RDF or DR flag in SCFSR is set to 1 when an RXI interrupt is enabled by the RIE bit, an RXI interrupt request and a receive-FIFO-data-full request for DMA transfer are generated. If the RDF or DR flag is set to 1 when an RXI interrupt is disabled by the RIE bit, only a receive-FIFO-data-full request for DMA transfer is generated. A receive-FIFO-data-full request can act as a request for the DMAC to perform data transfer. Note that generation of an RXI interrupt request or a receive-FIFO-data-full request by setting the DR flag to 1 occurs only in asynchronous mode.

When the BRK flag in SCFSR or the ORER flag in SCLSR is set to 1, a BRI interrupt request is generated. If transmission/reception is carried out using the DMAC, set and enable the DMAC before making the SCIF settings. Also make settings to inhibit output of RXI and TXI interrupt requests to the interrupt controller. If output of interrupt requests is enabled, these interrupt requests to the interrupt controller can be cleared by the DMAC regardless of the interrupt request.

By setting the REIE bit to 1 while the RIE bit is cleared to 0 in SCSCR, it is possible to output ERI interrupt requests, but not RXI interrupt requests.

Note: * An RXI interrupt by setting of the DR flag is available only in asynchronous m

However, if the number of data bytes written in SCFTDR is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again, even after being read as 1 and cleared. TDFE clearing should therefore be carried out when SCFTDR contains more than the transmit trigger number of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from SCTFDR.

(2) SCFRDR Reading and the RDF Flag

The RDF flag in SCFSR is set when the number of receive data bytes in SCFRDR has become equal to or greater than the receive trigger number set by bits RTRG1 and RTRG0 in SCFDR. After RDF is set, receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes read in SCFRDR is equal to or greater than the trigger number, the RDF flag will be set to 1 again even if it is cleared to 0. After the receive data is read, clear the RDF flag readout to 0 in order to reduce the number of data bytes in SCFRDR to less than the trigger number.

The number of receive data bytes in SCFRDR can be found from SCRFDR.

(3) Break Detection and Processing

If a framing error (FER) is detected, break signals can also be detected by reading the SCIF pin value directly. In the break state the input from the SCIF_RXD pin consists of all 0s, the FER flag is set and the parity error flag (PER) may also be set.

Although the SCIF stops transferring receive data to SCFRDR after receiving a break, the operation continues.

to 1), and then clear the 1E bit to 0 (making transmitter). When the 1E bit is cleared, the transmitter is initialized, regardless of the current transmission state, and 0 is output from SCIF_TXD pin.

(5) Receive Data Sampling Timing and Receive Margin in Asynchronous Mode

In asynchronous mode, the SCIF operates on a base clock with a frequency of 16 times the baud rate.

In reception, the SCIF synchronizes internally with the fall of the start bit, which it samples on the eighth base clock. Receive data is latched at the rising edge of the eighth base clock pulse.

The timing is shown in figure 21.22.




Figure 21.22 Receive Data Sampling Timing in Asynchronous Mode

F: Absolute value of clock rate deviation

From equation (1), if $F = 0$ and $D = 0.5$, the reception margin is 46.875%, as given by for

When $D = 0.5$ and $F = 0$:

$$M = (0.5 - 1 / (2 \times 16)) \times 100\% = 46.875\% \dots\dots\dots (2)$$

However, this is a theoretical value. A reasonable margin to allow in system designs is 20-30%.

(6) When Using DMAC to Update SCFTDR in External Clock Synchronizing

When using an external clock as the synchronization clock, after SCFTDR is updated by DMAC, an external clock should be input after at least five peripheral clock (Pck) cycles. malfunction may occur when the transfer clock is input within four cycles after updating (see figure 21.23).




Figure 21.23 Example of Synchronization Clock Transfer by DMAC

Supports a maximum of 48-kHz sampling rate

Synchronization by either frame synchronization pulse or left/right channel switch

Supports CODEC control data interface

Connectable to linear, audio, or A-Law or μ -Law CODEC chip

Supports both master and slave modes

- Serial clock

An external pin input or internal clock (Pck) can be selected as the clock source.

- Interrupts: One type

- DMA transfer

Supports DMA transfer by a transfer request for transmission and reception




Figure 22.1 Block Diagram of SIOF

synchronous
signal

(common to transmission/rece

SIOF_TXD	Transmit data	Output	Transmit data pin
SIOF_RXD	Receive data	Input	Receive data pin

Note: These pins are multiplexed with HAC, SSI and GPIO pins.

Transmit data assign register	SITDAR	R/W	H'FFE2 0004	H'1FE2 0004	16
Receive data assign register	SIRDAR	R/W	H'FFE2 0006	H'1FE2 0006	16
Control data assign register	SICDAR	R/W	H'FFE2 0008	H'1FE2 0008	16
Control register	SICTR	R/W	H'FFE2 000C	H'1FE2 000C	16
FIFO control register	SIFCTR	R/W	H'FFE2 0010	H'1FE2 0010	16
Status register	SISTR	R/W	H'FFE2 0014	H'1FE2 0014	16
Interrupt enable register	SIIER	R/W	H'FFE2 0016	H'1FE2 0016	16
Transmit data register	SITDR	W	H'FFE2 0020	H'1FE2 0020	32
Receive data register	SIRDR	R	H'FFE2 0024	H'1FE2 0024	32
Transmit control data register	SITCR	R/W	H'FFE2 0028	H'1FE2 0028	32
Receive control data register	SIRCR	R/W	H'FFE2 002C	H'1FE2 002C	32

Control data assign register	SICDAR	H'0000	H'0000	Retained
Control register	SICTR	H'0000	H'0000	Retained
FIFO control register	SIFCTR	H'1000	H'1000	Retained
Status register	SISTR	H'0000	H'0000	Retained
Interrupt enable register	SIER	H'0000	H'0000	Retained
Transmit data register	SITDR	H'xxxx xxxx	H'xxxx xxxx	Retained
Receive data register	SIRDR	H'xxxx xxxx	H'xxxx xxxx	Retained
Transmit control data register	SITCR	H'0000 0000	H'0000 0000	Retained
Receive control data register	SIRCR	H'xxxx xxxx	H'xxxx xxxx	Retained

[Legend] x: Undefined

15, 14	TRMD[1:0]	10	R/W	Transfer Mode 1, 0 Select transfer mode as shown in table 22.4. 00: Slave mode 1 01: Slave mode 2 10: Master mode 1 11: Master mode 2
13	SYNCAT	0	R/W	SIOF_SYNC Pin Valid Timing Indicates the position of the SIOF_SYNC signal output as a synchronization pulse. 0: At the start-bit data of frame 1: At the last-bit data of slot
12	REDG	0	R/W	Receive Data Sampling Edge 0: The SIOF_RXD signal is sampled at the falling edge of SIOF_SCK 1: The SIOF_RXD signal is sampled at the rising edge of SIOF_SCK Note: The timing to transmit the SIOF_TXD signal is the opposite edge of the timing that samples the SIOF_RXD. This bit is valid only in master mode.
11 to 8	FL[3:0]	0000	R/W	Frame Length 3 to 0 Specify the frame length and transfer data format details, refer to table 22.7.

SIRCR receives the control data.				
5	SYNCAC	0	R/W	<p>SIOF_SYNC Pin Polarity</p> <p>Valid when the SIOF_SYNC signal is output a synchronous pulse.</p> <p>0: Active-high</p> <p>1: Active-low</p>
4	SYNCDL	0	R/W	<p>Data Pin Bit Delay for SIOF_SYNC Pin</p> <p>Valid when the SIOF_SYNC signal is output a synchronous pulse. Only one-bit delay is valid transmission in slave mode.</p> <p>0: No bit delay</p> <p>1: 1-bit delay</p>
3 to 0	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>

22.3.2 Clock Select Register (SISCR)

SISCR is a 16-bit readable/writable register that sets the serial clock generation condition master clock. SISCR can be specified when the bits TRMD[1:0] in SIMDR are specified or B'11.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	MSSEL	MSIMM	—	BRPS[4:0]				—	—	—	—	—	—	BRD
Initial value:	1	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	MSSEL	1	R/W	Master Clock Source Selection The master clock is the clock source input to the baud rate generator (prescaler). 0: Uses the input clock signal of the SIOF_MCR as the master clock 1: Uses peripheral clock (Pck) as the master clock
14	MSIMM	1	R/W	Master Clock Direct Selection 0: Uses the output clock of the baud rate generator as the serial clock 1: Uses the master clock itself as the serial clock
13	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

Baud rate generator's Division Ratio Setting
Set the frequency division ratio for the output
the baud rate generator.

000: Prescalar output $\times 1/2$

001: Prescalar output $\times 1/4$

010: Prescalar output $\times 1/8$

011: Prescalar output $\times 1/16$

100: Prescalar output $\times 1/32$

101: Setting prohibited

110: Setting prohibited

111: Prescalar output $\times 1/1$

- Setting 111 is valid only when the bits BRPS are set to 00001.

The frequency division ratio of the baud rate generator is finally determined by the value of BRPS by BRDV (maximum 1/1024).

15	SCKE	0	R/W	<p>Serial Clock Output Enable</p> <p>This bit is valid in master mode.</p> <p>0: Disables the SIOF_SCK output (outputs 0)</p> <p>1: Enables the SIOF_SCK output</p> <p>If this bit is set to 1, the SIOF initializes the baud rate generator and initiates the operation. At the same time, the SIOF outputs the clock generated by the baud rate generator to the SIOF_SCK pin.</p>
14	FSE	0	R/W	<p>Frame Synchronous Signal Output Enable</p> <p>This bit is valid in master mode.</p> <p>0: Disables the SIOF_SYNC output (outputs 0)</p> <p>1: Enables the SIOF_SYNC output</p> <p>If this bit is set to 1, the SIOF initializes the frame counter and initiates the operation.</p>
13 to 10	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>

transmit data is stored in the transmit FIFO.

transmission of data from the SIOF_TXD pin.

This bit is initialized upon a transmit reset.

8	RXE	0	R/W	Receive Enable
---	-----	---	-----	----------------

0: Disables data reception from SIOF_RXD
1: Enables data reception from SIOF_RXD

- This bit setting becomes valid at the start of a receive frame (at the rising edge of the SIOF_SYNC pin).
- When the 1 setting for this bit becomes valid, the SIOF begins the reception of data from the SIOF_RXD pin. When receive data is stored in the SIOF receive FIFO, the SIOF issues a reception complete interrupt request according to the setting of the RFRIFCTR.

This bit is initialized upon receive reset.

7 to 2	—	All 0	R	Reserved
--------	---	-------	---	----------

These bits are always read as 0. The write value must always be 0.

0	RXRST	0	R/W	Receive Reset
				0: Does not reset receive operation
				1: Resets receive operation
				<ul style="list-style-type: none">• This bit setting becomes valid immediately. details of receive reset, refer to table 22.13• SIOF automatically clears this bit upon the completion of reset. Thus, this bit is always 0.

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SITDL[15:0]	Undefined	W	<p>Left-Channel Transmit Data</p> <p>Specify data to be output from the SIOF_TXD left-channel data. The position of the left-channel data in the transmit frame is specified by the TDLA in SITDAR.</p> <ul style="list-style-type: none"> These bits are valid only when the TDLE in SITDAR is set to 1.
15 to 0	SITDR[15:0]	Undefined	W	<p>Right-Channel Transmit Data</p> <p>Specify data to be output from the SIOF_TXD right-channel data. The position of the right-channel data in the transmit frame is specified by the TDRA in SITDAR.</p> <ul style="list-style-type: none"> These bits are valid only when the TDRE and TLREP bit in SITDAR are set to 1 and cleared respectively.

Initial value: — — — — — — — — — — — — — — —
 R/W: R R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SIRDL[15:0]	Undefined	R	<p>Left-Channel Receive Data</p> <p>Store data received from the SIOF_RXD pin as channel data. The position of the left-channel of the receive frame is specified by the RDLA bit SIRDAR.</p> <ul style="list-style-type: none"> • These bits are valid only when the RDLE bit SIRDAR is set to 1.
15 to 0	SIRDR[15:0]	Undefined	R	<p>Right-Channel Receive Data</p> <p>Store data received from the SIOF_RXD pin as channel data. The position of the right-channel of the receive frame is specified by the RDRA bit SIRDAR.</p> <ul style="list-style-type: none"> • These bits are valid only when the RDRE bit SIRDAR is set to 1.



R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2

SITC1[15:0]

Initial value: — — — — — — — — — — — — — — —

R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	SITC0[15:0]	H'0000	R/W	<p>Control Channel 0 Transmit Data</p> <p>Specify data to be output from the SIOF_TXD control channel 0 transmit data. The position control channel 0 data in the transmit or receive is specified by the CD0A bit in SICDAR.</p> <ul style="list-style-type: none"> These bits are valid only when the CD0E SICDAR is set to 1.
15 to 0	SITC1[15:0]	H'0000	R/W	<p>Control Channel 1 Transmit Data</p> <p>Specify data to be output from the SIOF_TXD control channel 1 transmit data. The position control channel 1 data in the transmit or receive is specified by the CD1A bit in SICDAR.</p> <ul style="list-style-type: none"> These bits are valid only when the CD1E SICDAR is set to 1.

Bit	Bit Name	Value	R/W	Description
15	—	0	R	Reserved This bit is always read as 0. The write value s always be 0.
14	TCRDY	0	R	Transmit Control Data Ready 0: Indicates that a write to SITCR is disabled 1: Indicates that a write to SITCR is enabled <ul style="list-style-type: none"> If SITCR is written when this bit is cleared, SITCR is over-written and the previous co SITCR are not output from the SIOF_TXD This bit is valid when the TXE bit in SITCR is 1. This bit indicates a state of the SIOF. If SIOF is written, the SIOF clears this bit. If the issue of interrupts by this bit is enabled, SIOF interrupt is issued.
13	TFEMP	0	R	Transmit FIFO Empty 0: Indicates that transmit FIFO is not empty 1: Indicates that transmit FIFO is empty <ul style="list-style-type: none"> This bit is valid when the TXE bit in SICTR is 1. This bit indicates a state; if SITDR is written, SIOF clears this bit. If the issue of interrupts by this bit is enabled, SIOF interrupt is issued.

specified by the TFWM bit in SIFCTR.

When using transmit data transfer through the SIOF, this bit is always cleared by one DMAC access. After a DMAC access, when conditions for setting this bit are satisfied, the SIOF again indicates 1 for this bit.

- This bit is valid when the TXE bit in SICTR is 1.
- This bit indicates a state; if the size of empty space in the transmit FIFO is less than the size specified by the TFWM bit in SIFCTR, the SIOF clears this bit.
- If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

11	—	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
10	RCRDY	0	R	Receive Control Data Ready
				0: Indicates that the SIRCR stores no valid data.
				1: Indicates that the SIRCR stores valid data.
				• If SIRCR is written when this bit is set to 1, the data is modified by the latest data.
				• This bit is valid when the RXE bit in SICTR is 1.
				• This bit indicates a state of the SIOF. If SIOF data is read, the SIOF clears this bit.
				• If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

0: Indicates that the size of valid space in the FIFO does not exceed the size specified by the RFWM bit in SIFCTR.

1: Indicates that the size of valid space in the FIFO exceeds the size specified by the RFWM bit in SIFCTR.

A receive data transfer request is issued when the data space in the receive FIFO exceeds the size specified by the RFWM bit in SIFCTR.

When using receive data transfer through the DMAC, this bit is always cleared by one DMAC access. When DMAC access, when conditions for setting this bit are satisfied, the SIOF again indicates 1 for this bit.

- This bit is valid when the RXE bit in SICTR is 1.
- This bit indicates a state; if the size of valid space in the receive FIFO is less than the size specified by the RFWM bit in SIFCTR, the hardware clears this bit.
- If the issue of interrupts by this bit is enabled, the SIOF interrupt is issued.

7, 6	—	All 0	R
------	---	-------	---

Reserved
 These bits are always read as 0. The write value always be 0.

error.

- This bit is valid when the TXE bit or RXE bit in the SICTR is 1.
- When 1 is written to this bit, the contents are cleared.
- If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

4	FSERR	0	R/W	Frame Synchronization Error
---	-------	---	-----	-----------------------------

0: Indicates that no frame synchronization error occurred.
1: Indicates that a frame synchronization error occurred.

A frame synchronization error occurs when the frame synchronization timing appears before the previous data or control data transfers have been completed.

If a frame synchronization error occurs, the SIOF controller performs transmission or reception for slots that have been transferred.

- This bit is valid when the TXE or RXE bit in the SICTR is 1.
- When 1 is written to this bit, the contents are cleared. Writing 0 to this bit is invalid.
- If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

- When 1 is written to this bit, the contents are cleared. Writing 0 to this bit is invalid.
- If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

2	TFUDF	0	R/W	<p>Transmit FIFO Underflow</p> <p>0: No transmit FIFO underflow 1: Transmit FIFO underflow</p> <p>A transmit FIFO underflow means that loading of data to the transmit FIFO has occurred when the transmit FIFO is empty.</p> <p>When a transmit FIFO underflow occurs, the transmitter repeatedly sends the previous transmit data.</p> <ul style="list-style-type: none"> • This bit is valid when the TXE bit in SICTR is set. • When 1 is written to this bit, the contents are cleared. Writing 0 to this bit is invalid. • If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.
---	-------	---	-----	--

- When 1 is written to this bit, the contents are cleared. Writing 0 to this bit is invalid.
- If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.

0	RFOVF	0	R/W	<p>Receive FIFO Overflow</p> <p>0: No receive FIFO overflow 1: Receive FIFO overflow</p> <p>A receive FIFO overflow means that writing has occurred when the receive FIFO is full.</p> <p>When a receive FIFO overflow occurs, the SIOF interrupt is issued, and receive data is lost.</p> <ul style="list-style-type: none"> • This bit is valid when the RXE bit in SICTR is 1. • When 1 is written to this bit, the contents are cleared. Writing 0 to this bit is invalid. • If the issue of interrupts by this bit is enabled, a SIOF interrupt is issued.
---	-------	---	-----	--

Bit	Bit Name	Initial Value	R/W	Description
15	TDMAE	0	R/W	<p>Transmit Data DMA Transfer Request Enable</p> <p>Transmits an interrupt as an interrupt to the CPU on a DMA transfer request. The TDREQE bit can be set to enable or disable transmit interrupts.</p> <p>0: Used as a CPU interrupt</p> <p>1: Used as a DMA transfer request to the DMA controller</p>
14	TCRDYE	0	R/W	<p>Transmit Control Data Ready Enable</p> <p>0: Disables interrupts due to transmit control data ready requests</p> <p>1: Enables interrupts due to transmit control data ready requests</p>
13	TFEMPE	0	R/W	<p>Transmit FIFO Empty Enable</p> <p>0: Disables interrupts due to transmit FIFO empty requests</p> <p>1: Enables interrupts due to transmit FIFO empty requests</p>
12	TDREQE	0	R/W	<p>Transmit Data Transfer Request Enable</p> <p>0: Disables interrupts due to transmit data transfer requests</p> <p>1: Enables interrupts due to transmit data transfer requests</p>
11	RDMAE	0	R/W	<p>Receive Data DMA Transfer Request Enable</p> <p>Transmits an interrupt as an interrupt to the CPU on a DMA transfer request. The RDREQE bit can be set to enable or disable receive interrupts.</p> <p>0: Used as a CPU interrupt</p> <p>1: Used as a DMA transfer request to the DMA controller</p>

				requests 1: Enables interrupts due to receive data trans requests
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
5	SAERRE	0	R/W	Slot Assign Error Enable 0: Disables interrupts due to slot assign error 1: Enables interrupts due to slot assign error
4	FSERRE	0	R/W	Frame Synchronization Error Enable 0: Disables interrupts due to frame synchroniza error 1: Enables interrupts due to frame synchroniza
3	TFOVFE	0	R/W	Transmit FIFO Overflow Enable 0: Disables interrupts due to transmit FIFO ove 1: Enables interrupts due to transmit FIFO ove
2	TFUDFE	0	R/W	Transmit FIFO Underflow Enable 0: Disables interrupts due to transmit FIFO und 1: Enables interrupts due to transmit FIFO und
1	RFUDFE	0	R/W	Receive FIFO Underflow Enable 0: Disables interrupts due to receive FIFO und 1: Enables interrupts due to receive FIFO unde
0	RFOVFE	0	R/W	Receive FIFO Overflow Enable 0: Disables interrupts due to receive FIFO ove 1: Enables interrupts due to receive FIFO ove

Bit	Bit Name	Value	R/W	Description
15 to 13	TFWM[2:0]	000	R/W	<p>Transmit FIFO Watermark</p> <p>000: Issue a transfer request when 16 stages of the transmit FIFO are empty.</p> <p>001: Setting prohibited</p> <p>010: Setting prohibited</p> <p>011: Setting prohibited</p> <p>100: Issue a transfer request when 12 or more stages of the transmit FIFO are empty.</p> <p>101: Issue a transfer request when 8 or more stages of the transmit FIFO are empty.</p> <p>110: Issue a transfer request when 4 or more stages of the transmit FIFO are empty.</p> <p>111: Issue a transfer request when 1 or more stages of the transmit FIFO are empty.</p> <ul style="list-style-type: none"> • A transfer request to the transmit FIFO is issued when the TDREQE bit in SISTR. • The transmit FIFO is always used as 16 stages regardless of these bit settings.
12 to 8	TFUA[4:0]	10000	R	<p>Transmit FIFO Usable Area</p> <p>Indicate the number of words that can be transferred to the CPU or DMAC as 00000 (full) to 10000 (empty).</p>

- 101: Issue a transfer request when 8 or more of the receive FIFO are valid.
- 110: Issue a transfer request when 12 or more of the receive FIFO are valid.
- 111: Issue a transfer request when 16 stages of the receive FIFO are valid.
- A transfer request to the receive FIFO is issued when the RDREQE bit in SISTR.
- The receive FIFO is always used as 16 stages regardless of these bit settings.

4 to 0	RFUA[4:0]	00000	R	Receive FIFO Usable Area
--------	-----------	-------	---	--------------------------

Indicate the number of words that can be transferred to the CPU or DMAC as 00000 (empty) to 10000



Bit	Bit Name	Value	R/W	Description
15	TDLE	0	R/W	Transmit Left-Channel Data Enable 0: Disables left-channel data transmission 1: Enables left-channel data transmission
14 to 12	—	All 0	R	Reserved These bits are always read as 0. The write values always be 0.
11 to 8	TDLA[3:0]	0000	R/W	Transmit Left-Channel Data Assigns 3 to 0 Specify the position of left-channel data in a transmit frame as 0000 (0) to 1110 (14). 1111: Setting prohibited <ul style="list-style-type: none"> • Transmit data for the left channel is specified by the SITDL bit in SITDR.
7	TDRE	0	R/W	Transmit Right-Channel Data Enable 0: Disables right-channel data transmission 1: Enables right-channel data transmission
6	TLREP	0	R/W	Transmit Left-Channel Repeat 0: Transmits data specified in the SITDR bit in SITDR as right-channel data 1: Repeatedly transmits data specified in the SITDR in SITDR as right-channel data <ul style="list-style-type: none"> • This bit setting is valid when the TDRE bit in SITDR is 1. • When this bit is set to 1, the SITDR setting in SITDR is ignored.

22.3.12 Receive Data Assign Register (SIRDAR)

SIRDAR is a 16-bit readable/writable register that specifies the position of the receive data frame.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	RDLE	—	—	—	RDLA[3:0]			RDRE	—	—	—	RDRA[3:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	RDLE	0	R/W	Receive Left-Channel Data Enable 0: Disables left-channel data reception 1: Enables left-channel data reception
14 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
11 to 8	RDLA[3:0]	0000	R/W	Receive Left-Channel Data Assigns 3 to 0 Specify the position of left-channel data in a receive frame as 0000 (0) to 1110 (14). 1111: Setting prohibited <ul style="list-style-type: none"> Receive data for the left channel is stored in the SIRDAR bit in SIRDR.

frame as 0000 (0) to 1110 (14).

1111: Setting prohibited

- Receive data for the right channel is stored in the SIRDR bit in SIRDR.

22.3.13 Control Data Assign Register (SICDAR)

SICDAR is a 16-bit readable/writable register that specifies the position of the control data frame. SICDAR can be specified only when the FL bits in SIMDR are specified as B'1x' (don't care).

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	CD0E	—	—	—	CD0A[3:0]				CD1E	—	—	—	CD1A[3:0]	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
15	CD0E	0	R/W	Control Channel 0 Data Enable 0: Disables transmission and reception of control data for channel 0 1: Enables transmission and reception of control data for channel 0
14 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value is always 0.

7	CD1E	0	R/W	Control Channel 1 Data Enable 0: Disables transmission and reception of control channel 1 data 1: Enables transmission and reception of control channel 1 data
6 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3 to 0	CD1A[3:0]	0000	R/W	Control Channel 1 Data Assigns 3 to 0 Specify the position of control channel 1 data in receive or transmit frame as 0000 (0) to 1110 (6). 1111: Setting prohibited <ul style="list-style-type: none"> • Transmit data for the control channel 1 data specified in the SITD1 bit in SITCR. • Receive data for the control channel 1 data in the SIRD1 bit in SIRCR.

the serial clock. The division ratio is from 1/1 to 1/1024.

Note that, when using master clock directly as the serial clock without division by BRG ratio: 1/1), the MSIMM bit in SISCRCR should be set to 1.

Figure 22.2 shows connections for supply of the serial clock.




Figure 22.2 Serial Clock Supply

Table 22.5 shows an example of serial clock frequency.




Figure 22.3 Serial Data Synchronization Timing




Figure 22.4 SIOF Transmit/Receive Timing

22.4.3 Transfer Data Format

The SIOF performs the following transfer.

- Transmit/receive data: Transfer of 8-bit data/16-bit data/16-bit stereo data
- Control data: Transfer of 16-bit data (uses the specific register as interface)

Transfer Mode: The SIOF supports the following four transfer modes as listed in table 22.6. The transfer mode can be specified by the bits TRMD[1:0] in SIMDR.

Table 22.6 Serial Transfer Modes

TRMD[1:0]	Transfer Mode	SIOF_SYNC	Bit Delay	Control Data
00	Slave mode 1	Synchronous pulse	SYNCDL bit	Slot position
01	Slave mode 2	Synchronous pulse		Secondary
10	Master mode 1	Synchronous pulse		Slot position
11	Master mode 2	L/R	No	Not supported

Note: * The control data method is valid only when the FL bits are specified as B'1xxx (care).

0110	8	64	8-bit monaural data
0111	8	128	8-bit monaural data
10xx	16	16	16-bit monaural data
1100	16	32	16-bit monaural stereo data
1101	16	64	16-bit monaural stereo data
1110	16	128	16-bit monaural stereo data
1111	16	256	16-bit monaural stereo data

Note: x: Don't care.

Slot Position: The SIOF can specify the position of transmit data, receive data, and control data in a frame (common to transmission and reception) by slot numbers. The slot number of each data is specified by the following registers.

- Transmit data: SITDAR
- Receive data: SIRDAR
- Control data: SICDAR

Only 16-bit data is valid for control data. In addition, control data is always assigned to slot number both in transmission and reception.




Figure 22.5 Transmit/Receive Data Bit Alignment

Note: In the figure, only the shaded areas are transmitted or received as valid data. Therefore, access must be made in byte units for 8-bit data, and in word units for 16-bit data. The unshaded areas are not transmitted or received.

Monaural or stereo can be specified for transmit data by the TDLE bit and TDRE bit in SITDAR. Monaural or stereo can be specified for receive data by the RDLE bit and RDRE bit in SITDAR. To achieve left and right same audio output while stereo is specified for transmit data, specify the TLREP bit in SITDAR. Table 22.8 and table 22.9 show the audio mode specification for transmit data and that for receive data, respectively.

Mode	Bit	
	RDLE	RDRE
Monaural	1	0
Stereo	1	1

Note: Left and right same audio mode is not supported in receive data.

To execute 8-bit monaural transmission or reception, use the left channel.

Control Data: Control data is written to or read from by the following registers.

- Transmit control data write: SITCR (32-bit access)
- Receive control data read: SIRCR (32-bit access)

Figure 22.6 shows the control data and bit alignment in SITCR and SIRCR.




Figure 22.6 Control Data Bit Alignment

22.4.5 Control Data Interface

Control data performs control command output to the CODEC and status input from the CODEC. The SIOF supports the following two control data interface methods.

- Control by slot position
- Control by secondary FS

Control data is valid only when data length is specified as 16 bits.

Control by Slot Position (Master Mode 1, Slave Mode 1): Control data is transferred for frames transmitted or received by the SIOF by specifying the slot position of control data. This method can be used in both SIOF master and slave modes. Figure 22.7 shows an example of control data interface timing by slot position control.




Figure 22.7 Control Data Interface (Slot Position)

synchronously with the secondary FS.

Figure 22.8 shows an example of the control data interface timing by the secondary FS.




Figure 22.8 Control Data Interface (Secondary FS)

- FIFO transmit request: TDREQ (transmit interrupt source)
- FIFO receive request: RDREQ (receive interrupt source)

The request conditions for FIFO transmit or receive can be specified individually. The request conditions for the FIFO transmit and receive are specified by the bits TFWM[2:0] and the RFWM[2:0] in SIFCTR, respectively. Table 22.11 and table 22.12 summarize the conditions specified by SIFCTR.

Table 22.11 Conditions to Issue Transmit Request


TFWM[2:0]	Number of Requested Stages	Transmit Request	Use
000	1	Empty area is 16 stages	Small
100	4	Empty area is 12 stages or more	Medium
101	8	Empty area is 8 stages or more	Large
110	12	Empty area is 4 stages or more	Very Large
111	16	Empty area is 1 stage or more	Extremely Large

Table 22.12 Conditions to Issue Receive Request

RFWM[2:0]	Number of Requested Stages	Receive Request	Use
000	1	Valid data is 1 stage or more	Small
100	4	Valid data is 4 stages or more	Medium
101	8	Valid data is 8 stages or more	Large
110	12	Valid data is 12 stages or more	Very Large
111	16	Valid data is 16 stages	Extremely Large

The above indicate possible data numbers that can be transferred by the CPU or DM





Note: * When interrupts due to transmit data underflow are enabled, after setting the no. 6 transmit data, the TXE bit should be set to 1.

Figure 22.9 Example of Transmit Operation in Master Mode




Figure 22.10 Example of Receive Operation in Master Mode




Figure 22.11 Example of Transmit Operation in Slave Mode





Figure 22.12 Example of Receive Operation in Slave Mode

	Transmit FIFO write pointer TCRDY, TFEMP, and TDREQ bits in SISTR TXE bit in SICTR
Receive reset	Stop receiving form the SIOF_RXD Receive FIFO write pointer RCRDY, RFFUL, and RDREQ bits in SISTR RXE bit in SICTR

2		TFEMP	Transmit FIFO empty	The transmit FIFO is empty
3	Reception	RDREQ	Receive FIFO transfer request	The receive FIFO stores data of specified size or more.
4		RFFUL	Receive FIFO full	The receive FIFO is full.
5	Control	TCRDY	Transmit control data ready	The transmit control register is ready to be written.
6		RCRDY	Receive control data ready	The receive control data register stores valid data.
7	Error	TFUDF	Transmit FIFO underflow	Serial data transmit timing has expired while the transmit FIFO is empty.
8		TFOVF	Transmit FIFO overflow	Write to the transmit FIFO is attempted while the transmit FIFO is full.
9		RFOVF	Receive FIFO overflow	Serial data is received while the receive FIFO is full.
10		RFUDF	Receive FIFO underflow	The receive FIFO is read while the receive FIFO is empty.
11		FSERR	FS error	A synchronous signal is input at the specified bit number has not passed (in slave mode).
12		SAERR	Assign error	The same slot is specified in the serial data and control data registers.

Whether an interrupt is issued or not as the result of an interrupt source is determined by the interrupt source settings. If an interrupt source is set to 1 and the corresponding bit in SIIER is set to 1, an interrupt is issued.


- Transmit FIFO overflow (TFOVF)
The contents of the transmit FIFO are protected, and the write operation causing the overflow is ignored.
- Receive FIFO overflow (RFOVF)
Data causing the overflow is discarded and lost.
- Receive FIFO underflow (RFUDF)
An undefined value is output on the bus.
- FS error (FSERR)
The internal counter is reset according to the signal in which an error occurs.
- Assign error (SAERR)
 - If the same slot is assigned to both serial data and control data, the slot is assigned to control data.
 - If the same slot is assigned to two control data items, data cannot be transferred correctly.



Specifications: TRMD[1:0] = 00 or 10, REDG = 0, FL[3:0] = 0000 (frame length: 8 bits)
 TDLE = 1, TDLA[3:0] = 0000, TDRE = 0, TDRA[3:0] = 0000,
 RDLE = 1, RDLA[3:0] = 0000, RDRE = 0, RDRA[3:0] = 0000,
 CD0E = 0, CD0A[3:0] = 0000, CD1E = 0, CD1A[3:0] = 0000

Figure 22.13 Transmit and Receive Timing (8-Bit Monaural Data (1))

8-bit Monaural Data (2): Synchronous pulse method, falling edge sampling, slot No.0 transmit and receive data, and frame length = 16 bits



Specifications: TRMD[1:0] = 00 or 10, REDG = 0, FL[3:0] = 0100 (frame length: 16 bits)
 TDLE = 1, TDLA[3:0] = 0000, TDRE = 0, TDRA[3:0] = 0000,
 RDLE = 1, RDLA[3:0] = 0000, RDRE = 0, RDRA[3:0] = 0000,
 CD0E = 0, CD0A[3:0] = 0000, CD1E = 0, CD1A[3:0] = 0000

Figure 22.14 Transmit and Receive Timing (8-Bit Monaural Data (2))

Specifications: TRMD[1:0] = 00 or 10, REDG = 0, FL[3:0] = 1101 (frame length: 64 bits)
 TDLE = 1, TDLA[3:0] = 0000, TDRE = 0, TDRA[3:0] = 0000,
 RDLE = 1, RDLA[3:0] = 0000, RDRE = 0, RDRA[3:0] = 0000,
 CD0E = 0, CD0A[3:0] = 0000, CD1E = 0, CD1A[3:0] = 0000

Figure 22.15 Transmit and Receive Timing (16-Bit Monaural Data)

16-bit Stereo Data (1): L/R method, rising edge sampling, slot No.0 used for left channel data, slot No.1 used for right channel data, and frame length = 32 bits




Figure 22.16 Transmit and Receive Timing (16-Bit Stereo Data (1))




Figure 22.17 Transmit and Receive Timing (16-Bit Stereo Data (2))

16-bit Stereo Data (3): Synchronous pulse method, falling edge sampling, slot No.0 used for left channel data, slot No.1 used for right-channel data, slot No.2 used for control data for channel 0, slot No.3 used for control data for channel 1, and frame length = 128 bits




Figure 22.18 Transmit and Receive Timing (16-Bit Stereo Data (3))

→|← 1 bit delay

Specifications: TRMD[1:0] = 00 or 10, REDG = 1, FL[3:0] = 1110 (frame length: 128 bits)
 TDLE = 1, TDLA[3:0] = 0000, TDRE = 1, TDRA[3:0] = 0010,
 RDLE = 1, RDLA[3:0] = 0000, RDRE = 1, RDRA[3:0] = 0010,
 CD0E = 1, CD0A[3:0] = 0001, CD1E = 1, CD1A[3:0] = 0011

Figure 22.19 Transmit and Receive Timing (16-Bit Stereo Data (4))

Synchronization-Pulse Output Mode at End of Each Slot (SYNCAT Bit = 1): Synchronization-pulse method, falling edge sampling, slot No.0 used for left-channel data, slot No.1 used for right-channel data, slot No.2 used for control data for channel 0, slot No.3 used for control data for channel 1, and frame length = 128 bits

In this mode, valid data must be set to slot No. 0.




Figure 22.20 Transmit and Receive Timing (16-Bit Stereo Data)

communication.

- A flexible peripheral clock division strategy allows a wide range of bit rates to be supported.
- The programmable clock control logic allows setting for two different transmit protocols. The logic also accommodates transmit and receive functions on either edge of the serial bit clock.
- Error detection logic is provided for warning of the receive buffer overflow.
- The HSPI has a facility to generate the chip select signal to slave modules when communicating in a master mode either automatically as part of the data transfer process, or under the manual control of the host processor.




Figure 23.1 Block Diagram of HSPI

23.3 Register Descriptions

Table 23.2 shows the HSPI register configuration. Table 23.3 shows the register states in each processing mode.

Table 23.2 Register Configuration

Register Name	Abbrev.	R/W	P4 Address	Area 7 Address	Size
Control register	SPCR	R/W	H'FFE5 0000	H'1FE5 0000	32
Status register	SPSR	R/W*	H'FFE5 0004	H'1FE5 0004	32
System control register	SPSCR	R/W	H'FFE5 0008	H'1FE5 0008	32
Transmit buffer register	SPTBR	R/W	H'FFE5 000C	H'1FE5 000C	32
Receive buffer register	SPRBR	R	H'FFE5 0010	H'1FE5 0010	32

Note: To clear the flag, only 0s are written to bits 4 and 3.

Table 23.3 Register States of HSPI in Each Processing Mode

Register Name	Abbrev.	Power-on Reset by PRESET Pin/WDT/H-UDI	Manual Reset by WDT/Multiple Exception	Sleep by SLEEP Instruction
Control register	SPCR	H'0000 0000	H'0000 0000	Retained
Status register	SPSR	H'0000 0020	H'xxxx xx20	Retained
System control register	SPSCR	H'0000 0040	H'0000 0040	Retained
Transmit buffer register	SPTBR	H'0000 0000	H'0000 0000	Retained
Receive buffer register	SPRBR	H'0000 0000	H'0000 0000	Retained

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	—	All 0	R	Reserved Although the initial value is 0, these bits will be an undefined value. The write value should always be 0.
7	FBS	0	R/W	First Bit Start Controls the timing relationship between each bit transferred data and the serial bit clock. 0: The first bit transmitted from the HSPI module is set up such that it can be sampled by the receiving device on the first edge of HSPI_CLK after the HSPI_CS pin goes low. Similarly the first received bit is sampled on the first edge of HSPI_CLK after the HSPI_CS pin goes low. 1: The first bit transmitted from the HSPI module is set up such that it can be sampled by the receiving device on the second edge of HSPI_CLK after the HSPI_CS pin goes low. Similarly the first received bit is sampled on the second edge of HSPI_CLK after the HSPI_CS pin goes low.
6	CLKP	0	R/W	Serial Clock Polarity 0: HSPI_CLK signal is not inverted and so is low when inactive. 1: HSPI_CLK signal is inverted and so is high when inactive.

4 to 0	CLKC4 to CLKC0	All 0	R/W	Clock Division Count
				These bits determine the number of intermediate frequency cycles long both the high and low portions of the serial bit clock.
				00000: 1 intermediate frequency cycle. Serial bit clock frequency = Intermediate frequency / 2.
				00001: 2 Intermediate frequency cycles. Serial bit clock frequency = Intermediate frequency / 4.
				00010: 3 intermediate frequency cycles. Serial bit clock frequency = Intermediate frequency / 6.
				: : Serial bit clock frequency = Intermediate frequency / 64.
				11111: 32 intermediate frequency cycles. Serial bit clock frequency = Intermediate frequency / 64.

The serial bit clock frequency can be computed using the following formula:

$$\text{Serial bit clock frequency} = \frac{\text{Peripheral clock frequency}}{\text{Initial division ratio} \times ((\text{Clock division count} + 1) \times \dots)}$$

When the HSPI is configured as a slave, the IDIV and CLKC bits are ignored and the HSPI synchronizes to the externally supplied serial bit clock. The maximum value of the external serial bit clock that the module can operate with is peripheral clock frequency / 8.

If any of the FBS, CLKP, IDIV or CLKC bit values are changed, then the HSPI will undergo an HSPI software reset.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	TXFU	TXHA	TXEM	RXFU	RXHA	RXEM	RXOO	RXOW	RXFL
Initial value:	—	—	—	—	—	0	0	1	0	0	1	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 11	—	Undefined	R	Reserved These bits are always read as an undefined value. The write value should always be 0.
10	TXFU	0	R	Transmit FIFO Full Flag This status flag is enabled only to operation in transmit mode. The flag is set to 1 when the transmit FIFO reaches the halfway point (4 bytes) and cannot accept any more data. It is cleared to 0 when data is transmitted from the transmit FIFO.
9	TXHA	0	R	Transmit FIFO Halfway Flag This status flag is enabled only to operation in transmit mode. The flag is set to 1 when the transmit FIFO reaches the halfway point, that is, it has 4 bytes of data and 4 spaces for more data. It is cleared to 0 when more data is written to the transmit FIFO. It remains set to 1 until cleared to 0 even if the subsequent FIFO becomes under the halfway point (4 bytes). If TXHA = 1 and THIE = 1 then the interrupt is generated.

mode. The flag is set to 1 when the receive FIFO is full of received bytes and cannot accept any more data. It is cleared to 0 when data is read out of the receive FIFO. If RXFU = 1 and RFIE = 1 then the interrupt is generated.

6	RXHA	0	R	<p>Receive FIFO Halfway Flag</p> <p>This status flag is enabled only to operation in normal mode. The flag is set to 1 when the receive FIFO reaches the halfway point, that is, it has 4 bytes and 4 spaces for more data. This flag is cleared to 0 when the receive data is read from receive FIFO. It remains set to 1 until the FIFO level becomes under 4 bytes (halfway). It remains set to 1 until cleared to 0 regardless of subsequent FIFO levels.</p> <p>If RXHA = 1 and RHIE = 1 then the interrupt is generated.</p>
5	RXEM	1	R	<p>Receive FIFO Empty Flag</p> <p>This status flag is enabled only to operation in normal mode. The flag is set to 1 when the receive FIFO is empty of received data. It is cleared to 0 when data is received into the receive FIFO.</p> <p>If RXEM = 0 and RNIE = 1 then the interrupt is generated.</p>
4	RXOO	0	R/W*	<p>Receive Buffer Overrun Occurred Flag</p> <p>This status flag is set to 1 when new data has been received but the previous received data has not been read from SPRBR. The previously received data can be overwritten by the newly received data. The flag remains set to 1 until writing a 0 to its bit position.</p> <p>If RXOO = 1 and ROIE = 1 then the interrupt is generated.</p>

the SPRBR and has not yet been read. It is set to 1 at the completion of a serial bus transfer at the peripheral bus shift register contents are loaded into the SPRBR. This bit is cleared to 0 by reading SPRBR.

If RXFL = 1 and RXDE = 1 then the DMA transfer request is enabled.

1	TXFN	0	R	Transmit Complete Status Flag
<p>This status flag indicates that the last transmission has been completed. It is set to 1 when SPTBR is able to accept more data from the peripheral bus. This bit is cleared to 0 by writing more data to SPTBR.</p> <p>If TXFN = 1 and TFIE = 1 then the interrupt is generated.</p>				
0	TXFL	0	R	Transmit Buffer Full Status Flag
<p>This status flag indicates SPTBR has transmitted data. It is set to 1 when SPTBR is written with data from the peripheral bus. This bit is cleared to 0 when SPTBR is able to accept more data from the peripheral bus.</p> <p>If TXFL = 0 (i.e. the SPTBR is empty) and TXDE = 1 then the DMA transfer request is enabled.</p>				

Note: * These bits are readable/writable bits. When writing 0, these bits are initialized, and writing 1 is ignored.

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	—	—	TEIE	THIE	RNIE	RHIE	RFIE	FFEN	LMSB	CSV	CSA	TFIE	ROIE	RXDE	
Initial value:	0	0	0	0	0	0	0	0	0	1	0	0	0	0	
R/W:	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	—	All 0	R	Reserved Although the initial value is 0, these bits will be an undefined value. The write value should always be 0.
13	TEIE	0	R/W	Transmit FIFO Empty Interrupt Enable 0: Transmit FIFO empty interrupt disabled 1: Transmit FIFO empty interrupt enabled
12	THIE	0	R/W	Transmit FIFO Halfway Interrupt Enable 0: Transmit FIFO halfway interrupt disabled 1: Transmit FIFO halfway interrupt enabled
11	RNIE	0	R/W	Receive FIFO Not Empty Interrupt Enable 0: Receive FIFO not empty interrupt disabled 1: Receive FIFO not empty interrupt enabled
10	RHIE	0	R/W	Receive FIFO Halfway Interrupt Enable 0: Receive FIFO halfway interrupt disabled 1: Receive FIFO halfway interrupt enabled
9	RFIE	0	R/W	Receive FIFO Full Interrupt Enable 0: Receive FIFO full interrupt disabled 1: Receive FIFO full interrupt enabled

				0: FIFO mode disabled 1: FIFO mode enabled
7	LMSB	0	R/W	LSB/MSB First Control 0: Data is transmitted and received most significant (MSB) first. 1: Data is transmitted and received least significant (LSB) first.
6	CSV	1	R/W	Chip Select Value Controls the value output from the chip select when HSPI is a master and the chip select generation has been selected. 0: Chip select output is low. 1: Chip select output is high.
5	CSA	0	R/W	Automatic/Manual Chip Select 0: Chip select output is automatically generated for data transfer. 1: Chip select output is manually controlled, with the value being determined by the CSV bit.
4	TFIE	0	R/W	Transmit Complete Interrupt Enable 0: Transmit complete interrupt disabled 1: Transmit complete interrupt enabled
3	ROIE	0	R/W	Receive Overrun Occurred / Warning Interrupt Enabled 0: Receive overrun occurred / warning interrupt disabled 1: Receive overrun occurred / warning interrupt enabled

23.3.4 Transmit Buffer Register (SPTBR)

SPTBR is a 32-bit readable/writable register that stores data to be transmitted.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	TD					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	—	All 0	R	Reserved Although the initial value is 0, these bits will be an undefined value. The write value should also be 0.
7 to 0	TD	All 0	R/W	Transmit Data Data written to this register is transferred to the transmit register for transmission. When reading these bits, always read as data from the transmit buffer.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	—	All 0	R	Reserved Although the initial value is 0, these bits will be an undefined value. The write value should always be 0.
7 to 0	RD	All 0	R	Receive Data Data from the shift register, which is stored as a byte, is received, if the previously received data has been read.




Figure 23.2 Operational Flowchart

Depending on the settings of SPCR, the master transmits data to the slave on either the falling or rising edge of HSPI_CLK and samples data from the slave on the opposite edge. The data transfer between the master and slave completes when the transmit complete status flag (TXFN) is set to 1. This flag should be used to identify when an HSPI transfer event (byte transmitted or byte received) has occurred, even in the case where the HSPI module is being used to receive only (null data being transmitted). By default data is transmitted MSB first, but LSB first is also possible depending on how the LMSB bit in SPSCR is set.

The operation of the HSPI when DMA is used to perform transmit and receive data transfers is simpler than when DMA is not used. The HSPI must be configured as in the case for operation without DMA. FIFO mode must be disabled. The DMA controller (DMAC) should then be configured to transfer the required amount of data. DMA requests can then be enabled in the HSPI module and the transfers will then take place without further processor intervention. When DMAC indicates that all transfers have ended then the DMA request signals in the HSPI module should be disabled to remove any remaining DMA requests. This is necessary as the HSPI module will always request data to transmit.

23.4.3 Operation with FIFO Mode Enabled

In order to reduce the interrupt overhead on the processor in the case for operation without DMA, FIFO mode has been provided. When FIFO mode is enabled, up to 8 bytes can be transmitted in advance for transmission and up to 8 bytes can be received before the receive FIFO needs to be read. To transfer the specified amount of data between the HSPI module and an external device, follow the following procedure:

1. Set up the module for the required HSPI transfer characteristics (master/slave, clock polarity, etc.) and enable FIFO mode.
2. Write bytes into the transmit FIFO via SPTBR. If more than 8 bytes are to be transmitted, enable the transmit FIFO halfway interrupt to keep track of the FIFO level as data is transmitted.
3. Respond to the transmit FIFO halfway interrupt when it occurs by writing more data to the transmit FIFO and reading data from the receive FIFO via SPRBR.
4. When all of the transmit data has been written into the transmit FIFO, disable the transmit FIFO halfway interrupt and read the contents of the receive FIFO until it is empty. Enable the receive FIFO not empty interrupt to keep track of when the final bytes of the transfer have been received.
5. Respond to the receive FIFO not empty interrupt until all the expected data has been received.

23.4.4 Timing Diagrams

The following diagrams explain the timing relationship of all shift and sample processes HSPI. Figure 23.3 shows the conditions when FBS = 0, while figure 23.4 shows the conditions when FBS = 1. It can be seen that if CLKP in SPCR is 0 then transmit data is shifted on edge of HSPI_CLK and receive data is sampled on the rising edge. The opposite is true if CLKP = 1.




Figure 23.3 Timing Conditions when FBS = 0

23.4.5 HSPI Software Reset

If any of the FBS, CLKP, IDIV or CLKC bit values are changed, then the HSPI software is regenerated. The receive and transmit FIFO pointers can be initialized by the HSPI software. The data transmission after the HSPI software reset should protect transmitting and receiving protocol of HSPI, and please perform it from the first. A guarantee of operation is not offered other than it.

While the master device is not transferring data and the HSPI is in slave mode, the HSPI reset should be generated before asserting the $\overline{\text{HSPI_CS}}$. This prevents the HSPI from receiving erroneous data.

23.4.6 Clock Polarity and Transmit Control

SPCR also allows the user to define the shift timing for transmit data and polarity. The SPCR allows selection between two different transfer formats. The MSB or LSB is valid on the falling edge of $\overline{\text{HSPI_CS}}$. The CLKP bit in SPCR allows for control of the polarity selection, which controls which edges of HSPI_CLK shift and sample data in the master and slave.

23.4.7 Transmit and Receive Routines

The master and slave can be considered linked together as a circular shift register synchronized with HSPI_CLK. The transmit byte from the master is replaced with the receive byte from the slave in eight HSPI_CLK cycles. Both the transmit and receive functions are double buffered to allow for continuous reads and writes. When FIFO mode is enabled eight entry FIFOs are available for both transmit and receive data.

24.1 Features

The MMCIF has the following features:

- Interface that complies with The MultiMediaCard System Specification Version 3.1
- Supports MMC mode
- Incorporates 64 data-transfer FIFOs of 16 bits
- Supports DMA transfer
- Four interrupt sources
FIFO empty/full (FSTAT), command/response/data transfer complete (TRAN), transfer error (ERR), and FIFO ready (FRDY)
- Interface via the MCCLK output (transfer clock output) pin, the MCCMD input/output (command output/response input) pin, and the MCDAT input/output (data input/output)




Figure 24.1 Block Diagram of MMCIF

24.2 Input/Output Pins

Table 24.1 summarizes the pins of the MMCIF.

Table 24.1 Pin Configuration

Pin Name	I/O	Function
MCCLK	Output	Card clock output
MCCMD	Input/Output	Command output/response input
MCDAT	Input/Output	Data input/output

Note: For insertion/detachment of a card or for signals switching over between open-drain CMOS modes, use ports of this LSI.

These pins are multiplexed with the SCIF channel 1, GPIO, and mode control pins

Command register 2	CMDR2	R/W	H'FFE6 0002	H'1FE6 0002	8
Command register 3	CMDR3	R/W	H'FFE6 0003	H'1FE6 0003	8
Command register 4	CMDR4	R/W	H'FFE6 0004	H'1FE6 0004	8
Command register 5	CMDR5	R	H'FFE6 0005	H'1FE6 0005	8
Command start register	CMDSTRT	R/W	H'FFE6 0006	H'1FE6 0006	8
Operation control register	OPCR	R/W	H'FFE6 000A	H'1FE6 000A	8
Card status register	CSTR	R	H'FFE6 000B	H'1FE6 000B	8
Interrupt control register 0	INTCR0	R/W	H'FFE6 000C	H'1FE6 000C	8
Interrupt control register 1	INTCR1	R/W	H'FFE6 000D	H'1FE6 000D	8
Interrupt status register 0	INTSTR0	R/W	H'FFE6 000E	H'1FE6 000E	8
Interrupt status register 1	INTSTR1	R/W	H'FFE6 000F	H'1FE6 000F	8
Transfer clock control register	CLKON	R/W	H'FFE6 0010	H'1FE6 0010	8
Command timeout control register	CTOCR	R/W	H'FFE6 0011	H'1FE6 0011	8
Transfer byte number count register	TBCR	R/W	H'FFE6 0014	H'1FE6 0014	8
Mode register	MODER	R/W	H'FFE6 0016	H'1FE6 0016	8
Command type register	CMDTYR	R/W	H'FFE6 0018	H'1FE6 0018	8
Response type register	RSPTYR	R/W	H'FFE6 0019	H'1FE6 0019	8
Transfer block number counter	TBNCR	R/W	H'FFE6 001A	H'1FE6 001A	16
Response register 0	RSPR0	R/W	H'FFE6 0020	H'1FE6 0020	8
Response register 1	RSPR1	R/W	H'FFE6 0021	H'1FE6 0021	8
Response register 2	RSPR2	R/W	H'FFE6 0022	H'1FE6 0022	8
Response register 3	RSPR3	R/W	H'FFE6 0023	H'1FE6 0023	8
Response register 4	RSPR4	R/W	H'FFE6 0024	H'1FE6 0024	8

Response register 12	RSPR12	R/W	H'FFE6 002C	H'1FE6 002C	8
Response register 13	RSPR13	R/W	H'FFE6 002D	H'1FE6 002D	8
Response register 14	RSPR14	R/W	H'FFE6 002E	H'1FE6 002E	8
Response register 15	RSPR15	R/W	H'FFE6 002F	H'1FE6 002F	8
Response register 16	RSPR16	R/W	H'FFE6 0030	H'1FE6 0030	8
CRC status register	RSPRD	R/W	H'FFE6 0031	H'1FE6 0031	8
Data timeout register	DTOUTR	R/W	H'FFE6 0032	H'1FE6 0032	16
Data register	DR	R/W	H'FFE6 0040	H'1FE6 0040	16
FIFO pointer clear register	FIFOCLR	W	H'FFE6 0042	H'1FE6 0042	8
DMA control register	DMACR	R/W	H'FFE6 0044	H'1FE6 0044	8
Interrupt control register 2	INTCR2	R/W	H'FFE6 0046	H'1FE6 0046	8
Interrupt status register 2	INTSTR2	R/W	H'FFE6 0048	H'1FE6 0048	8

Command register 4	CMDR4	H'00	H'00	Retained
Command register 5	CMDR5	H'00	H'00	Retained
Command start register	CMDSTRT	H'00	H'00	Retained
Operation control register	OPCR	H'00	H'00	Retained
Card status register	CSTR	H'0x	H'0x	Retained
Interrupt control register 0	INTCR0	H'00	H'00	Retained
Interrupt control register 1	INTCR1	H'00	H'00	Retained
Interrupt status register 0	INTSTR0	H'00	H'00	Retained
Interrupt status register 1	INTSTR1	H'00	H'00	Retained
Transfer clock control register	CLKON	H'00	H'00	Retained
Command timeout control register	CTOCR	H'01	H'01	Retained
Transfer byte number count register	TBCR	H'00	H'00	Retained
Mode register	MODER	H'00	H'00	Retained
Command type register	CMDTYR	H'00	H'00	Retained
Response type register	RSPTYR	H'00	H'00	Retained
Transfer block number counter	TBNCR	H'0000	H'0000	Retained
Response register 0	RSPR0	H'00	H'00	Retained
Response register 1	RSPR1	H'00	H'00	Retained
Response register 2	RSPR2	H'00	H'00	Retained
Response register 3	RSPR3	H'00	H'00	Retained
Response register 4	RSPR4	H'00	H'00	Retained
Response register 5	RSPR5	H'00	H'00	Retained


Response register 11	RSPR11	H'00	H'00	Retained	R
Response register 12	RSPR12	H'00	H'00	Retained	R
Response register 13	RSPR13	H'00	H'00	Retained	R
Response register 14	RSPR14	H'00	H'00	Retained	R
Response register 15	RSPR15	H'00	H'00	Retained	R
Response register 16	RSPR16	H'00	H'00	Retained	R
CRC status register	RSPRD	H'00	H'00	Retained	R
Data timeout register	DTOUTR	H'FFFF	H'FFFF	Retained	R
Data register	DR	H'xxxx	H'xxxx	Retained	R
FIFO pointer clear register	FIFOCLR	H'00	H'00	Retained	R
DMA control register	DMACR	H'00	H'00	Retained	R
Interrupt control register 2	INTCR2	H'00	H'00	Retained	R
Interrupt status register 2	INTSTR2	H'0x	H'0x	Retained	R

[Legend] x: Undefined

Setting of CRC is unnecessary (automatic ca
End bit is fixed to 1 and its setting is unneces
(automatic setting).


The read value is 0.

• CMDR0 to CMDR4



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	(Command argument)	All 0	R/W	Command arguments See specifications for the MMC card.

• CMDR5



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	CRC	All 0	R	These bits are always read as 0. The write value always be 0.
0	End	0	R	This bit is always read as 0. The write value always be 0.

- Setting of CMDR0 to CMDR4

The CMDR0 to CMDR4, CMDTYR, RSPTYR, TBCR and TBNCR registers should be changed until command transmission has ended (during the CWRE flag in CSTR has to 1 or until command transmit end interrupt has occurred).

Command sequences are controlled by the sequencers in both the MMCIF side and the M side. Normally, these operate synchronously. However, if an error occurs or a command is aborted, these may become temporarily unsynchronized. Be careful when setting the CM in OPCR, issuing the CMD12 command, or processing an error in MMC mode. A new command sequence should be started only after the end of the command sequence on both the MMC and card sides is confirmed. See section 24.4, Operation when an error occurred.

Bit:	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	START
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	START	0	R/W	Starts command transmission when 1 is written. This bit is automatically cleared after the MMCIF receives the START command. When 0 is written to this bit, the operation is not affected.

Bit	Bit Name	Value	R/W	Description
7	CMDOFF	0	R/W	<p>Command Off</p> <p>Aborts all command operations (MMCIF command sequence) when 1 is written after a command is transmitted. This bit is cleared automatically when MMCIF received the CMDOFF command.</p> <p>Write enabled period: From command transmission completion to command sequence end</p> <p>Write of 0: Operation is not affected.</p> <p>Write of 1: Command sequence is forcibly aborted.</p> <p>Note: Do not write to this bit out of the write enabled period.</p>
6	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>
5	RD_CONTI	0	R/W	<p>Read Continue</p> <p>Read data reception is resumed when 1 is written when the sequence has been halted by FIFO full or termination of block reading in multiple block mode.</p> <p>This bit is cleared automatically when 1 is written when the MMCIF received the RD_CONTI command.</p> <p>Write enabled period: While read data reception is halted</p> <p>Write of 0: Operation is not affected.</p> <p>Write of 1: Resumes read data reception.</p> <p>Note: Do not write to this bit out of the write enabled period.</p>

block write is terminated.
 Write of 0: Operation is not affected.
 Write of 1: Starts or resumes write data transmission.
 Note: Do not write to this bit out of the write enable period.

3 to 0	—	All 0	R	Reserved
--------	---	-------	---	----------

These bits are always read as 0. The write value always be 0.

In write data transmission, the contents of the command response and data response should be analyzed, and then transmission should be triggered. In addition, the data transmission should be temporarily halted by FIFO full/empty, and it should be resumed when the preparation has been completed.

In multiple block transfer, the transfer should be temporarily halted at every block break either to continue to the next block or to abort the multiple block transfer command by issuing the CMD12 command. To continue to the next block, the RD_CONTI and DATAEN bits should be set to 1. To issue the CMD12 command, the CMDOFF bit should be set to 1 to abort the sequence on the MMCIF side. When using the auto-mode for a pre-defined multiple block transfer, the setting of the RD_CONTI bit or the DATAEN bit between blocks can be omitted.

7	BUSY	0	R	<p>Command Busy</p> <p>Indicates command execution status. When the CMDOFF bit in OPCR is set to 1, this bit is cleared because the MMCIF command sequence is aborted.</p> <p>0: Idle state waiting for a command, or data block transfer.</p> <p>1: Command sequence execution in progress.</p>
6	FIFO_FULL	0	R	<p>FIFO Full</p> <p>This bit is set to 1 when the FIFO becomes full while data is being received from the card, and cleared to 0 when RD_CONTI is set to 1 or the command sequence is completed.</p> <p>Indicates whether the FIFO is empty or not.</p> <p>0: The FIFO is empty.</p> <p>1: The FIFO is full.</p>
5	FIFO_EMPTY	0	R	<p>FIFO Empty</p> <p>This bit is set to 1 when the FIFO becomes empty while data is being sent to the card, and cleared to 0 when DATA_EN is set to 1 or the command sequence is completed.</p> <p>Indicates whether the FIFO holds data or not.</p> <p>0: The FIFO includes data.</p> <p>1: The FIFO is empty.</p>


3	DTBUSY	0	R	Data Busy	<p>Indicates command execution status. Indicates card is in the busy state after the command sequence of a command without data transfer which includes busy state in the response, or a command with data has been ended.</p> <p>0: Idle state waiting for a command, or command sequence execution in progress</p> <p>1: Card is in the data busy state after command sequence termination.</p>
2	DTBUSY_TU	Undefined	R	Data Busy Pin Status	<p>Indicates the MCDAT pin level. By reading this MCDAT level can be monitored.</p> <p>0: A low level is input to the MCDAT pin.</p> <p>1: A high level is input to the MCDAT pin.</p>
1	—	0	R	Reserved	<p>This bit is always read as 0. The write value should always be 0.</p>
0	REQ	0	R	Interrupt Request	<p>Indicates whether an interrupt is requested or not. interrupt request is the logical OR of the INTSTR0, INTSTR1 and INTSTR2 flags. The INTSTR0, INTSTR1 and INTSTR2 flags set is controlled by the enable in INTCR0, INTSTR1 and INTCR2.</p> <p>0: No interrupt requested.</p> <p>1: Interrupt requested.</p>

Bit	Bit Name	Value	R/W	Description
7	FEIE	0	R/W	FIFO Empty Interrupt Flag Setting Enable 0: Disables FIFO empty interrupt (disables FEIE flag setting). 1: Enables FIFO empty interrupt (enables FEIE flag setting).
6	FFIE	0	R/W	FIFO Full Interrupt Flag Setting Enable 0: Disables FIFO full interrupt (disables FFI flag setting). 1: Enables FIFO full interrupt (enables FFI flag setting).
5	DRPIE	0	R/W	Data Response Interrupt Flag Setting Enable 0: Disables data response interrupt (disables DRPIE flag setting). 1: Enables data response interrupt (enables DRPIE flag setting).
4	DTIE	0	R/W	Data Transfer End Interrupt Flag Setting Enable 0: Disables data transfer end interrupt (disables DTIE flag setting). 1: Enables data transfer end interrupt (enables DTIE flag setting).
3	CRPIE	0	R/W	Command Response Receive End Interrupt Flag Setting Enable 0: Disables command response receive end interrupt (disables CRPIE flag setting). 1: Enables command response receive end interrupt (enables CRPIE flag setting).

1: Enables data busy end interrupt (enables D... setting).

0	BTIE	0	R/W	Multiple block Transfer End Flag Flag Setting E 0: Disables multiple block transfer end flag sett 1: Enables multiple block transfer end flag sett
---	------	---	-----	--

- INTCR1




Bit	Bit Name	Initial Value	R/W	Description
7	INTRQ2E	0	R/W	ERR Interrupt Enable 0: Disables ERR interrupt. 1: Enables ERR interrupt.
6	INTRQ1E	0	R/W	TRAN Interrupt Enable 0: Disables TRAN interrupt. 1: Enables TRAN interrupt.
5	INTRQ0E	0	R/W	FSTAT Interrupt Enable 0: Disables FSTAT interrupt. 1: Enables FSTAT interrupt.
4, 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.



0	CTERIE	0	R/W	Command Timeout Error Interrupt Flag Setting 0: Disables command timeout error interrupt (enables CTERI flag setting). 1: Enables command timeout error interrupt (enables CTERI flag setting).
---	--------	---	-----	---

• INTCR2



Bit	Bit Name	Initial Value	R/W	Description
7	INTRQ3E	0	R/W	FRDY Interrupt Enable 0: Disables FRDY interrupt. 1: Enables FRDY interrupt.
6 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	FRDYIE	0	R/W	FIFO Ready Interrupt Enable 0: Disables FIFO ready interrupt (disables FRDYIE setting). 1: Enables FIFO ready interrupt (enables FRDYIE setting).

Bit	Bit Name	Value	R/W	Description	ou
7	FEI	0	R/W	<p>FIFO Empty Interrupt Flag</p> <p>0: No interrupt [Clearing condition] Write 0 after reading FEI = 1. (Writing 1 is invalid)</p> <p>1: Interrupt requested [Setting condition] When FIFO becomes empty while FEIE = 1 and data is being transmitted (when the FIFO_EMPTY bit in CSTR is set)</p>	FS
6	FFI	0	R/W	<p>FIFO Full Interrupt Flag</p> <p>0: No interrupt [Clearing condition] Write 0 after reading FFI = 1. (Writing 1 is invalid)</p> <p>1: Interrupt requested [Setting condition] When FIFO becomes full while FFIE = 1 and data is being received (when the FIFO_FULL bit in CSTR is set)</p>	FS

4	DTI	0	R/W	Data Transfer End Interrupt Flag 0: No interrupt [Clearing condition] Write 0 after reading DTI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition] When the number of bytes of data transfer specified in TBCR ends while DTIE = 1.	T
3	CRPI	0	R/W	Command Response Receive End Interrupt Flag 0: No interrupt [Clearing condition] Write 0 after reading CRPI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition] When command response reception ends while CRPIE = 1.	T
2	CMDI	0	R/W	Command Transmit End Interrupt Flag 0: No interrupt [Clearing condition] Write 0 after reading CMDI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition] When command transmission ends while CMDIE = 1. (When the CWRE bit in CSTR is cleared.)	T

DBSYIE = 1. (When the DTBUSY bit in CSTR is cleared.)

0	BTI	0	R/W	Multiple block Transfer End Flag	TF
---	-----	---	-----	----------------------------------	----


0: No interrupt
[Clearing condition]
Write 0 after reading BTI = 1.
(Writing 1 is invalid)
1: Interrupt requested
[Setting condition]
When the number of bytes of data transfer specified in TBCR is reached while BTIE = 1 and TBNCR = 0.

2	CRCERI	0	R/W	<p>CRC Error Interrupt Flag</p> <p>0: No interrupt [Clearing condition] Write 0 after reading CRCERI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition]</p> <p>When a CRC error for command response or receive data or a CRC status error for transmit data response is detected while CRCERIE = 1.</p> <p>For the command response, CRC is checked when the RTY4 in RSPTYR is enabled.</p>	E
1	DTERI	0	R/W	<p>Data Timeout Error Interrupt Flag</p> <p>0: No interrupt [Clearing condition] Write 0 after reading DTERI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition]</p> <p>When a data timeout error specified in DTOUTR occurs while DTERIE = 1.</p>	E
0	CTERI	0	R/W	<p>Command Timeout Error Interrupt Flag</p> <p>0: No interrupt [Clearing condition] Write 0 after reading CTERI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition]</p> <p>When a command timeout error specified in TOCR occurs while CTERIE = 1.</p>	E

1	FRDY_TU	Undefined	R	FIFO Ready Flag	—
<p>Regardless of set values of DMAEN and FRDYIE, this bit is read as 0 when FIFO data amount matches the condition set in DMACR[2:0], and otherwise, read as 1.</p>					
0	FRDYI	0	R/W	FIFO Ready Interrupt Flag	FF
<p>0: No interrupt [Clearing condition] Write 0 after reading FRDYI = 1. (Writing 1 is invalid) 1: Interrupt requested [Setting condition] When remained FIFO data does not match the assert condition set in DMACR while DMAEN = 1 and FRDYIE = 1. Note: FRDYI will be set on the setting condition after clearing. To clear it, disable the flag setting by FRDYIE in INTCR2.</p>					

Bit	Bit Name	Initial Value	R/W	Description
7	CLKON	0	R/W	<p>Clock On</p> <p>0: Fixes the transfer clock output from the MCCLK to low level.</p> <p>1: Outputs the transfer clock from the MCCLK.</p>
6 to 4	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>
3	CSEL3	0	R/W	Transfer Clock Frequency Select
2	CSEL2	0	R/W	0000: Reserved
1	CSEL1	0	R/W	0001: Uses the 1/2-divided peripheral clock as a transfer clock
0	CSEL0	0	R/W	<p>0010: Uses the 1/4-divided peripheral clock as a transfer clock</p> <p>0011: Uses the 1/8-divided peripheral clock as a transfer clock</p> <p>0100: Uses the 1/16-divided peripheral clock as a transfer clock</p> <p>0101: Uses the 1/32-divided peripheral clock as a transfer clock</p> <p>0110: Uses the 1/64-divided peripheral clock as a transfer clock</p> <p>0111: Uses the 1/128-divided peripheral clock as a transfer clock</p> <p>1000: Uses the 1/256-divided peripheral clock as a transfer clock</p> <p>1001 to 1111: Setting prohibited</p> <p>Note: To output transfer clock, it is necessary to set the CLKON bit to 1, and set the CSEL[3:0] bits to 0000 and 1001 to 1111.</p>

and enters the command timeout error state when the number of transfer clock cycles reaches the number specified in CTOCR. When the CTERIE bit in INTCR1 is set to 1, the CTERI flag in INTSTR1 is set. As CTOUTC continues counting transfer clock, the CTERI flag setting is repeatedly generated. To perform command timeout error handling, the command sequence should be aborted by setting the CMDOFF bit to 1, and then the CTERI flag should be cleared to prevent extra-interrupt generation.




Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	CTSEL0	1	R/W	Command Timeout Select 0: 128 transfer clock cycles from command transmission completion to response reception completion 1: 256 transfer clock cycles from command transmission completion to response reception completion

Note: If R2 response (17-byte command response) is requested and CTSEL0 is cleared, timeout is generated during response reception. Therefore, set CTSEL0 to 1.



Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	CS3	0	R/W	Transfer Data Block Size
2	CS2	0	R/W	Four or more bytes should be set before executing command with data transfer.
1	CS1	0	R/W	
0	CS0	0	R/W	0000: 1 byte (for forced erase) 0001: 2 bytes 0010: 4 bytes 0011: 8 bytes 0100: 16 bytes 0101: 32 bytes 0110: 64 bytes 0111: 128 bytes 1000: 256 bytes 1001: 512 bytes 1010: 1024 bytes 1011: 2048 bytes 1100 to 1111: Setting prohibited

completed. The multimedia card supports the data busy state such that only the specific command is accepted to write/erase data to/from the flash memory in the card during command sequence execution and after command sequence execution has ended. The data busy state is indicated by a low level output from the card side to the MCDAT pin.



Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	MODE	0	R/W	Operating Mode Specifies the MMCIF operating mode. 0: Operates in MMC mode 1: Setting prohibited

	—	TY6	TY5	TY4	TY3	TY2	TY1	TY0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
6	TY6	0	R/W	Type 6 Specifies a predefined multiple block transaction. TY[1:0] should be set to 01 or 10. When using the command set to this bit, it is necessary to specify the transfer block size and the transfer number in the TBCR and TBNCR respectively.
5	TY5	0	R/W	Type 5 Specifies a multiple block transaction when using secure MMC. TY[1:0] should be set to 01 or 10. Using the command to set to this bit, it is necessary to specify the transfer block size and the transfer number in the TBCR and TBNCR respectively.
4	TY4	0	R/W	Type 4 Set this bit to 1 when specifying the CMD12 command. Bits TY1 and TY0 should be set to 00.

The command sequence of the multiple block transfer specified by this bit ends when it is aborted by CMD12 command.

1	TY1	0	R/W	Types 1 and 0
0	TY0	0	R/W	These bits specify the existence and direction of data transfer. 00: A command without data transfer 01: A command with read data reception 10: A command with write data transmission 11: Setting prohibited

24.3.12 Response Type Register (RSPTYR)

RSPTYR is an 8-bit readable/writable register that specifies command format in conjunction with CMDTYR. Bits RTY2 to RTY0 specify the number of response bytes, and bits RTY5 and RTY4 specify the additional settings.

Bit:	7	6	5	4	3	2	1	0
	—	—	RTY5	RTY4	—	RTY2	RTY1	RTY0
Initial value:	0	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R/W	R/W	R/W

Specifies that the command response CRC is checked through CRC7. Bits RTY2 to RTY0 should be 100.

0: Does not check CRC through CRC7

1: Checks CRC through CRC7

3	—	0	R	Reserved
These bits are always read as 0. The write value always be 0.				
2	RTY2	0	R/W	Response Types 2 to 0
1	RTY1	0	R/W	These bits specify the number of command response bytes.
0	RTY0	0	R/W	000: A command needs no command response. 001: Setting prohibited 010: Setting prohibited 011: Setting prohibited 100: A command needs 6-byte command response. Specified by R1, R1b, R3, R4, and R5 responses. 101: A command needs a 17-byte command response. Specified by R2 response. 110: Setting prohibited 111: Setting prohibited

Note: When checking R2 response, read the value of RSPR0 to RSPR16 after receiving R2 response and check them by software.

CMD3	SET_RELATIVE_ADDR	R1		00		*4
CMD4	SET_DSR	—		00		
CMD7	SELECT/DESELECT_CARD	R1b		00	1	*4
CMD9	SEND_CSD	R2		00		
CMD10	SEND_CID	R2		00		
CMD11	READ_DAT_UNTIL_STOP	R1	1	01		*4
CMD12	STOP_TRANSMISSION	R1b	1	00	1	*4
CMD13	SEND_STATUS	R1		00		*4
CMD15	GO_INACTIVE_STATE	—		00		
CMD16	SET_BLOCKLEN	R1		00		*4
CMD17	READ_SINGLE_BLOCK	R1	*3	01		*4
CMD18	READ_MULTIPLE_BLOCK	R1	*2	*2	01	*4
CMD20	WRITE_DAT_UNTIL_STOP	R1	1	10		*4
CMD23	SET_BLOCK_COUNT	R1		00		*4
CMD24	WRITE_BLOCK	R1	*3	10		*4
CMD25	WRITE_MULTIPLE_BLOCK	R1	*2	*2	10	*4
CMD26	PROGRAM_CID	R1		10		*4
CMD27	PROGRAM_CSD	R1		10		*4
CMD28	SET_WRITE_PROT	R1b		00	1	*4
CMD29	CLR_WRITE_PROT	R1b		00	1	*4
CMD30	SEND_WRITE_PROT	R1		01		*4

CMD36	ERASE	R1b	00	1	*4
CMD39	FAST_IO	R4	00		*4
CMD40	GO_IRQ_STATE	R5	00		*4
CMD42	LOCK_UNLOCK	R1b	10	1	*4
CMD55	APP_CMD	R1	00		*4
CMD56	GEN_CMD	R1b	*5	1	*4

Notes: A blank: Means value 0.

1. These commands are not supported after MMCA Ver3.1 specification cards.
2. Set the TY6 bit and clear the TY2 bit when the transfer block number is set in read access. Clear the TY6 bit and set the TY2 bit when the transfer block number is not set in read access.
3. Set this bit when using secure MMC multiple block transaction.
4. Set this bit when checking CRC of command and response other than R2. Not possible to check CRC of R2.
5. Set these bits to 01 in read and 10 in write access.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	TBNCR	All 0	R/W	Transfer Block Number Counter [Clearing condition] When the specified number of blocks are transferred, 0 is written to TBNCR.


Table 24.6 Correspondence between Command Response Byte Number and RSP

MMC Mode Response		
RSPR registers	6 bytes (R1, R1b, R3, R4, R5)	17 bytes (R2)
RSPR0	—	1st byte
RSPR1	—	2nd byte
RSPR2	—	3rd byte
RSPR3	—	4th byte
RSPR4	—	5th byte
RSPR5	—	6th byte
RSPR6	—	7th byte
RSPR7	—	8th byte
RSPR8	—	9th byte
RSPR9	—	10th byte
RSPR10	—	11th byte
RSPR11	1st byte	12th byte
RSPR12	2nd byte	13th byte
RSPR13	3rd byte	14th byte
RSPR14	4th byte	15th byte
RSPR15	5th byte	16th byte
RSPR16	6th byte	17th byte

RSPR0 to RSPR16 are simple shift registers. A command response that has been shifted automatically cleared, and it is continuously shifted until it is shifted out from bit 7 in RSPR. To clear unnecessary bytes to H'00, write an arbitrary value to each RSPR.

7 to 0 RSPR H'00 R/W These bits are cleared to H'00 by writing an arbitrary value.
 RSPR0 to RSPR16 comprise a continuous 17-bit register.

- RSPRD




Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
4 to 0	RSPRD	00000	R/W	CRC status [Clearing condition] When writing any value to these bits, cleared to 0. CRC status is stored. CRC status is command response from the card when data is written in MMC card.



and enters the data timeout error states when the number of prescaler outputs reaches the value specified in DTOUTR. When the DTERIE bit in INTCR1 is set to 1, the DTERI flag in INTCR1 is set. As DTOUTC continues counting prescaler output, the DTERI flag setting condition is repeatedly generated. To perform data timeout error handling, the command sequence should be aborted by setting the CMDOFF bit to 1, and then the DTERI flag should be cleared to prevent extra-interrupt generation.

For a command with data busy status, data timeout cannot be monitored since the command sequence is terminated before entering the data busy state. Timeout in the data busy state cannot be monitored by firmware.



Bit	Bit Name	Initial Value	R/W	Description
15 to 0	DTOUTR	All 1	R/W	Data Timeout Time/10,000 Data timeout time: Peripheral clock cycle × DTERI setting value × 10,000.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	DR	Undefined	R/W	Register for reading/writing FIFO data. Word/byte access is enabled. When DR is accessed in words, the upper and lower bytes are transmitted or received in that order. Both word access and byte access can be done in random order. However, (DR address + 1) cannot be accessed in word access. Word access and byte access can be done in random order. However, (DR address + 1) cannot be accessed in word access.

The following shows examples of DR access.

When data is written to DR in the following steps 1 to 4, the transmit data is stored in the FIFO as shown in figure 24.2.


1. Write word data H'0123 to DR.
2. Write byte data H'45 to DR.
3. Write word data H'6789 to DR.
4. Write byte data H'AB to DR.

When the receive data is stored in the FIFO as shown in figure 24.2 (for example, after data started to be received while the FIFO is empty and data is received in the order of H'01, H'45, H'67, H'89, H'AB), data can be read from DR in the following steps 5 to 8.

5. Read byte data H'01 from DR.
6. Read word data H'2345 from DR.
7. Read byte data H'67 from DR.
8. Read word data H'89AB from DR.

Figure 24.2 DR Access Example**24.3.17 FIFO Pointer Clear Register (FIFOCLR)**

The FIFO write/read pointer is cleared by writing an arbitrary value to FIFOCLR.



Bit	Bit Name	Initial Value	R/W	Description
7 to 0	FIFOCLR	H'00	W	The FIFO pointer is cleared by writing an arbitrary value to this register.

Bit	Bit Name	Value	R/W	Description
7	DMAEN	0	R/W	DMA Enable 0: Disables output of DMA request signal. 1: Enables output of DMA request signal.
6	AUTO	0	R/W	Auto Mode for pre-defined multiple block transfer DMA transfer 0: Disable auto mode 1: Enable auto mode
5 to 3	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
2	SET2	0	R/W	DMA Request Signal Assert Condition
1	SET1	0	R/W	Sets DMA request signal assert condition.
0	SET0	0	R/W	000: Not output 001: FIFO remained data is 1/4 or less of FIFO capacity 010: FIFO remained data is 1/2 or less of FIFO capacity 011: FIFO remained data is 3/4 or less of FIFO capacity 100: FIFO remained data is 1 byte or more. 101: FIFO remained data is 1/4 or more of FIFO capacity 110: FIFO remained data is 1/2 or more of FIFO capacity 111: FIFO remained data is 3/4 or more of FIFO capacity

24.4.1 Operations in MMC Mode

MMC mode is an operating mode in which the transfer clock is output from the MCCLK pin, command transmission/response receive occurs via the MCCMD pin, and data is transmitted/received via the MCDAT pin. In this mode the next command can be issued while data is being transmitted/received.

This feature is efficient for multiple block or stream transfer. In this case, the next command is the CMD12 command, which aborts the current command sequence.

In MMC mode, broadcast commands that simultaneously issue commands to multiple cards are supported. After information of the inserted cards is recognized by a broadcast command, a relative address is given to each card. One card is selected by the relative address, other cards are deselected, and then various commands are issued to the selected card.

Commands in MMC mode are basically classified into three types: broadcast, relative address, and flash memory operation commands. The card can be operated by issuing these commands appropriately according to the card state.

(1) Operation of Broadcast Commands

CMD0, CMD1, CMD2, and CMD4 are broadcast commands. These commands and the response command comprise a sequence assigning relative addresses to individual cards. In this sequence, the CMD output format is open drain, and the command response is wired-OR. During the issuance of this command sequence, the transfer clock frequency should be set to a sufficiently low value.

- By repeating CMD2 and CMD3, RCAs are given to all cards in the ready state to make them enter the standby state.

(2) Operation of Relative Address Commands

CMD7, CMD9, CMD10, CMD13, CMD15, CMD39, and CMD55 are relative address commands that address the card by RCA. The relative address commands are used to read card administration information and original information, and to change the specific card states.

CMD7 sets one addressed card to the transfer state, and the other cards to the standby state. The card in the transfer state can execute flash-memory operation commands, other than broadcast or relative-address commands.

(3) Operation of Commands Not Requiring Command Response

Some broadcast commands do not require a command response.

Figure 24.3 shows an example of the command sequence for commands that do not require a command response.

Figure 24.4 shows the operational flow for commands that do not require a command response.

- Make settings to issue the command.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be driven until the end bit output is completed.
- The end of the command sequence is detected by polling the BUSY flag in CSTR or by the command transmit end interrupt (CMDI).




Figure 24.3 Example of Command Sequence for Commands Not Requiring Command Response




Figure 24.4 Example of Operational Flow for Commands Not Requiring Command Response

(4) Operation of Commands without Data Transfer

Broadcast, relative address, and flash memory operation commands include a number of commands that do not include data transfer. Such commands execute the desired data transfer using command arguments and command responses. For a command that is related to time-consuming processing such as flash memory write/erase, the card indicates the data busy using the MCDAT.

Figures 24.5 and 24.6 show examples of the command sequence for commands without data transfer.

Figure 24.7 shows the operational flow for commands without data transfer.

- Make settings to issue the command.
- Set the START bit in CMDSTRT to 1 to start command transmission. Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).

- The MCCMD and MCDAT pins go to the high impedance state when the MMCIF and MMC card do not drive the bus and the input level of these pins are high because they are pulled-up internally.




Figure 24.5 Example of Command Sequence for Commands without Data Transfer (No Data Busy State)




Figure 24.6 Example of Command Sequence for Commands without Data Transfer (with Data Busy State)




Figure 24.7 Example of Operational Flow for Commands without Data Transfer

suspended. Once the command sequence is suspended, process the data in FIFO if necessary before allowing the command sequence to continue.

Note: In multiple block transfer, when the command sequence is ended (the CMDOFF bit is written to 1) before command response reception (CRPI), the command response may not be received correctly. Therefore, to receive the command response correctly, the command sequence must be continued (set the RD_CONT bit to 1) until the command response reception ends.

Figures 24.8 to 24.11 show examples of the command sequence for commands with read data.

Figures 24.12 to 24.14 show the operational flows for commands with read data.

- Make settings to issue the command, and clear FIFO.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be driven until the end bit output is completed. Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).
- The command response is received from the card. If the card does not return the command response, the command response is detected as a command timeout error (CTERI).
- Read data is received from the card.
- The inter-block suspension in multiple block transfer and suspension by the FIFO full interrupt are detected by the data transfer end interrupt (DTI) and FIFO full interrupt (FFI), respectively. To continue the command sequence, the RD_CONTI bit in OPCR should be set to 1. To suspend the command sequence, the CMDOFF bit in OPCR should be set to 1, and CMD12 should be issued. Unless the sequence is suspended in pre-defined multiple block transfer, CMD12 is not needed.




Figure 24.8 Example of Command Sequence for Commands with Read Data (Block Size \leq FIFO Size)




Figure 24.9 Example of Command Sequence for Commands with Read Data (Block Size > FIFO Size)




Figure 24.10 Example of Command Sequence for Commands with Read D (Multiple Block Transfer)




Figure 24.11 Example of Command Sequence for Commands with Read Data (Stream Transfer)




Figure 24.12 Example of Operational Flow for Commands with Read Data (Single Block Transfer)





Figure 24.13 Example of Operational Flow for Commands with Read Data (Open-ended Multiple Block Transfer)



[Legend]

Len: Block length[Byte]

Cap: FIFO size[Byte]

n (FFI): Number of FFI from read sequence starts

n (DTI): Number of DTI from read sequence start

Figure 24.13 Example of Operational Flow for Commands with Read Data (Open-ended Multiple Block Transfer)




Figure 24.13 Example of Operational Flow for Commands with Read Data (Pre-defined Multiple Block Transfer)




Figure 24.14 Example of Operational Flow for Commands with Read Data (Stream Transfer)

of the transmission is set before transfer.


When the FIFO is full between blocks in multiple block transfer, the command sequence is suspended. Once the command sequence is suspended, process the data in FIFO if necessary before allowing the command sequence to continue.

Figures 24.15 to 24.18 show examples of the command sequence for commands with write data.


Figures 24.19 to 24.21 show the operational flows for commands with write data.

- Make settings to issue a command, and clear FIFO.
- Set the START bit in CMDSTRT to 1 to start command transmission. MCCMD must be driven until the end bit output is completed.
- Command transmission completion can be confirmed by the command transmit end interrupt (CMDI).
- The command response is received from the card.
- If the card returns no command response, the command response is detected by the command response timeout error (CTERI).
- Set the write data to FIFO.
- Set the DATAEN bit in OPCR to 1 to start write data transmission. MCDAT must be driven until the end bit output is completed.
- Inter-block suspension in multiple block transfer and suspension according to the FIFO full interrupt (FFI) are detected by the data response interrupt (DRPI) and FIFO empty interrupt (FEI), respectively. To continue the command sequence, set the next data to FIFO and set the DATAEN bit in OPCR to 1. To end the command sequence, set the CMDOFF bit in OPCR to 1 and issue CMD12. Unless the sequence is suspended in pre-defined multiple block transfer, CMD12 is not needed.

even after a FIFO empty interrupt is detected. In this case, complete the command sequence after at least 24 transfer clock cycles.



**Figure 24.15 Example of Command Sequence for Commands with Write D
(Block Size \leq FIFO Size)**



**Figure 24.16 Example of Command Sequence for Commands with Write Data
(Block Size > FIFO Size)**




Figure 24.17 Example of Command Sequence for Commands with Write Data (Multiple Block Transfer)




Figure 24.18 Example of Command Sequence for Commands with Write Data (Stream Transfer)




Figure 24.19 Example of Operational Flow for Commands with Write Data (Single Block Transfer)





Figure 24.20 Example of Operational Flow for Commands with Write Data (Open-ended Multiple Block Transfer)



Note: * Write data for block size (block size < or = FIFO size) or for FIFO size (block size > FIFO size).

[Legend]


Len: Block length[Byte]

Cap: FIFO size[Byte]


n (FEI): Number of FEI from read sequence starts

n (DRPI): Number of DRPI from write sequence starts

Figure 24.20 Example of Operational Flow for Commands with Write Data (Open-ended Multiple Block Transfer)



**Figure 24.20 Example of Operational Flow for Commands with Write Data
(Pre-defined Multiple Block Transfer)**



Note: * Write data for block size (block size < or = FIFO size) or for FIFO size (block size > FIFO size).
 [Legend]
 Len: Block length[Byte]
 Cap: FIFO size[Byte]
 n (FEI): Number of FEI from read sequence starts
 n (DRPI): Number of DRPI from write sequence starts

Figure 24.20 Example of Operational Flow for Commands with Write Data (Pre-defined Multiple Block Transfer)




Figure 24.21 Example of Operational Flow for Commands with Write Data (Stream Transfer)

TRAN	Data response	DRPI
	Data transfer end	DTI
	Command response receive end	CRPI
	Command transmit end	CMDI
	Data busy end	DBSYI
ERR	CRC error	CRCERI*
	Data timeout error	DTERI
	Command timeout error	CTERI
FRDY	FIFO ready	FRDYI

Note: Except for CRC error of R2 command and response.

- Read command transmission is started.
- Command response is received from the card.
- Read data is received from the card.
- After the read sequence, data remains in FIFO. If necessary, write 100 to SET[2:0] in to read all data from FIFO.
- Confirm that the DMAC transfer is completed and set the DMAEN bit in DMACR to 1.
- Set the CMDOFF bit to 1 and clear DMACR to H'00 if a CRC error (CRCERI) or a command timeout error (CTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear DMACR to H'00, and clear FIFO if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the read data reception.

When using DMA, next block read is resumed automatically when the AUTO bit in DMACR is set to 1 and normal read is detected after the block transfer end of a pre-defined multiple block transfer. Figure 24.25 shows the operational flow for a pre-defined multiple block read using DMA mode.

- Clear FIFO.
- Set the block number to TBNCR.
- Set DMACR.
- Read command transmission is started.
- Command response is received from the card.
- Read data is received from the card.
- Detect the command timeout error (CTERI) if a command response is not received from the card.
- The end of the command sequence is detected by polling the BUSY flag in CSTR or the pre-defined multiple block transfer end flag (BTI).

Note: * In multiple block transfer, when the command sequence is ended (the CMDG bit written to 1) before command response reception (CRPI), the command response may not be received correctly. Therefore, to receive the command response correctly, the command sequence must be continued (set the RD_CONT bit to 1) until the response reception ends.
Access from the DMAC to FIFO must be done in bytes or words.




Figure 24.22 Example of Read Sequence Flow (Single Block Transfer)




Figure 24.23 Example of Read Sequence Flow (1) (Open-ended Multiple Block T




Figure 24.23 Example of Read Sequence Flow (2) (Open-ended Multiple Block Transfer)




Figure 24.23 Example of Read Sequence Flow (3) (Pre-defined Multiple Block T




Figure 24.23 Example of Read Sequence Flow (4) (Pre-defined Multiple Block Transfer)




Figure 24.24 Example of Operational Flow for Stream Read Transfer




Figure 24.25 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (1)




Figure 24.25 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Read Transfer (2)

ready interrupt (FRDY1) or DMAC has transferred all data to FIFO. Then set 1 to the DATAEN bit in OPCR to start write-data transmission.

In a write to the card by stream transfer, the MMCIF continues data transfer to the card after a FIFO empty interrupt is detected. Therefore, complete the write sequence after 24 card clock cycles.

- Confirm that the DMAC transfer is completed and be sure to clear the DMAEN bit in DMACR to 0.
- Set the CMDOFF bit to 1 if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear FIFO, and clear DMACR to H'00 if a CRC error (CRCERI) or a data timeout error (DTERI) occurs in the write data transmission.

When using DMA, an inter-block interrupt can be processed by hardware in pre-defined multiple block transfer by setting the AUTO bit in DMACR to 1. Figure 24.29 shows the operation for a pre-defined multiple block write sequence using auto-mode.

- Clear FIFO.
- Set the block number to TBNCR.
- Set the START bit in CMDSTRT to 1 and begin command transmission.
- Command response is received from the card.
- A command timeout error (CTERI) is detected if a command response is not received from the card.
- Set DMACR and write data in FIFO.
- Confirm that the DMA transfer has been completed and clear the DMAEN bit in DMACR to 0.
- Detect the end of the command sequence by polling the BUSY flag in CSTR or through the pre-defined multiple block transfer end flag (BTI).

- Set the CMDOFF bit to 1 and clear DMACR to H'00 if a CRC error (CRCEK1) or a timeout error (CTERI) occurs in the command response reception.
- Set the CMDOFF bit to 1, clear DMACR to H'00, and clear FIFO if a CRC error (CRCEK1) or a data timeout error (DTERI) occurs in the write data transmission.

Note: Access from the DMAC to FIFO must be done in bytes or words.




Figure 24.26 Example of Write Sequence Flow (1) (Single Block Transfer)




Figure 24.26 Example of Write Sequence Flow (2) (Single Block Transfer)




Figure 24.27 Example of Write Sequence Flow (1) (Open-ended Multiple Block T




Figure 24.27 Example of Write Sequence Flow (2) (Open-ended Multiple Block T




Figure 24.27 Example of Write Sequence Flow (3) (Pre-defined Multiple Block T




Figure 24.27 Example of Write Sequence Flow (4) (Pre-defined Multiple Block T




Figure 24.28 Example of Operational Flow for Stream Write Transfer




Figure 24.29 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Write Transfer (1)




Figure 24.29 Example of Operational Flow for Auto-mode Pre-defined Multiple Block Write Transfer (2)

25.1 Features

The HAC has the following features:

- Supports Digital interface to a subset of a single AC'97 revision 2.1 Audio Codec
- PIO transfer of status slots 1 and 2 in Rx frames
- PIO transfer of command slots 1 and 2 in Tx frames
- PIO transfer of data slots 3 and 4 in Rx frames
- PIO transfer of data slots 3 and 4 in Tx frames
- Selectable 16-bit or 20-bit DMA transfer of data slots 3 and 4 in Rx frames
- Selectable 16-bit or 20-bit DMA transfer of data slots 3 and 4 in Tx frames
- Accommodates various sampling rates by qualifying slot data with tag bits and monitoring Tx frame request bits of Rx frames
- Generates data ready, data request, overrun and underrun interrupts
- Supports cold reset, warm reset, and power-down mode




Figure 25.1 Block Diagram

25.2 Input/Output Pins

Table 25.1 describes the HAC pin configuration.

Table 25.1 Pin Configuration

Pin Name	I/O	Function
HAC_BITCLK	Input	HAC serial data clock
HAC_SDIN	Input	HAC serial data incoming to Rx frame
HAC_SDOUT	Output	HAC serial data outgoing from Tx frame
HAC_SYNC	Output	HAC frame sync
HAC_RES	Output	HAC reset (negative logic signal)

Note: These pins are multiplexed with the SIOF, SSI and GPIO pins.

Command/status data register	HACCSDR	R/W	H'FFE4 0024	H'1FE4 0024	32
PCM left channel register	HACPCML	R/W	H'FFE4 0028	H'1FE4 0028	32
PCM right channel register	HACPCMR	R/W	H'FFE4 002C	H'1FE4 002C	32
TX interrupt enable register	HACTIER	R/W	H'FFE4 0050	H'1FE4 0050	32
TX status register	HACTSR	R/W	H'FFE4 0054	H'1FE4 0054	32
RX interrupt enable register	HACRIER	R/W	H'FFE4 0058	H'1FE4 0058	32
RX status register	HACRSR	R/W	H'FFE4 005C	H'1FE4 005C	32
HAC control register	HACACR	R/W	H'FFE4 0060	H'1FE4 0060	32

Table 25.3 Register States of HAC in Each Processing Mode

Register Name	Abbrev.	Power-on Reset by <u>PRESET</u> Pin/WDT/ H-UDI	Manual Reset by WDT/ Multiple Exceptions	Sleep by SLEEP Instruction
Control and status register	HACCR	H'0000 0200	H'0000 0200	Retained
Command/status address register	HACCSAR	H'0000 0000	H'0000 0000	Retained
Command/status data register	HACCSDR	H'0000 0000	H'0000 0000	Retained
PCM left channel register	HACPCML	H'0000 0000	H'0000 0000	Retained
PCM right channel register	HACPCMR	H'0000 0000	H'0000 0000	Retained
TX interrupt enable register	HACTIER	H'0000 0000	H'0000 0000	Retained
TX status register	HACTSR	H'F000 0000	H'F000 0000	Retained
RX interrupt enable register	HACRIER	H'0000 0000	H'0000 0000	Retained
RX status register	HACRSR	H'0000 0000	H'0000 0000	Retained
HAC control register	HACACR	H'8400 0000	H'8400 0000	Retained

Initial value: 0 0 0 0 0 0 1 0 0 0 0 0 0 0
 R/W: R R R R W W R R R R W R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	All 0	R	Reserved Always 0 for read and write.
15	CR	0	R	Codec Ready 0: The HAC-connected codec is not ready. 1: The HAC-connected codec is ready.
14 to 12	—	All 0	R	Reserved Always read as 0. Write prohibited.
11	CDRT	0	W	HAC Cold Reset Use a cold reset only after power-on, or only to return from the power-down mode by the power-down command. [Write] 0: Always write 0 to this bit before writing 1 again. 1: Performs a cold reset on the HAC. [Read] Always read as 0.

9	—	1	R	Reserved Always 1 for read and write.
8 to 6	—	All 0	R	Reserved Always 0 for read and write.
5	ST	0	W	Start Transfer [Write] 1: Starts data transmission/reception. 0: Stops data transmission/reception at the end of the current frame. Do not take this action to terminate transmission/reception in normal operation. [Read] Always read as 0.
4 to 0	—	All 0	R	Reserved Always 0 for read and write.

To place the off-chip codec device into the power-down mode, write 1 to bit 12 of the register index 26 in the off-chip codec via the HAC. When entering the power-down mode, the off-chip codec stops HAC_BITCLK and suspends the normal operation. The off-chip codec acts in the same manner at power-on. To resume the normal operation, perform a cold reset or a warm reset on the off-chip codec.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	CA3/ SA3	CA2/ SA2	CA1/ SA1	CA0/ SA0	SLR EQ3	SLR EQ4	SLR EQ5	SLR EQ6	SLR EQ7	SLR EQ8	SLR EQ9	SLR EQ10	SLR EQ11	SLR EQ12	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	—	All 0	R	Reserved Always 0 for read and write.
19	RW	0	R/W	Codec Read/Write Command 0: Notifies the off-chip codec device of a write to the register specified in the address field (CA0/SA0). Write the data to HACCSSDR in advance. When HACACR.TX12_ATOMIC is 1, the HA transmits HACCSAR and HACCSSDR as a pair in the same Tx frame. When HACACR.TX12_ATOMIC is 0, transmit HACCSAR and HACCSSDR in the same Tx frame. The order is not guaranteed. 1: Notifies the off-chip codec device of a read from the register specified in the address field (CA0/SA0).

11	SLREQ3	0	R	Slot Requests 3 to 12
10	SLREQ4	0	R	Valid only in the Rx frame. Indicate whether the slot is requesting slot data in the next Tx frame.
9	SLREQ5	0	R	Automatically set by hardware, and corresponds to bits 11 to 2 of slot 1 in the Rx frame.
8	SLREQ6	0	R	
7	SLREQ7	0	R	0: Slot data is requested.
6	SLREQ8	0	R	1: Slot data is not requested.
5	SLREQ9	0	R	
4	SLREQ10	0	R	
3	SLREQ11	0	R	
2	SLREQ12	0	R	
1, 0	—	All 0	R	Reserved Always 0 for read and write.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	CD11/ SD11	CD10/ SD10	CD9/ SD9	CD8/ SD8	CD7/ SD7	CD6/ SD6	CD5/ SD5	CD4/ SD4	CD3/ SD3	CD2/ SD2	CD1/ SD1	CD0/ SD0	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	—	All 0	R	Reserved Always 0 for read and write.
19	CD15/SD15	0	R/W	Command Data 15 to 0/Status Data 15 to 0
18	CD14/SD14	0	R/W	Write data to these bits and then write the code register address in HACCSAR. The HAC then the data to the codec.
17	CD13/SD13	0	R/W	Read these bits to get the contents of the code indicated by HACCSAR.
16	CD12/SD12	0	R/W	
15	CD11/SD11	0	R/W	
14	CD10/SD10	0	R/W	
13	CD9/SD9	0	R/W	
12	CD8/SD8	0	R/W	
11	CD7/SD7	0	R/W	
10	CD6/SD6	0	R/W	
9	CD5/SD5	0	R/W	
8	CD4/SD4	0	R/W	
7	CD3/SD3	0	R/W	
6	CD2/SD2	0	R/W	
5	CD1/SD1	0	R/W	
4	CD0/SD0	0	R/W	
3 to 0	—	All 0	R	Reserved Always 0 for read and write.



R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	—	All 0	R	Reserved Always 0 for read and write.
19 to 0	D19 to D0	All 0	R/W	Data 19 to 0 Write the PCM playback left channel data to the DAC. The HAC then transmits the data to the codec on a demand basis. Read these bits to get the PCM record left channel data from the codec.

Bit	Bit Name	Value	R/W	Description
31 to 16	LD15 to LD0	All 0	R/W	<p>Left Data 15 to 0</p> <p>Write the PCM playback left channel data to the DAC. The HAC then transmits the data to the codec on an on-demand basis.</p> <p>Read these bits to get the PCM record left channel data from the codec.</p>
15 to 0	RD15 to RD0	All 0	R/W	<p>Right Data 15 to 0</p> <p>Write the PCM playback right channel data to the DAC. The HAC then transmits the data to the codec on an on-demand basis.</p> <p>Read these bits to get the PCM record right channel data from the codec.</p>

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 20	—	All 0	R	Reserved Always 0 for read and write.
19 to 0	D19 to D0	All 0	R/W	Data 19 to 0 Write the PCM playback right channel data to these bits. The HAC then transmits the data to the DAC on an on-demand basis. Read these bits to get the PCM record right channel data from the codec.

Bit	Bit Name	Initial Value	R/W	Description
31, 30	—	All 0	R	Reserved Always 0 for read and write.
29	PLTFRQIE	0	R/W	PCML TX Request Interrupt Enable 0: Disables PCML TX request interrupts 1: Enables PCML TX request interrupts
28	PRTFRQIE	0	R/W	PCMR TX Request Interrupt Enable 0: Disables PCMR TX request interrupts 1: Enables PCMR TX request interrupts
27 to 10	—	All 0	R	Reserved Always 0 for read and write.
9	PLTFUNIE	0	R/W	PCML TX Underrun Interrupt Enable 0: Disables PCML TX underrun interrupts 1: Enables PCML TX underrun interrupts
8	PRTFUNIE	0	R/W	PCMR TX Underrun Interrupt Enable 0: Disables PCMR TX underrun interrupts 1: Enables PCMR TX underrun interrupts
7 to 0	—	All 0	R	Reserved Always 0 for read and write.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R R R R R R R/W R/W R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31	CMDAMT	1	R/W*2	Command Address Empty 0: CSAR Tx buffer contains untransmitted data 1: CSAR Tx buffer is empty and ready to store
30	CMDDMT	1	R/W*2	Command Data Empty 0: CSDR Tx buffer contains untransmitted data 1: CSDR Tx buffer is empty and ready to store
29	PLTFRQ	1	R/W*2	PCML TX Request 0: PCML Tx buffer contains untransmitted data 1: PCML TX buffer is empty and needs to store data DMA mode, writing to HACPCML will automatically clear this bit to 0.
28	PRTFRQ	1	R/W*2	PCMR TX Request 0: PCMR Tx buffer contains untransmitted data 1: PCMR TX buffer is empty and needs to store data DMA mode, writing to HACPCMR will automatically clear this bit to 0.
27 to 10	—	All 0	R	Reserved Always 0 for read and write.



7 to 0	—	All 0	R	Reserved
--------	---	-------	---	----------

Always 0 for read and write.

-
- Notes: 1. CMDAMT and CMDDMT have no associated interrupts. Poll these bits until they read as 1 before writing a new command to HACCSAR/HACCSDR. When bit 7 of HACCSAR is 0 and TX12_ATOMIC is 1, take the following steps:
1. Initialize CMDDMT and CMDAMT before first accessing a codec register. Initialization by any reset event.
 2. After making the settings in HACCSDR and HACCSAR, poll CMDDMT and CMDAMT until they are cleared to 1, and then initialize these bits.
 3. Now the next write to a register is available.
2. These bits are read/write. Writing 0 to the bit initializes it but writing 1 has no effect.

Bit	Bit Name	Initial Value	R/W	Description
31 to 23	—	All 0	R	Reserved Always 0 for read and write.
22	STARYIE	0	R/W	Status Address Ready Interrupt Enable 0: Disables status address ready interrupts. 1: Enables status address ready interrupts.
21	STDRYIE	0	R/W	Status Data Ready Interrupt Enable 0: Disables status data ready interrupts. 1: Enables status data ready interrupts.
20	PLRFRQIE	0	R/W	PCML RX Request Interrupt Enable 0: Disables PCML RX request interrupts. 1: Enables PCML RX request interrupts.
19	PRRFRQIE	0	R/W	PCMR RX Request Interrupt Enable 0: Disables PCMR RX request interrupts. 1: Enables PCMR RX request interrupts.
18 to 14	—	All 0	R	Reserved Always 0 for read and write.
13	PLRFOVIE	0	R/W	PCML RX Overrun Interrupt Enable 0: Disables PCML RX overrun interrupts. 1: Enables PCML RX overrun interrupts.
12	PRRFOVIE	0	R/W	PCMR RX Overrun Interrupt Enable 0: Disables PCMR RX overrun interrupts. 1: Enables PCMR RX overrun interrupts.
11 to 0	—	All 0	R	Reserved Always 0 for read and write.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R R R/W R/W R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 23	—	All 0	R	Reserved Always 0 for read and write.
22	STARY	0	R/W	Status Address Ready 0: HACCSAR (status address) is not ready. 1: HACCSAR (status address) is ready.
21	STDRY	0	R/W	Status Data Ready 0: HACCSDR (status data) is not ready. 1: HACCSDR (status data) is ready.
20	PLRFRQ	0	R/W	PCML RX Request 0: PCML RX data is not ready. 1: PCML RX data is ready and must be read. In mode, reading HACPCML automatically clears bit to 0.
19	PRRFRQ	0	R/W	PCMR RX Request 0: PCMR RX data is not ready. 1: PCMR RX data is ready and must be read. In mode, reading HACPCMR automatically clears bit to 0.
18 to 14	—	All 0	R	Reserved Always 0 for read and write.

11 to 0 — All 0 R Reserved

Always 0 for read and write.

Note: * This register is read/write. Writing 0 to the bit initializes it but writing 1 has no

25.3.10 HAC Control Register (HACACR)

HACACR is a 32-bit read/write register used for controlling the HAC interface.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	DMA RX16	DMA TX16	—	—	TX12_ ATOMIC	—	RXDMAL_ _EN	TXDMAL_ _EN	RXDMAR_ _EN	TXDMAR_ _EN	—	—	—
Initial value:	1	0	0	0	0	1	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R	R	R/W	R	R/W	R/W	R/W	R/W	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31	—	1	R	Reserved Always 1 for read and write..
30	DMARX16	0	R/W	16-bit RX DMA Enable 0: Disables 16-bit packed RX DMA mode. En- RXDMAL_EN and RXDMAR_EN settings. 1: Enables 16-bit packed RX DMA mode. Dis- RXDMAL_EN and RXDMAR_EN settings.

0: Transmits TX data in HACCSAR and that in HACSSDR separately. (Setting prohibited)
 1: Transmits TX data in HACCSAR and that in HACSSDR in the same frame if bit 19 in HACCSAR is 0 (write). (HACCSAR must be written last.)

25	—	0	R	Reserved Always 0 for read and write.
24	RXDMAL_EN	0	R/W	RX DMA Left Enable 0: Disables 20-bit RX DMA for HACPCML. 1: Enables 20-bit RX DMA is for HACPCML.
23	TXDMAL_EN	0	R/W	TX DMA Left Enable 0: Disables 20-bit TX DMA for HACPCML. 1: Enables 20-bit TX DMA for HACPCML.
22	RXDMAR_EN	0	R/W	RX DMA Right Enable 0: Disables 20-bit RX DMA for HACPCMR. 1: Enables 20-bit RX DMA for HACPCMR.
21	TXDMAR_EN	0	R/W	TX DMA Right Enable 0: Disables 20-bit TX DMA for HACPCMR. 1: Enables 20-bit TX DMA for HACPCMR.
20 to 0	—	All 0	R	Reserved Always 0 for read and write.

Figure 25.2 AC97 Frame Slot Structure**Table 25.4 AC97 Transmit Frame Structure**

Slot	Name	Description
0	SDATA_OUT TAG	Codec IDs and Tags indicating valid data
1	Control CMD Addr write port	Read/write command and register address
2	Control DATA write port	Register write data
3	PCM L DAC playback	Left channel PCM output data
4	PCM R DAC playback	Right channel PCM output data
5	Modem Line 1 DAC	Modem 1 output data (unsupported)*
6	PCM Center	Center channel PCM data (unsupported)*
7	PCM Surround L	Surround left channel PCM data (unsupported)*
8	PCM Surround R	Surround right channel PCM data (unsupported)*
9	PCM LFE	LFE channel PCM data (unsupported)*
10	Modem Line 2 DAC	Modem 2 output data (unsupported)*
11	Modem handset DAC	Modem handset output data (unsupported)*
12	Modem IO control	Modem control IO output (unsupported)*

Notes: * There is no register for unsupported functions.

7 to 9	Reserved	Reserved
10	Modem Line 2 ADC	Modem 2 input data (unsupported)*
11	Modem handset input DAC	Modem handset input data (unsupported)*
12	Modem IO status	Modem control IO input (unsupported)*

Notes: * There is no register for unsupported functions.

25.5 Operation

25.5.1 Receiver

The HAC receiver receives serial audio data input on the HAC_SDIN pin, synchronous to HAC_BITCLK. From slot 0, the receiver extracts tag bits that indicate which other slots contain valid data. It will update the receive data only when receiving valid slot data indicated by tag bits.

Supporting data only in slots 1 to 4, the receiver ignores tag bits and data related to slots 3 and 4. It loads valid slot data to the corresponding shift register to hold the data for PIO or DMA transfer and sets the corresponding status bits. It is possible to read 20-bit data within a 32-bit register using PIO.

In the case of RX overrun, the new data will overwrite the current data in the RX buffer of the HAC.

In the case of a TX underrun, the HAC will transmit the current TX buffer data until the next data arrives.

25.5.3 DMA

The HAC supports DMA transfer for slots 3 and 4 of both the RX and TX frames. Specific data size for DMA transfer, 16 or 20 bits, with the DMARX16 and DMATX16 bits in HACACR.


When the data size is 20 bits, transfer of data slots 3 and 4 requires two local bus access cycles. Since each of the receiver and transmitter has its DMA request, the stereo mode generates two DMA requests for slots 3 and 4 separately. The mono mode generates a DMA request for just one slot.

When the data size is 16 bits, data from slots 3 and 4 are packed into a single 32-bit quad. Left data and right data are in PCML), which requires only one local bus access cycle.

It may be necessary to halt a DMA transfer before the end count is reached, depending on your applications. If so, clear the corresponding DMA bit in HACACR to 0 (DMA disabled). To resume a DMA transfer, reprogram the DMAC and then set the corresponding DMA bit in HACACR (DMA enabled).


25.5.4 Interrupts

Interrupts can be used to flag events from the receiver and transmitter. Make the settings for each interrupt in the corresponding interrupt enable register. Interrupts include a request to read/write slot data, overrun and underrun. To get the interrupt source, read the status register. Writing 0 to the bit will clear the corresponding interrupt.



Note: Refer to section 14, Direct Memory Access Controller (DMAC).

Figure 25.3 Initialization Sequence



Notes: E1: Number required for the target system
($21 < E1 < 1000$)


Input: Addr: Address of the codec register to be written to

Data: Data to be written to the codec register

RetryCnt: Software counter for error detection

LoopCnt: Software counter for wait insertion

Figure 25.4 Sample Flowchart for Off-Chip Codec Register Write



read in sequence, data in the last register that was read may be read again in some codec devices. In this case, use the read procedure shown in this flowchart.




Figure 25.5 Sample Flowchart for Off-Chip Codec Register Read (1)





Figure 25.6 Sample Flowchart for Off-Chip Codec Register Read (2)



Notes: E3 and E4: Numbers required for the target system
 (21 < E3, 21 < E4 < 1000)
 LoopCnt3: Software counter for wait insertion
 LoopCnt4: Software counter for wait insertion

Figure 25.7 Sample Flowchart for Off-Chip Codec Register Read (3)

It is possible to stop the supply of clock to the HAC using the MSTP0 bit in MSTPCR. For details of MSTPCR, refer to section 17, Power-Down Mode.

25.5.6 Notes

The HAC_SYNC signal is generated by the HAC to indicate the position of slot 0 within

25.5.7 Reference

AC'97 Component Specification, Revision 2.1

- Number of channels: One channel
- Operating modes: Compressed mode and non-compressed mode
The compressed mode is used for continuous bit stream transfer
The non-compressed mode supports all serial audio streams divided into channels.
- The SSI module is configured as any of a transmitter or receiver. The serial bus format is used in the compressed and non-compressed mode.
- Asynchronous transfer between the buffer and the shift register
- Division ratios of the serial bus interface clock can be selected.
- Data transmission/reception can be controlled from the DMAC or interrupt.

Figure 26.1 is a block diagram of the SSI module.




Figure 26.1 Block Diagram of SSI Module

26.2 Input/Output Pins

Table 26.1 lists the pin configurations relating to the SSI module.

Table 26.1 Pin Configuration

Pin Name	I/O	Function
SSI_SCK	I/O	Serial bit clock
SSI_WS	I/O	Word select
SSI_SDATA	I/O	Serial data input/output
SSI_CLK	Input	Divider input clock (oversampling clock 256/384/512fs inp

Note: These pins are multiplexed with the SIOF, HAC and GPIO pins.

Transmit data register	SSITDR	R/W	H'FFE7 0008	H'1FE7 0008	32
Receive data register	SSIRDR	R	H'FFE7 000C	H'1FE7 000C	32

Note: * To clear the flag, only 0s are written to bits 27 and 26.

Table 26.3 Register States of SSI in Each Processing Mode

Register Name	Abbrev.	Power-on Reset by PRESET Pin/WDT/ H-UDI	Manual Reset by PRESET Pin/WDT/ Multiple Exception	Sleep by SLEEP Instruction	M S
Control register	SSICR	H'0000 0000	H'0000 0000	Retained	R
Status register	SSISR	H'0200 0003	H'0200 0003	Retained	R
Transmit data register	SSITDR	H'0000 0000	H'0000 0000	Retained	R
Receive data register	SSIRDR	H'0000 0000	H'0000 0000	Retained	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	—	R	Reserved These bits are always read as an undefined value. The write value should always be 0.
28	DMEN	0	R/W	DMA Enable Enables or disables the DMA request. 0: DMA request disabled. 1: DMA request enabled.
27	UIEN	0	R/W	Underflow Interrupt Enable 0: Underflow interrupt disabled 1: Underflow interrupt enabled
26	OIEN	0	R/W	Overflow Interrupt Enable 0: Overflow interrupt disabled 1: Overflow interrupt enabled
25	IIEN	0	R/W	Idle Mode Interrupt Enable 0: Idle interrupt disabled 1: Idle interrupt enabled
24	DIEN	0	R/W	Data Interrupt Enable 0: Data interrupt disabled 1: Data interrupt enabled

20	DWLE1	0	R/W	These bits indicate the encoded number of bits per data word. These bits are ignored if CPEN = 1.
19	DWL0	0	R/W	000: 8 Bits 001: 16 Bits 010: 18 Bits 011: 20 Bits 100: 22 Bits 101: 24 Bits 110: 32 Bits 111: Setting prohibited
18	SWL2	0	R/W	System Word Length
17	SWL1	0	R/W	These bits indicate the encoded number of bits per system word. These bits are ignored if CPEN = 1.
16	SWL0	0	R/W	000: 8 Bits 001: 16 Bits 010: 24 Bits 011: 32 Bits 100: 48 Bits 101: 64 Bits 110: 128 Bits 111: 256 Bits
15	SCKD	0	R/W	Serial Bit Clock Direction 0: Serial clock input, slave mode 1: Serial clock output, master mode
14	SWSD	0	R/W	Serial WS Direction 0: Serial word select input, slave mode 1: Serial word select output, master mode

timing in receive mode (TRMD = 0)	rising edge	falling
SSI_SDATA output change timing in transmit mode (TRMD = 1)	SSI_SCK falling edge	SSI_S rising
SSI_WS input sampling in slave mode (SWSD = 0)	SSI_SCK rising edge	SSI_S falling
SSI_WS output change timing in master mode (SWSD = 1)	SSI_SCK falling edge	SSI_S rising

12	SWSP	0	R/W	<p>Serial WS Polarity</p> <p>The function of this bit depends on whether the module is in non-compressed mode or compressed mode.</p> <p>CPEN = 0 (Non compressed mode):</p> <p>0: SSI_WS is low for the first channel, high for second channel</p> <p>1: SSI_WS is high for the first channel, low for second channel</p> <p>CPEN = 1 (Compressed mode):</p> <p>0: SSI_WS is active high flow control. WS = high means data should be transferred, low means data should not be transferred.</p> <p>1: SSI_WS is active low flow control. WS = low means data should be transferred, high means data should not be transferred.</p>
----	------	---	-----	--

1: Padding bits are transmitted/ received first,
by serial data.

9	PDTA	0	R/W	<p>Parallel Data Alignment</p> <p>This bit is ignored if CPEN = 1.</p> <p>If the data word length = 32, 16 or 8 then this meaning.</p> <p>This bit is applied to SSIRDR in receive mode SSITDR in transmit mode.</p> <p>0: Parallel data (SSITDR or SSIRDR) is left aligned 1: Parallel data (SSITDR or SSIRDR) is right aligned</p> <ul style="list-style-type: none">DWL = 000 (data word length: 8 bits), PDEN = 0 All data bits in SSIRDR or SSITDR are used on the audio serial bus. Four data words are transmitted/received in each 32-bit access. The first data word is derived from bits 7 to 0, the second from bits 15 to 8, the third from bits 23 to 16 and the last data word is stored in bits 31 to 24.DWL = 001 (data word length: 16 bits), PDEN = 0 ignored All data bits in SSIRDR or SSITDR are used on the audio serial bus. Two data words are transmitted/received in each 32-bit access. The first data word is derived from bits 15 to 0 and the second data word is stored in bits 31 to 16.
---	------	---	-----	---

- DWL = 010, 011, 100, 101 (data word length: 20, 22 and 24 bits), PDTA = 1 (right aligned)

The data bits which are used in SSIRDR or SSITDR are the following:

Bits (number of bits having data word length specified by DWL - 1) to 0.

If DWL = 011 then data word length is 20 bits. Bits 19 to 0 are used of either SSIRDR or SSITDR. All other bits are ignored or reserved.
- DWL = 110 (data word length: 32 bits), PDTA = 1

ignored

All data bits in SSIRDR or SSITDR are used on the audio serial bus.

8	DEL	0	R/W	<p>Serial Data Delay</p> <p>0: 1 clock cycle delay between SSI_WS and SSI_SDATA</p> <p>1: No delay between SSI_WS and SSI_SDATA</p> <p>This bit is ignored if CPEN = 1.</p>
7	BREN	0	R/W	<p>Burst Mode Enable</p> <p>0: Burst mode is disabled.</p> <p>1: Burst mode is enabled.</p> <p>Burst mode is used in conjunction with compressed mode (CPEN = 1). When burst mode is enabled, the SSI_SCK signal is gated. Clock pulses are output only when there is valid serial data being output on SSI_SDATA.</p>

001: (Serial bit clock frequency = oversampling clock frequency)
 010: (Serial bit clock frequency = oversampling clock frequency)
 011: (Serial bit clock frequency = oversampling clock frequency)
 100: (Serial bit clock frequency = oversampling clock frequency)
 101: (Serial bit clock frequency = oversampling clock frequency)
 110: (Serial bit clock frequency = oversampling clock frequency)
 111: Setting prohibited

3	MUEN	0	R/W	Mute Enable When in transmit mode (TRMD = 1), by making MUEN = 1, the output of SSI_SDATA will be in low level. 0: The SSI module is not muted 1: The SSI module is muted
2	CPEN	0	R/W	Compressed Mode Enable 0: Compressed mode disabled 1: Compressed mode enabled Note: In compressed Mode (CPEN=1), using compressed mode except slave transmitter (SWSD=1, TRMD=1).
1	TRMD	0	R/W	Transmit/Receive Mode Select 0: The SSI module is in receive mode 1: The SSI module is in transmit mode
0	EN	0	R/W	SSI Module Enable 0: The SSI module is disabled 1: The SSI module is enabled

Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 29	—	—	R	Reserved These bits are always read as an undefined value. The write value should always be 0.
28	DMRQ	0	R	DMA Request Status Flag This status flag allows the CPU to see the status of the DMA request of SSI module. TRMD = 0 (Receive Mode): <ul style="list-style-type: none"> • If DMRQ = 1 then SSIRDR has unread data. • If SSIRDR is read then DMRQ = 0 until the unread data. TRMD = 1 (Transmit Mode): <ul style="list-style-type: none"> • If DMRQ = 1, SSITDR requests data to be written to continue the transmission onto the audio serial data bus. • Once data is written to SSITDR then DMRQ = 0 until further transmit data is requested.



If DIRQ = 1, it indicates that SSITDR was read before DMRQ and DIRQ bits would indicate the existence of new unread data. In this instance, the same received data may be stored twice by the controller, which can lead to destruction of multi-channel data.

When TRMD = 1 (Transmit Mode):

If UIRQ = 1, it indicates that the transmitted data was not written in SSITDR. By this, the same data may be transmitted one time too often, which can lead to destruction of multi-channel data. Consequently, erroneous SSI data will be output, which makes the error more serious than underflow in the receiver.

Note: When underflow error occurs, the data in the transmit buffer will be transmitted until the next data is written in.

If OIRQ = 1, it indicates that the previous interrupt had not been read out before new unread data was written in SSIRDR. This may cause the loss of data which can lead to destruction of multi-channel data.

When TRMD = 1 (Transmit Mode):

If OIRQ = 1, it indicates that SSITDR had data before the data in SSITDR was transferred to the register. This may cause the loss of data, which can lead to destruction of multi-channel data.

Note: When overflow error occurs, the data in the buffer will be overwritten by the next data from the SSI interface.

25	IIRQ	1	R	Idle Mode Interrupt Status Flag
----	------	---	---	---------------------------------

This status flag indicates whether the SSI module is in the idle status. This bit is set to 1 regardless of the setting of IEN bit, so that polling will be possible.

The interrupt can be masked by clearing IEN bit, but writing 0 in this bit will not clear the interrupt.

If IIRQ = 1 and IEN = 1, then an interrupt will be generated.

0: The SSI module is not in the idle status.
1: The SSI module is in the idle status.

When TRMD = 0 (Receive Mode):

0: No unread data exists in SSIRDR.

1: Unread data exists in SSIRDR.

When TRMD = 1 (Transmit Mode):

0: The transmit buffer is full.

1: The transmit buffer is empty, and requires to be written in SSITDR.

23 to 4	—	—	R	Reserved
				These bits are always read as an undefined value. The write value should always be 0.
3	CHNO1	0	R	Channel Number
2	CHNO0	0	R	The number indicates the current channel.
				When TRMD = 0 (Receive Mode):
				This bit indicates to which channel the current data in SSIRDR belongs. When the data in SSIRDR is transferred by transfer from the shift register, this value will change.
				When TRMD = 1 (Transmit Mode):
				This bit indicates the data of which channel is currently written in SSITDR. When data is copied to the shift register, regardless whether the data is written in SSITDR, this value will change.

This bit indicates which system word should be written in SSITDR. When data is copied to the shift register, regardless whether the data is written in SSITDR, the value will change.

0	IDST	1	R	<p>Idle Mode Status Flag</p> <p>Indicates that the serial bus activity has ceased. This bit is cleared if EN = 1 and the Serial Bus is currently active.</p> <p>This bit can be set to 1 automatically under the following conditions.</p> <p>SSI = Serial bus master transmitter (SWSD = 1 and TRMD = 1):</p> <p>This bit is set to 1 if no more data has been written to SSITDR and the current system word has been completed. It can also be set to 1 by clearing the EN bit after sufficient data has been written to SSITDR to complete the system word currently being output.</p> <p>SSI = Serial bus master receiver (SWSD = 1 and TRMD = 0):</p> <p>This bit is set to 1 if the EN bit is cleared and the current system word is completed.</p> <p>SSI = slave transmitter/ receiver (SWSD = 0):</p> <p>This bit is set to 1 if the EN bit is cleared and the current system word is completed.</p> <p>Note: If the external device stops the serial bus activity before the current system word is completed, then this bit will never be set.</p>
---	------	---	---	---

Note: * These bits are readable/writable bits. If writing 0, these bits are initialized, although writing 1 is ignored.

Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

26.3.4 Receive Data Register (SSIRDR)

SSIRDR is a 32-bit register that stores the received data.

Data in SSIRDR is transferred from the shift register as each data word is received. If the word length is less than 32 bits then its alignment should be as defined by the PDTA control bit in SSICR.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bus Format	TPMD	CPEN	SCKD	SWSD	EN	MUEN	DIEN	IEN	OIEN	UIEN	DEL	PDTA	SDTA	SPDP	SWSP	SCKP	SWI (2'-01
Non-Compressed Slave Receiver	0	0	0	0	Control bits						Configuration bits						
Non-Compressed Slave Transmitter	1	0	0	0													
Non-Compressed Master Receiver	0	0	1	1													
Non-Compressed Master Transmitter	1	0	1	1													
Compressed Slave Receiver	0	1	0/1	0	Control bits						Ignored			Configu- ration bits			
Compressed Slave Transmitter	1	1	0/1	0													
Compressed Master Receiver	0	1	0/1	1													
Compressed Master Transmitter	1	1	0/1	1													

guaranteed.

(2) Slave Transmitter

This mode allows the SSI module to transmit serial data to another device. The clock and select signals used for the serial data stream are also supplied from an external device. If signals do not conform to the format as specified in the SSI module then operation is not guaranteed.

(3) Master Receiver

This mode allows the SSI module to receive serial data from another device. The clock and select signals are internally derived from the HAC_BIT_CLK input clock. The format of signals is as defined in the SSI module. If the incoming data does not conform to the defined format then operation is not guaranteed.

(4) Master Transmitter

This mode allows the SSI module to transmit serial data to another device. The clock and select signals are internally derived from the HAC_BIT_CLK input clock. The format of signals is as defined in the configuration bits in the SSI module.

(5) Configuration Fields - Word Length Related

All configuration bits relating to the word length of SSICR are valid in non-compressed

There are many configurations that the SSI module can support and it is not sensible to list all the Serial Data formats in this document. Some of the combinations are shown below for popular formats by Philips, Sony, and Matsushita.




Figure 26.2 Philips Format (with no Padding)




Figure 26.3 Philips Format (with Padding)

Figure 26.4 shows the format used by Sony. Figure 26.5 shows the format used by M. Padding is assumed in both cases, but may not be present in a final implementation if system word length equals the data word length.




Figure 26.4 Sony Format (with Serial Data First, Followed by Padding Bits)

3. Matsushita Format




Figure 26.5 Matsushita Format (with Padding Bits First, Followed by Serial Data)

(6) Multi-Channel Formats

There are some extended formats of the Philips' specification that allow more than 2 channels to be transferred within two system words.

The SSI module supports the transfer of 4, 6 and 8 channels by the use of the CHNL, SWL and DWL bits. It is important that the system word length (SWL) is greater than or equal to the number of channels (CHNL) times the data word length (DWL).

Table 26.5 shows the number of padding bits for each of the valid configurations. If a configuration is not valid it does not have a number in the following table and has a dash instead.

		101	64	56	48	46	44	42	40
		110	128	120	112	110	108	106	104
		111	256	248	240	238	236	234	232
01	2	000	8	—	—	—	—	—	—
		001	16	0	—	—	—	—	—
		010	24	8	—	—	—	—	—
		011	32	16	0	—	—	—	—
		100	48	32	16	12	8	4	0
		101	64	48	32	28	24	20	16
		110	128	112	96	92	88	84	80
		111	256	240	224	220	216	212	208
10	3	000	8	—	—	—	—	—	—
		001	16	—	—	—	—	—	—
		010	24	0	—	—	—	—	—
		011	32	8	—	—	—	—	—
		100	48	24	0	—	—	—	—
		101	64	40	16	10	4	—	—
		110	128	104	80	74	68	62	56
		111	256	232	208	202	196	190	184
11	4	000	8	—	—	—	—	—	—
		001	16	—	—	—	—	—	—
		010	24	—	—	—	—	—	—
		011	32	0	—	—	—	—	—
		100	48	16	—	—	—	—	—
		101	64	32	0	—	—	—	—
		110	128	96	64	56	48	40	32
		111	256	224	192	184	176	168	160




Figure 26.6 Multi-channel Format (4 Channels, No Padding)





Figure 26.7 Multi-channel Format (6 Channels with High Padding)

**Figure 26.8 Multi-channel Format (8 Channels, with Padding Bits First,
Followed by Serial Data, with Padding)**

(7) Configuration Fields - Signal Format Fields

There are several more configuration bits in non-compressed mode which will now be demonstrated. These bits are NOT mutually exclusive, however some configurations will not be useful for any other device.

Key for this and following diagrams:



**Figure 26.9 Basic Sample Format
(Transmit Mode with Example System/Data Word Length)**

In figure 26.9, system word length of 6 bits and a data word length of 4 bits are used. Note that these are possible with the SSI module but are used only for clarification of the other configurations.

1. Inverted Clock




Figure 26.10 Inverted Clock

3. Inverted Padding Polarity




Figure 26.12 Inverted Padding Polarity

4. Padding Bits First, Followed by Serial Data, with Delay




Figure 26.13 Padding Bits First, Followed by Serial Data, with Delay

6. Serial Data First, Followed by Padding Bits, without Delay




Figure 26.15 Serial Data First, Followed by Padding Bits, without Delay

7. Parallel Right Aligned with Delay




Figure 26.16 Parallel Right Aligned with Delay

26.4.3 Compressed Modes

The compressed mode is used to transfer a continuous bit stream. This would typically be a compressed bit stream which requires downstream decoding.

In streaming transfer (burst mode not enabled) there is no concept of a data word. However, in order to receive and transmit it is necessary to transfer between the serial bus and word format in memory. Therefore the word boundary selection is arbitrary during receive/transmit and must be dealt with by another module. When burst mode is enabled then data bits being transmitted are identified by virtue of the fact that the serial clock output is only activated when there is a data bit to be output and only the required number of clock pulses necessary to clock out each 32-bit word are generated. The serial bit clock stops at a low level when $SSICR.SCKP = 0$, and at a high level when $SSICR.SCKP = 1$. Note burst mode is only valid in the context of the SSI module being used as a transmitter of data. Burst mode data cannot be received by this module.

Data is transmitted and received in blocks of 32 bits, and the first bit received/transmitted is bit 31 when stored in memory.

The word select pin in this mode does not act as a system word start signal as in non-compressed mode, but instead is used to indicate that the receiver can receive another data burst, or that the transmitter can transmit another data burst.

Figures 26.18 and 26.19 show the compressed mode data transfer, with burst mode disabled and enabled, respectively.




Figure 26.19 Compressed Data Format, Slave Transmitter, and Burst Mode E

(1) Slave Receiver

This mode allows the module to receive a serial bit stream from another device and store it in memory.

The shift register clock can be supplied from an external device or from an internal clock.

The word select pin is used as an input flow control. Assuming that SWSP = 0 if SSI_WS goes low then the module will complete the current 32-bit block and then stop any further reception, until SSI_WS goes high again.

(2) Slave Transmitter

This mode cannot be used.

This mode allows the module to transmit a serial bit stream from internal memory to another device.

The shift register clock can be supplied from an external device or from an internal clock.

The word select pin is used as an output flow control. The module always asserts the word select signal to indicate it will transmit more data continuously. Word select signal is not asserted when the first word is ready to transmit however. It is the responsibility of the receiving device to receive the serial data in time to ensure no data is lost.

When the configuration for data transfer is completed, the SSI module can work with the minimum interaction with CPU. The CPU specifies settings for the SSI module and DMA handles overflow/ underflow interrupts if required.




Figure 26.20 Transition Diagram between Operation Modes

(1) Configuration Mode

This mode is entered after the module is released from reset. All required settings in the register should be defined in this mode, before the SSI module is enabled by setting the

Setting the EN bit causes the SSI module to enter the module enabled mode.


(2) Module Enabled Mode:

Operation of the module in this mode depends on the selected operating mode. For detail section 26.4.5, Transmit Operation and section 26.4.6, Receive Operation.

When disabling the SSI module, the SSI clock* must be supplied continuously until the module enters in the idle state, indicated by the IIRQ bit.

Figure 26.21 shows the transmit operation in the DMA controller mode. Figure 26.22 shows the transmit operation in the Interrupt controller mode.

Note: * SCKD = 0: Clock input through the SSI_SCK pin
SCKD = 1: Clock input through the SSI_CLK pin



Note: * When SSI error interrupt occurs (underflow/overflow), back to start and execute flow again.

Figure 26.21 Transmission Using DMA Controller




Figure 26.22 Transmission using Interrupt Data Flow Control

SCKD = 1: Clock input through the SSI_CLK pin




Figure 26.23 Reception using DMA Controller




Figure 26.24 Reception using Interrupt Data Flow Control

This function is used to control and select which clock is used for the serial bus interface.

If the serial clock direction is set to input (SCKD = 0), the SSI module is in clock slave mode and the bit clock that is used in the shift register is derived from the SSI_SCK pin.

If the serial clock direction is set to output (SCKD = 1), the SSI Module is in clock master mode and the shift register uses the bit clock derived from the HAC_BIT_CLK input pin or its internal clock divider. This input clock is then divided by the ratio in the serial oversampling clock divider (CKDV) bit in SSICR and used as the bit clock in the shift register.

In either case, the SSI_SCK pin output is the same as the bit clock.

If an overflow occurs through an overflow error interrupt or overflow error status flag (OIRQ bit in SSISR), disable the DMA transfer of the SSI to halt its operation by writing 0 to the DMEN and DMEN bit in SSICR (then terminate the DMA setting). And clear the overflow status flag by writing 0 to the OIRQ bit, set the DMA again and transfer restart.

- Read or write in byte units
- Supports up to 512-Mbit of flash memory

Note: * An access unit of 512 + 16 bytes is defined as a page in the data sheet for NAND flash memory. In this manual, an access unit of 512 + 16 bytes is always referred to as a sector.

Access Modes: The FLCTL can select one of the following two access modes.

- Command access mode: Performs an access by specifying a command to be issued from the FLCTL to flash memory, address, and data size to be input or output. Read, write, or erase data without ECC processing can be achieved.
- Sector access mode: Performs a read or write in physical sector units by specifying a physical sector. By specifying the number of sectors, the continuous physical sectors can be read or written.

Note: ECC generation, error detection and correction must be performed by software.

Sectors and Control Codes:

- A sector is comprised of 512-byte data and 16-byte control code. The 16-byte control code includes 8-byte ECC.
- The position of the ECC in the control code can be specified in 4-byte units.
- User information can be written to the control code other than the ECC.

- Flag bit for detecting overrun/underrun during access from the CPU or DMA

DMA Transfer:

- By individually specifying the destinations of data and control code of flash memory DMA controller, data and control code can be sent to different areas.

Access Size:

- Registers can be accessed in 32 bits or 8 bits. Registers must be accessed in the specified access size.
- FIFOs are accessed in 32 bits (4 bytes). Set the byte number for read to a multiple of 4 and the byte number for write to a multiple of four.

Access Time:

- The operating frequency of the FLCTL pins can be specified by the FCKSEL bit and QTSEL bit in the common control register (FLCMNCR), regardless of the operating frequency of the peripheral bus.
- The operating clock FCLK on the pins for the NAND-type flash memory is generated by dividing a peripheral clock (Pck).
- In NAND-type flash memory, the $\overline{\text{FRE}}$ and $\overline{\text{FWE}}$ pins operate with the frequency (FCK) of the pins which common control register (FLCMNCR) designated. To ensure the setup time, this operating frequencies must be specified within the maximum operating frequency of the flash memory to be connected.




Figure 27.1 FLCTL Block Diagram

FD7 to FD0* ²	Data I/O pins	I/O	I/O7 to I/O0	I/O pins for command, address, and data
FCLE* ³	Command latch enable	Output	CLE	Command Latch Enable (CLE) Asserted when a command is output
FALE* ¹	Output enable	Output	ALE	Address Latch Enable (ALE) Asserted when an address is output negated when data is input or output
$\overline{\text{FRE}}$ * ⁴	Read Enable	Output	$\overline{\text{RE}}$	Read Enable ($\overline{\text{RE}}$) Reads data at the falling edge of $\overline{\text{RE}}$
$\overline{\text{FWE}}$ * ⁵	Write enable	Output	$\overline{\text{WE}}$	Write Enable Flash memory latches a command, address, and data at the rising edge of $\overline{\text{WE}}$.
FRB* ⁴	Ready/busy	Input	R/B	Ready/Busy Indicates ready state at high level indicates busy state at low level.
—	—	—	$\overline{\text{WP}}$	Write Protect/Reset (Not supported) When this pin goes low, erroneous erasure or programming at power off can be prevented.
$\overline{\text{FSE}}$ * ⁴	Spare area enable	Output	$\overline{\text{SE}}$	Spare Area Enable Used to access spare area. This pin must be fixed at low in sector access mode.

- Notes:
1. These pins are multiplexed with the H-UDI pins.
 2. These pins are multiplexed with the INTC, H-UDI, GPIO, and mode control pins.
 3. This pin is multiplexed with the SCIF channel 0, PCIC, and GPIO pin.
 4. These pins are multiplexed with the SCIF0, HSPI, and GPIO pins.
 5. This pin is multiplexed with the SCIF channel 0, HSPI, GPIO, and mode control pins.

Address register	FLADR	R/W	H'FFE9 000C	H'1FE9 000C
Data register	FLDATAR	R/W	H'FFE9 0010	H'1FE9 0010
Data counter register	FLDTCNTR	R/W	H'FFE9 0014	H'1FE9 0014
Interrupt DMA control register	FLINTDMACR	R/W	H'FFE9 0018	H'1FE9 0018
Ready busy timeout setting register	FLBSYTMR	R/W	H'FFE9 001C	H'1FE9 001C
Ready busy timeout counter	FLBSYCNT	R	H'FFE9 0020	H'1FE9 0020
Data FIFO register	FLDTFIFO	R/W	H'FFE9 0024	H'1FE9 0024
Control code FIFO register	FLECFIFO	R/W	H'FFE9 0028	H'1FE9 0028
Transfer control register	FLTRCR	R/W	H'FFE9 002C	H'1FE9 002C

Table 27.3 Register States of FLCTL in Each Processing Mode

Register Abbreviation	Power-On Reset	Manual Reset	Module Standby
FLCMNCR	H'0000 0000	H'0000 0000	Retained
FLCMDCR	H'0000 0000	H'0000 0000	Retained
FLCMCDR	H'0000 0000	H'0000 0000	Retained
FLADR	H'0000 0000	H'0000 0000	Retained
FLDATAR	H'0000 0000	H'0000 0000	Retained
FLDTCNTR	H'0000 0000	H'0000 0000	Retained
FLINTDMACR	H'0000 0000	H'0000 0000	Retained
FLBSYTMR	H'0000 0000	H'0000 0000	Retained
FLBSYCNT	H'0000 0000	H'0000 0000	Retained
FLDTFIFO	H'xxxx xxxx	H'xxxx xxxx	Retained
FLECFIFO	H'xxxx xxxx	H'xxxx xxxx	Retained
FLTRCR	H'00	H'00	Retained

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R/W R R/W R/W R/W R/W R/W R/W R R R R R/W R

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
17	QTSEL	0	R/W	Fourth-Divided Flash Clock Select 0: Uses the value in FCKSEL 1: Divides a peripheral clock (Pck) provided from CPG by four and uses it as FCLK when FCKSEL = 1 Note: When FCKSEL = 1, setting to 1 to this bit is prohibited.
16	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
15	FCKSEL	0	R/W	Flash Clock Select 0: Divides a peripheral clock (Pck) provided from CPG by two and uses it as FCLK 1: Uses a peripheral clock (Pck) provided from CPG as FCLK
14	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.

11, 10	ACM[1:0]	00	R/W	Access Mode Specification 1 and 0 Specify access mode. 00: Command access mode 01: Sector access mode 10: Setting prohibited 11: Setting prohibited
9	NANDWF	0	R/W	NAND Wait Insertion Operation 0: Performs address or data input/output in one cycle 1: Performs address or data input/output in two cycles
8	SE	0	R/W	Spare Area (control code area) Enable bit 0: Spare area access enable (can be accessed in sector access mode and the control code area continuously) 1: Spare area access disable In sector access mode, clear this bit to 0.
7 to 4	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
3	CEO	0	R/W	Chip Enable 0 0: Disables the chip (Outputs high level to the chip) 1: Enables the chip (Outputs low level to the chip)
2, 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	TYPESSEL	0	R/W	Memory Select 0: Reserved 1: NAND-type flash memory is selected Note: Set TYPESSEL to 1 to use FLCTL.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 27	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
26	ADRMD	0	R/W	Sector Access Address Specification This bit is invalid in command access mode. This bit is valid only in sector access mode. 0: The value of the address register is handled as the physical sector number. Use this value usually for sector access. 1: The value of the address register is output as the address of flash memory. Note: Clear this bit to 0 in continuous sector access mode.
25	CDSRC	0	R/W	Data Buffer Specification Specifies the data buffer to be read from or written to the data stage* in command access mode. 0: Specifies FLDATAR as the data buffer. 1: Specifies FLDTFIFO as the data buffer.
24	DOSR	0	R/W	Status Read Check Specifies whether or not the status read is performed after the second command has been issued in command access mode. 0: Performs no status read 1: Performs status read

				Specifies whether or not the address stage is executed in command access mode. 0: Performs no address stage 1: Performs address stage
19, 18	ADRCNT [1:0]	00	R/W	Address Issue Byte Count Specification Specify the number of bytes for the address issued in address stage*. 00: Issue 1-byte address 01: Issue 2-byte address 10: Issue 3-byte address 11: Issue 4-byte address
17	DOCMD2	0	R/W	Second Command Stage Execution Specification Specifies whether or not the second command stage is executed in command access mode. 0: Does not execute the second command stage 1: Executes the second command stage
16	DOCMD1	0	R/W	First Command Stage Execution Specification Specifies whether or not the first command stage is executed in command access mode. 0: Does not execute the first command stage 1: Executes the first command stage
15 to 0	SCTCNT [15:0]	H'0000	R/W	Sector Transfer Count Specification Specify the number of sectors to be read continuously in sector access mode. These bits are counted from each sector transfer end and stop when they reach 0. In command access mode, these bits become H'0000. When accessing one sector, set H'0001 to the SCTCNT.

Note: * Refer to figure 27.2 for command stage, address stage and data stage.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
15 to 8	CMD[15:8]	H'00	R/W	Specify a command code to be issued in the second command stage.
7 to 0	CMD[7:0]	H'00	R/W	Specify a command code to be issued in the first command stage.

27.3.4 Address Register (FLADR)

FLADR is a 32-bit readable/writable register that specifies an address to be output in command access mode. In sector access mode, a physical sector number specified in the physical sector address bits is converted into an address to be output.

- Command Access Mode

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	ADR[31:24]								ADR[23:16]					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	ADR[15:8]								ADR[7:0]					
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



7 to 0 ADR[7:0] H'00 R/W First Address Data
 Specify 1st data to be output to flash memory address in command access mode.

• Sector Access Mode

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	ADR[15:0]													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 18	—	Undefined	R	Reserved These bits are always read as an undefined value (depends on the FLCTL operation mode). The value should always be 0.
17 to 0	ADR[17:0]	H'00000	R/W	Physical Sector Address Specify a physical sector number to be accessed in sector access mode. The physical sector number is converted into an address and is output to flash memory.

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	ECFLW[7:0]	H'00	R	<p>FLECFIFO Access Count</p> <p>Specify the number of longwords (4-byte) in FLECFIFO that can be read or written. These bit values are used when the CPU reads from or writes to FLECFIFO.</p> <p>In FLECFIFO read, these bits specify the number of longwords of the data that can be read from FLECFIFO.</p> <p>In FLECFIFO write, these bits specify the number of longwords of empty area that can be written in FLECFIFO.</p>
23 to 16	DTFLW[7:0]	H'00	R	<p>FLDTFIFO Access Count</p> <p>Specify the number of longwords (4-byte) in FLDTFIFO that can be read or written. These bit values are used when the CPU reads from or writes to FLDTFIFO.</p> <p>In FLDTFIFO read, these bits specify the number of longwords of the data that can be read from FLDTFIFO.</p> <p>In FLDTFIFO write, these bits specify the number of longwords of empty area that can be written in FLDTFIFO.</p>
15 to 12	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value is always be 0.</p>
11 to 0	DTCNT[11:0]	H'000	R/W	<p>Data Count Specification</p> <p>Specify the number of bytes of data to be read or written in command access mode. (Up to 2048 + 64 bytes specified.)</p>

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	DT[31:24]	H'00	R/W	<p>Fourth Data</p> <p>Specify the 4th data to be input or output via the FD0 pins.</p> <p>In write: Specify write data</p> <p>In read: Store read data</p>
23 to 16	DT[23:16]	H'00	R/W	<p>Third Data</p> <p>Specify the 3rd data to be input or output via the FD0 pins.</p> <p>In write: Specify write data</p> <p>In read: Store read data</p>
15 to 8	DT[15:8]	H'00	R/W	<p>Second Data</p> <p>Specify the 2nd data to be input or output via the FD0 pins.</p> <p>In write: Specify write data</p> <p>In read: Store read data</p>
7 to 0	DT[7:0]	H'00	R/W	<p>First Data</p> <p>Specify the 1st data to be input or output via the FD0 pins.</p> <p>In write: Specify write data</p> <p>In read: Store read data</p>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	STE RB	BTO ERB	TRR EQF1	TRR EQF0	STER INTE	RBER INTE	TE INTE	IN	
Initial value:	0	0	0	0	0	0	0	—	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.

10: Issue an interrupt to the CPU or a DMA transfer request to the DMAC when FLDTFIFO stores 16 bytes of data.

11: Issue an interrupt to the CPU when FLDTFIFO stores 128 bytes of data, or issue a DMA transfer request to the DMAC when FLDTFIFO stores 128 bytes of data.

In flash-memory programming:

00: Issue an interrupt to the CPU when FLDTFIFO has empty area of 4 bytes or more (do not start transfer).

01: Issue an interrupt or a DMA transfer request to the CPU when FLDTFIFO has empty area of 16 bytes or more.

10: Issue an interrupt to the CPU when FLDTFIFO has empty area of 128 bytes or more (do not start transfer).

11: Issue an interrupt to the CPU when FLDTFIFO has empty area of 128 bytes or more, or issue a DMA transfer request to the CPU when FLDTFIFO has empty area of 16 bytes or more.

19	AC1CLR	0	R/W	FLECFIFO Clear
----	--------	---	-----	----------------

Clears the address counter of FLECFIFO.

0: Retains the address counter value of FLECFIFO after flash-memory access, this bit should be cleared.

1: Clears the address counter of FLECFIFO. After clearing the counter, this bit should be cleared.

				0: Disables the DMA transfer request issued from FLECFIFO 1: Enables the DMA transfer request issued from FLECFIFO
16	DREQ0EN	0	R/W	FLDTFIFODMA Request Enable Enables or disables the DMA transfer request issued from FLDTFIFO. 0: Disables the DMA transfer request issued from FLDTFIFO 1: Enables the DMA transfer request issued from FLDTFIFO
15 to 10	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
9	—	0	R	Reserved Although the initial value is 0, this bit will be read as an undefined value. The write value should always be 0.
8	STERB	0	R/W	Status Error Indicates the result of status read. This bit is set to 1 if the specific bit in the bits STAT[7:0] in FLBSYCNT is set to 1 in status read. This bit is a flag. 1 cannot be written to this bit. 0 can be written to clear the flag. 0: Indicates that no status error occurs (the specific bit in the bits STAT[7:0] in FLBSYCNT is 0.) 1: Indicates that a status error occurs For details on the specific bit in STAT7 to STAT0, see section 27.4.5, Status Read.

Indicates that a transfer request is issued from FLECFIFO.

This bit is a flag. 1 cannot be written to this bit. 0 can be written to clear the flag.

0: Indicates that no transfer request is issued from FLECFIFO

1: Indicates that a transfer request is issued from FLECFIFO

5	TRREQF0	0	R/W	FLDTFIFO Transfer Request Flag
				Indicates that a transfer request is issued from FLDTFIFO.
				This bit is a flag. 1 cannot be written to this bit. 0 can be written to clear the flag.
				0: Indicates that no transfer request is issued from FLDTFIFO
				1: Indicates that a transfer request is issued from FLDTFIFO

4	STERINTE	0	R/W	Interrupt Enable at Status Error
				Enables or disables an interrupt request to the CPU when a status error has occurred.
				0: Disables the interrupt request to the CPU when a status error
				1: Enables the interrupt request to the CPU when a status error

Enables or disables an interrupt request to the CPU when a transfer has been ended (TREND bit in FLTRCR).

0: Disables the transfer end interrupt request to the CPU

1: Enables the transfer end interrupt request to the CPU

1	TRINTE1	0	R/W	FLECFIFO Transfer Request Enable to CPU
---	---------	---	-----	---

Enables or disables an interrupt request to the CPU by a transfer request issued from FLECFIFO.

0: Disables an interrupt request to the CPU by a transfer request from FLECFIFO.

1: Enables an interrupt request to the CPU by a transfer request from FLECFIFO.

When the DMA transfer is enabled, this bit should be cleared to 0.

0	TRINTE0	0	R/W	FLDTFIFO Transfer Request Enable to CPU
---	---------	---	-----	---

Enables or disables an interrupt request to the CPU by a transfer request issued from FLDTFIFO.

0: Disables an interrupt request to the CPU by a transfer request from FLDTFIFO

1: Enables an interrupt request to the CPU by a transfer request from FLDTFIFO

When the DMA transfer is enabled, this bit should be cleared to 0.

Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W


Bit	Bit Name	Initial Value	R/W	Description
31 to 20	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
19 to 0	RBTMOU[19:0]	H'0000	R/W	Ready Busy Timeout Specify timeout time H'0000 0: Setting prohibited H'0000 1: 1 Pck cycle H'0000 2 or more: (Setting value - 1) x 2 F



Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
	STAT[7:0]								—	—	—	—	RBTIMCNT[19:0]		
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	RBTIMCNT[15:0]														
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	STAT[7:0]	H'00	R	Indicate the flash memory status obtained by status read.
23 to 20	—	All 0	R	Reserved These bits are always read as 0.
19 to 0	RBTIMCNT[19:0]	H'00000	R	Ready Busy Timeout Counter When the FRB pin is placed in a busy state, the values of the bits RBTMOUT[19:0] in FLBSR are copied to these bits. These bits are counted down while the FRB pin is busy. A timeout occurs when these bits are decremented to 0.



Bit	Bit Name	Initial Value	R/W	Description
31 to 24	DTFO[31:24]	Undefined	R/W	First Data Specify 1st data to be input or output via the FD0 pins. In write: Specify write data In read: Store read data
23 to 16	DTFO[23:16]	Undefined	R/W	Second Data Specify 2nd data to be input or output via the FD0 pins. In write: Specify write data In read: Store read data
15 to 8	DTFO[15:8]	Undefined	R/W	Third Data Specify 3rd data to be input or output via the FD0 pins. In write: Specify write data In read: Store read data
7 to 0	DTFO[7:0]	Undefined	R/W	Fourth Data Specify 4th data to be input or output via the FD0 pins. In write: Specify write data In read: Store read data

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ECFO[15:8]								ECFO[7:0]							
Initial value:	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	ECFO[31:24]	Undefined	R/W	First Data Specify 1st data to be input or output via the F _{FD0} pins. In write: Specify write data In read: Store read data
23 to 16	ECFO[23:16]	Undefined	R/W	Second Data Specify 2nd data to be input or output via the F _{FD0} pins. In write: Specify write data In read: Store read data
15 to 8	ECFO[15:8]	Undefined	R/W	Third Data Specify 3rd data to be input or output via the F _{FD0} pins. In write: Specify write data In read: Store read data
7 to 0	ECFO[7:0]	Undefined	R/W	Fourth Data Specify 4th data to be input or output via the F _{FD0} pins. In write: Specify write data In read: Store read data



Bit	Bit Name	Value	R/W	Description
7 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	TREND	0	R/W	Processing End Flag Bit Indicates that the processing performed in the s access mode has been completed. The write value should always be 0.
0	TRSTRT	0	R/W	Transfer Start By setting this bit from 0 to 1 when the TREND processing in the access mode specified by the mode specification bits ACM[1:0] is initiated. 0: Stops transfer 1: Starts transfer

Command access mode accesses flash memory by specifying a command to be issued to memory, address, data, read or write direction, and number of times to the registers. In the I/O data can be transferred by the DMA via FLDTFIFO.

NAND-Type Flash Memory Access: Figure 27.2 shows an example of read operation for NAND-type flash memory. In this example, the first command is specified as H'00, address length is specified as 3 bytes, and the number of read bytes is specified as 8 bytes in the counter.




Figure 27.2 Read Operation Timing for NAND-Type Flash Memory (1)




Figure 27.3 Programming Operation Timing for NAND-Type Flash Memory




Figure 27.4 Programming Operation Timing for NAND-Type Flash Memory





Figure 27.5 Relationship between DMA Transfer and Sector (Data and Control and Memory and DMA Transfer



**Figure 27.6 Relationship between Sector Number and Address Expansion
NAND-Type Flash Memory**




Figure 27.7 Sector Access when Unusable Sector Exists in Continuous Sector

27.4.4 ECC Error Correction

The FLCTL does not perform ECC processing. An ECC generation, error detection and correction must be performed by software.

in command access mode or sector access mode while the DOSR bit in FLCMDCR is set. The FLCTL automatically inputs command H'70 to NAND-type flash memory and reads the status register of NAND-type flash memory. When the status register of NAND-type flash memory is read, the I/O7 to I/O0 pins indicate the following information as described in table 27.4.

Table 27.4 Status Read of NAND-Type Flash Memory

I/O	Status (definition)	Description
I/O7	Program protection	0: Cannot be programmed 1: Can be programmed
I/O6	Ready/busy	0: Busy state 1: Ready state
I/O5 to I/O1	Reserved	—
I/O0	Program/erase	0: Pass 1: Fail




Figure 27.8 NAND Flash Command Access (Block Erase)




Figure 27.9 NAND Flash Sector Access (Flash Write) Using DMA




Figure 27.10 NAND Flash Command Access (Flash Read)

FLSTE interrupt	STERB	STERINTE	Status error
	BTOERB	RBERINTE	Ready/busy timeout error
FLTEND interrupt	TREND	TEINTE	Transfer end
FLTRQ0 interrupt	TRREQF0	TRINTE0	FIFO0 transfer request
FLTRQ1 interrupt	TRREQF1	TRINTE1	FIFO1 transfer request

Note: Flags for the FIFO0 overrun error/underrun error and FIFO1 overrun error/underrun error also exist. However, no interrupt is requested to the CPU.

27.7 DMA Transfer Specifications

The FLCTL can request DMA transfers separately to the data area FLDTFIFO and control area FLECFIFO. Table 27.6 summarizes DMA transfer enable or disable states in each mode.

Table 27.6 DMA Transfer Specifications

	Sector Access Mode	Command Access Mode
FLDTFIFO	DMA transfer enabled	DMA transfer enabled
FLECFIFO	DMA transfer enabled	DMA transfer disabled

For details on DMAC settings, see section 14, Direct Memory Access Controller (DMA)

The GPIO has the following features.

- Each port pin is multiplexed pin, for which the port control register can set the pin function and pull-up MOS control individually.
- Each port has a data register that stores data for the pins.
- GPIO interrupts are supported*.

Note: For GPIO interrupt pins, refer to table 28.1. For GPIO interrupt settings, refer to table 10, Interrupt Controller (INTC).

AD25	A	PA1 input/output	PCIC
AD24	A	PA0 input/output	PCIC
AD23	B	PB7 input/output	PCIC
AD22	B	PB6 input/output	PCIC
AD21	B	PB5 input/output	PCIC
AD20	B	PB4 input/output	PCIC
AD19	B	PB3 input/output	PCIC
AD18	B	PB2 input/output	PCIC
AD17	B	PB1 input/output	PCIC
AD16	B	PB0 input/output	PCIC
AD15	C	PC7 input/output	PCIC
AD14	C	PC6 input/output	PCIC
AD13	C	PC5 input/output	PCIC
AD12	C	PC4 input/output	PCIC
AD11	C	PC3 input/output	PCIC
AD10	C	PC2 input/output	PCIC
AD9	C	PC1 input/output	PCIC
AD8	C	PC0 input/output	PCIC
AD7	D	PD7 input/output	PCIC
AD6	D	PD6 input/output	PCIC
AD5	D	PD5 input/output	PCIC
AD4	D	PD4 input/output	PCIC
AD3	D	PD3 input/output	PCIC
AD2	D	PD2 input/output	PCIC

GNT2	E	PE1 input/output	PCIC
GNT3	E	PE0 input/output	PCIC
D31	F	PF7 input/output	LBSC
D30	F	PF6 input/output	LBSC
D29	F	PF5 input/output	LBSC
D28	F	PF4 input/output	LBSC
D27	F	PF3 input/output	LBSC
D26	F	PF2 input/output	LBSC
D25	F	PF1 input/output	LBSC
D24	F	PF0 input/output	LBSC
D23	G	PG7 input/output	LBSC
D22	G	PG6 input/output	LBSC
D21	G	PG5 input/output	LBSC
D20	G	PG4 input/output	LBSC
D19	G	PG3 input/output	LBSC
D18	G	PG2 input/output	LBSC
D17	G	PG1 input/output	LBSC
D16	G	PG0 input/output	LBSC
SCIF1_SCK/MCCMD*	H	PH7 input/output	SCIF1/MMCIF
SCIF1_TXD/MCCLK/MODE5*	H	PH6 output	SCIF1/MMCIF/—
SCIF1_RXD/MCDAT*	H	PH5 input/output	SCIF1/MMCIF
SCIF0_SCK/HSPI_CLK/FRE*	H	PH4 input/output	SCIF0/HSPI/FLCTL
SCIF0_TXD/HSPI_TX/FWE/MODE8*	H	PH3 output	SCIF0/HSPI/FLCTL/—
SCIF0_RXD/HSPI_RX/FRB*	H	PH2 input/output	SCIF0/HSPI/FLCTL

DREQ0	K	PK7 input/output	DMAC
DREQ1	K	PK6 input/output	DMAC
DREQ2/INTB/AUDATA0*	K	PK5 input/output	DMAC/LBSC/H-UDI
DREQ3/INTC/AUDATA1*	K	PK4 input/output	DMAC/LBSC/H-UDI
DACK2/MRESETOUT/AUDATA2*	K	PK3 input/output	DMAC/LBSC/H-UDI
DACK3/IRQOUT/AUDATA3*	K	PK2 input/output	DMAC/LBSC/H-UDI
DRAK2/CE2A*	K	PK1 output	DMAC/LBSC/H-UDI
DRAK3/CE2B/AUDSYNC*	K	PK0 output	DMAC/LBSC/H-UDI
DACK0/MODE0	L	PL3 output	DMAC/—
DACK1/MODE1	L	PL2 output	DMAC/—
DRAK0/MODE2	L	PL1 output	DMAC/—
DRAK1/MODE7	L	PL0 output	DMAC/—
BREQ	M	PM1 input/output	LBSC
BACK	M	PM0 input/output	LBSC
IRQ/IRL4/FD4/MODE3*	—	—	INTC/FLCTL/—
IRQ/IRL5/FD5/MODE4*	—	—	INTC/FLCTL/—
IRQ/IRL6/FD6/MODE6*	—	—	INTC/FLCTL/—
AUDATA0/FD0*	—	—	H-UDI/FLCTL
AUDATA1/FD1*	—	—	H-UDI/FLCTL
AUDATA2/FD2*	—	—	H-UDI/FLCTL
AUDATA3/FD3*	—	—	H-UDI/FLCTL
AUDCK/FALE*	—	—	H-UDI/FLCTL
AUDSYNC/FCE*	—	—	H-UDI/FLCTL

Port C control register	PCCR	R/W	H'FFFEA 0004	H'1FEA 0004	16
Port D control register	PDCR	R/W	H'FFFEA 0006	H'1FEA 0006	16
Port E control register	PECR	R/W	H'FFFEA 0008	H'1FEA 0008	16
Port F control register	PFDR	R/W	H'FFFEA 000A	H'1FEA 000A	16
Port G control register	PGCR	R/W	H'FFFEA 000C	H'1FEA 000C	16
Port H control register	PHCR	R/W	H'FFFEA 000E	H'1FEA 000E	16
Port J control register	PJCR	R/W	H'FFFEA 0010	H'1FEA 0010	16
Port K control register	PKCR	R/W	H'FFFEA 0012	H'1FEA 0012	16
Port L control register	PLCR	R/W	H'FFFEA 0014	H'1FEA 0014	16
Port M control register	PMCR	R/W	H'FFFEA 0016	H'1FEA 0016	16
Port A data register	PADR	R/W	H'FFFEA 0020	H'1FEA 0020	8
Port B data register	PBDR	R/W	H'FFFEA 0022	H'1FEA 0022	8
Port C data register	PCDR	R/W	H'FFFEA 0024	H'1FEA 0024	8
Port D data register	PDDR	R/W	H'FFFEA 0026	H'1FEA 0026	8
Port E data register	PEDR	R/W	H'FFFEA 0028	H'1FEA 0028	8
Port F data register	PFDR	R/W	H'FFFEA 002A	H'1FEA 002A	8
Port G data register	PGDR	R/W	H'FFFEA 002C	H'1FEA 002C	8
Port H data register	PHDR	R/W	H'FFFEA 002E	H'1FEA 002E	8
Port J data register	PJDR	R/W	H'FFFEA 0030	H'1FEA 0030	8
Port K data register	PKDR	R/W	H'FFFEA 0032	H'1FEA 0032	8
Port L data register	PLDR	R/W	H'FFFEA 0034	H'1FEA 0034	8
Port M data register	PMDR	R/W	H'FFFEA 0036	H'1FEA 0036	8
Port E pull-up control register	PEPUPR	R/W	H'FFFEA 0048	H'1FEA 0048	8
Port H pull-up control register	PHPUPR	R/W	H'FFFEA 004E	H'1FEA 004E	8

Port F control register	PF CR	H'0000	Retained	Re
Port G control register	PG CR	H'0000	Retained	Re
Port H control register	PH CR	H'FFFF	Retained	Re
Port J control register	PJ CR	H'FFFF	Retained	Re
Port K control register	PK CR	H'FFFF	Retained	Re
Port L control register	PL CR	H'FFFF	Retained	Re
Port M control register	PM CR	H'FFFF	Retained	Re
Port A data register	PADR	H'00	Retained	Re
Port B data register	PBDR	H'00	Retained	Re
Port C data register	PCDR	H'00	Retained	Re
Port D data register	PDDR	H'00	Retained	Re
Port E data register	PEDR	H'x0	Retained	Re
Port F data register	PFDR	H'00	Retained	Re
Port G data register	PGDR	H'00	Retained	Re
Port H data register	PHDR	H'xx	Retained	Re
Port J data register	PJDR	H'xx	Retained	Re
Port K data register	PKDR	H'xx	Retained	Re
Port L data register	PLDR	H'00	Retained	Re
Port M data register	PMDR	H'0x	Retained	Re
Port E pull-up control register	PEPUPR	H'FF	Retained	Re
Port H pull-up control register	PHPUPR	H'FF	Retained	Re
Port J pull-up control register	PJPUPR	H'FF	Retained	Re
Port K pull-up control register	PKPUPR	H'FF	Retained	Re
Port M pull-up control register	PMPUPR	H'FF	Retained	Re
Input pin pull-up control register 1	PPUPR1	H'FFFF	Retained	Re
Input pin pull-up control register 2	PPUPR2	H'FFFF	Retained	Re
On-chip module select register	OMSELR	H'0000	Retained	Re

15	PA7MD1	0	R/W	PA7 Mode
14	PA7MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
13	PA6MD1	0	R/W	PA6 Mode
12	PA6MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
11	PA5MD1	0	R/W	PA5 Mode
10	PA5MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
9	PA4MD1	0	R/W	PA4 Mode
8	PA4MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
7	PA3MD1	0	R/W	PA3 Mode
6	PA3MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited

					10: Port input (pull-up MOS: Off)
					11: Setting prohibited
1	PA0MD1	0	R/W	PA0 Mode	
0	PA0MD0	0	R/W	00: PCIC module	
				01: Port output	
				10: Port input (pull-up MOS: Off)	
				11: Setting prohibited	

28.2.2 Port B Control Register (PBCR)

PBCR is a 16-bit readable/writable register that selects the pin function.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PB7 MD1	PB7 MD0	PB6 MD1	PB6 MD0	PB5 MD1	PB5 MD0	PB4 MD1	PB4 MD0	PB3 MD1	PB3 MD0	PB2 MD1	PB2 MD0	PB1 MD1	PB1 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
15	PB7MD1	0	R/W	PB7 Mode
14	PB7MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited

				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
9	PB4MD1	0	R/W	PB4 Mode
8	PB4MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
7	PB3MD1	0	R/W	PB3 Mode
6	PB3MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
5	PB2MD1	0	R/W	PB2 Mode
4	PB2MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
3	PB1MD1	0	R/W	PB1 Mode
2	PB1MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
1	PB0MD1	0	R/W	PB0 Mode
0	PB0MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited

15	PC7MD1	0	R/W	PC7 Mode
14	PC7MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
13	PC6MD1	0	R/W	PC6 Mode
12	PC6MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
11	PC5MD1	0	R/W	PC5 Mode
10	PC5MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
9	PC4MD1	0	R/W	PC4 Mode
8	PC4MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited
7	PC3MD1	0	R/W	PC3 Mode
6	PC3MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited

				10: Port input (pull-up MOS: Off)
				11: Setting prohibited
1	PC0MD1	0	R/W	PC0 Mode
0	PC0MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited

28.2.4 Port D Control Register (PDCR)

PDCR is a 16-bit readable/writable register that selects the pin function.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PD7 MD1	PD7 MD0	PD6 MD1	PD6 MD0	PD5 MD1	PD5 MD0	PD4 MD1	PD4 MD0	PD3 MD1	PD3 MD0	PD2 MD1	PD2 MD0	PD1 MD1	PD1 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
15	PD7MD1	0	R/W	PD7 Mode
14	PD7MD0	0	R/W	00: PCIC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Setting prohibited

					10: Port input (pull-up MOS: Off) 11: Setting prohibited
9	PD4MD1	0	R/W	PD4 Mode	
8	PD4MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited	
7	PD3MD1	0	R/W	PD3 Mode	
6	PD3MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited	
5	PD2MD1	0	R/W	PD2 Mode	
4	PD2MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited	
3	PD1MD1	0	R/W	PD1 Mode	
2	PD1MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited	
1	PD0MD1	0	R/W	PD0 Mode	
0	PD0MD0	0	R/W	00: PCIC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Setting prohibited	

Bit	Bit Name	value	R/W	Description
15	—	All 0	R/W	Reserved
14				These bits are always read as 0, and the write should always be 0.
13	PE6MD1	1	R/W	PE6 Mode
12	PE6MD0	1	R/W	00: INTC/FLCTL module (IRQ/IRL7/FD7)* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
11	PE5MD1	0	R/W	PE5 Mode
10	PE5MD0	0	R/W	00: PCIC module 01: Port output 10: Setting prohibited 11: Port input (pull-up MOS: On)
9	PE4MD1	0	R/W	PE4 Mode
8	PE4MD0	0	R/W	00: PCIC module 01: Port output 10: Setting prohibited 11: Port input (pull-up MOS: On)
7	PE3MD1	0	R/W	PE3 Mode
6	PE3MD0	0	R/W	00: PCIC module 01: Port output 10: Setting prohibited 11: Port input (pull-up MOS: On)

10: Setting prohibited
 11: Port input (pull-up MOS: On)

1 PE0MD1 0 R/W PE0 Mode
 0 PE0MD0 0 R/W 00: PCIC module
 01: Port output
 10: Setting prohibited
 11: Port input (pull-up MOS: On)

Note: * Can be selectable the modules that use this pin by on-chip module select register

28.2.6 Port F Control Register (PFCR)

PFCR is a 16-bit readable/writable register that selects the pin function and input pull-up control.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	PF7 MD1	PF7 MD0	PF6 MD1	PF6 MD0	PF5 MD1	PF5 MD0	PF4 MD1	PF4 MD0	PF3 MD1	PF3 MD0	PF2 MD1	PF2 MD0	PF1 MD1	PF1 MD0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
15	PF7MD1	0	R/W	PF7 Mode
14	PF7MD0	0	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

				10: Port input (pull-up MOS: On)
				11: Port output (pull-up MOS: On)
7	PF4MD1	0	R/W	PF4 Mode
6	PF4MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
7	PF3MD1	0	R/W	PF3 Mode
6	PF3MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
5	PF2MD1	0	R/W	PF2 Mode
4	PF2MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
3	PF1MD1	0	R/W	PF1 Mode
2	PF1MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
1	PF0MD1	0	R/W	PF0 Mode
0	PF0MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)

Bit	Bit Name	value	R/W	Description
15	PG7MD1	0	R/W	PG7 Mode
14	PG7MD0	0	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
13	PG6MD1	0	R/W	PG6 Mode
12	PG6MD0	0	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
11	PG5MD1	0	R/W	PG5 Mode
10	PG5MD0	0	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
9	PG4MD1	0	R/W	PG4 Mode
8	PG4MD0	0	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
3	PG1MD1	0	R/W	PG1 Mode
2	PG1MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)
1	PG0MD1	0	R/W	PG0 Mode
0	PG0MD0	0	R/W	00: LBSC module
				01: Port output
				10: Port input (pull-up MOS: Off)
				11: Port input (pull-up MOS: On)

Bit	Bit Name	value	R/W	Description
15	PH7MD1	1	R/W	PH7 Mode
14	PH7MD0	1	R/W	00: SCIF1/MMCIF module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
13	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
12	PH6MD	1	R/W	PH6 Mode 0: SCIF1/MMCIF module* 1: Port output
11	PH5MD1	1	R/W	PH5 Mode
10	PH5MD0	1	R/W	00: SCIF1/MMCIF module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
9	PH4MD1	1	R/W	PTH4 Mode
8	PH4MD0	1	R/W	00: SCIF0/HSPI/FLCTL module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
7	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.

3	PH1MD1	1	R/W	PH1 Mode
2	PH1MD0	1	R/W	00: SCIF0/HSPI/FLCTL module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
1	PH0MD1	1	R/W	PH0 Mode
0	PH0MD0	1	R/W	00: SCIF0/HSPI/FLCTL module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

Note: * Can be selectable the modules that use this pin by on-chip module select reg

28.2.9 Port J Control Register (PJCR)

PJCR is a 16-bit readable/writable register that selects the pin function and input pull-up control.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	PJ5 MD1	PJ5 MD0	PJ4 MD1	PJ4 MD0	PJ3 MD1	PJ3 MD0	PJ2 MD1	PJ2 MD0	PJ1 MD1	PJ1 MD0
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

9	PJ4MD1	1	R/W	PJ4 Mode
8	PJ4MD0	1	R/W	00: SIOF/HAC/SSI module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
7	PJ3MD1	1	R/W	PJ3 Mode
6	PJ3MD0	1	R/W	00: SIOF/HAC/SSI module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
5	PJ2MD1	1	R/W	PJ2 Mode
4	PJ2MD0	1	R/W	00: SIOF/HAC module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
3	PJ1MD1	1	R/W	PJ1 Mode
2	PJ1MD0	1	R/W	00: SIOF/HAC/SSI module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
1	PJ0MD1	1	R/W	PJ1 Mode
0	PJ0MD0	1	R/W	00: TMU0/LBSC module* 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

Note: * Can be selectable the modules that use this pin by on-chip module select register

Bit	Bit Name	value	R/W	Description
15	PK7MD1	1	R/W	PK7 Mode
14	PK7MD0	1	R/W	00: DMAC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
13	PK6MD1	1	R/W	PK6 Mode
12	PK6MD0	1	R/W	00: DMAC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
11	PK5MD1	1	R/W	PK5 Mode
10	PK5MD0	1	R/W	00: DMAC/PCIC/H-UDI module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
9	PK4MD1	1	R/W	PK4 Mode
8	PK4MD0	1	R/W	00: DMAC/PCIC/H-UDI module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

10: Port input (pull-up MOS: Off)

11: Port input (pull-up MOS: On)

3	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
2	PK1MD0	1	R/W	PK1 Mode 0: DMAC/LBSC/H-UDI module 1: Port output
1	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
0	PK0MD	1	R/W	PK0 Mode 0: DMAC/LBSC/H-UDI module 1: Port output

Note: Can be selectable the modules that use this pin by on-chip module select register.

15 to 7	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
6	PL3MD	1	R/W	PL3 Mode 0: DMAC module 1: Port output
5	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
4	PL2MD	1	R/W	PL2 Mode 0: DMAC module 1: Port output
3	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
2	PL1MD	1	R/W	PK1 Mode 0: DMAC module 1: Port output
1	—	1	R/W	Reserved This bit is always read as 1, and the write value always be 1.
0	PL0MD	1	R/W	PL0 Mode 0: DMAC module 1: Port output

Bit	Bit Name	value	R/W	Description
15 to 4	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
3	PM1MD1	1	R/W	PM1 Mode
2	PM1MD0	1	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)
1	PM0MD1	1	R/W	PM1 Mode
0	PM0MD0	1	R/W	00: LBSC module 01: Port output 10: Port input (pull-up MOS: Off) 11: Port input (pull-up MOS: On)

7	PA7DT	0	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PA6DT	0	R/W	
5	PA5DT	0	R/W	
4	PA4DT	0	R/W	
3	PA3DT	0	R/W	
2	PA2DT	0	R/W	
1	PA1DT	0	R/W	
0	PA0DT	0	R/W	

28.2.14 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores port B data.

Bit:	7	6	5	4	3	2	1	0
	PB7DT	PB6DT	PB5DT	PB4DT	PB3DT	PB2DT	PB1DT	PB0DT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	PB7DT	0	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PB6DT	0	R/W	
5	PB5DT	0	R/W	
4	PB4DT	0	R/W	
3	PB3DT	0	R/W	
2	PB2DT	0	R/W	
1	PB1DT	0	R/W	
0	PB0DT	0	R/W	

7	PC7DT	0	R/W	These bits store output data of a pin which is used as a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PC6DT	0	R/W	
5	PC5DT	0	R/W	
4	PC4DT	0	R/W	
3	PC3DT	0	R/W	
2	PC2DT	0	R/W	
1	PC1DT	0	R/W	
0	PC0DT	0	R/W	

28.2.16 Port D Data Register (PDDR)

PDDR is an 8-bit readable/writable register that stores port D data.

Bit:	7	6	5	4	3	2	1	0
	PD7DT	PD6DT	PD5DT	PD4DT	PD3DT	PD2DT	PD1DT	PD0DT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	PD7DT	0	R/W	These bits store output data of a pin which is used as a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PD6DT	0	R/W	
5	PD5DT	0	R/W	
4	PD4DT	0	R/W	
3	PD3DT	0	R/W	
2	PD2DT	0	R/W	
1	PD1DT	0	R/W	
0	PD0DT	0	R/W	

7	—	0	R/W	Reserved This bit is always read as 0, and the write value always be 0.
6	PE6DT	Pin input	R/W	These bits store output data of a pin which is general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
5	PE5DT	0	R/W	
4	PE4DT	0	R/W	
3	PE3DT	0	R/W	
2	PE2DT	0	R/W	
1	PE1DT	0	R/W	
0	PE0DT	0	R/W	

7	PF7DT	0	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PF6DT	0	R/W	
5	PF5DT	0	R/W	
4	PF4DT	0	R/W	
3	PF3DT	0	R/W	
2	PF2DT	0	R/W	
1	PF1DT	0	R/W	
0	PF0DT	0	R/W	

28.2.19 Port G Data Register (PGDR)

PGDR is an 8-bit readable/writable register that stores port G data.

Bit:	7	6	5	4	3	2	1	0
	PG7DT	PG6DT	PG5DT	PG4DT	PG3DT	PG2DT	PG1DT	PG0DT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	PG7DT	0	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
6	PG6DT	0	R/W	
5	PG5DT	0	R/W	
4	PG4DT	0	R/W	
3	PG3DT	0	R/W	
2	PG2DT	0	R/W	
1	PG1DT	0	R/W	
0	PG0DT	0	R/W	

6	PH6DT	0	R/W	general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out. However, Bit 6 and 3 are exclusively used as ports.
5	PH5DT	Pin input	R/W	
4	PH4DT	Pin input	R/W	
3	PH3DT	0	R/W	
2	PH2DT	Pin input	R/W	
1	PH1DT	Pin input	R/W	
0	PH0DT	Pin input	R/W	

28.2.21 Port J Data Register (PJDR)

PJDR is an 8-bit readable/writable register that stores port J data.

Bit:	7	6	5	4	3	2	1	0
	—	—	PJ5DT	PJ4DT	PJ3DT	PJ2DT	PJ1DT	PJ0DT
Initial value:	0	0	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7, 6	—	All 0	R/W	Reserved These bits are always read as 0, and the write should always be 0.
5	PJ5DT	Pin input	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the value of the corresponding register will be read out. When the pin functions as a general input port, if the port is read, the status of the corresponding pin will be read out.
4	PJ4DT	Pin input	R/W	
3	PJ3DT	Pin input	R/W	
2	PJ2DT	Pin input	R/W	
1	PJ1DT	Pin input	R/W	
0	PJ0DT	Pin input	R/W	

7	PK7DT	Pin input	R/W	These bits store output data of a pin which is u general output port. When the pin functions as general output port, if the port is read, the corresponding value of this register will be read When the pin functions as a general input port, port is read, the status of the corresponding pin read out. However, Bit 0 is exclusively used as output port.
6	PK6DT	Pin input	R/W	
5	PK5DT	Pin input	R/W	
4	PK4DT	Pin input	R/W	
3	PK3DT	Pin input	R/W	
2	PK2DT	Pin input	R/W	
1	PK1DT	0	R/W	
0	PK0DT	0	R/W	

28.2.23 Port L Data Register (PLDR)

PLDR is an 8-bit readable/writable register that stores port L data.

Bit:	7	6	5	4	3	2	1	0
	—	—	—	—	PL3DT	PL2DT	PL1DT	PL0DT
Initial value:	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7 to 4	—	All 0	R/W	Reserved These bits are always read as 0, and the write should always be 0.
3	PL3DT	0	R/W	These bits store output data of a pin which is u general output port. When the pin functions as general output port, if the port is read, the corresponding value of this register will be read
2	PL2DT	0	R/W	
1	PL1DT	0	R/W	
0	PL0DT	0	R/W	

7 to 2	—	All 0	R/W	Reserved	These bits are always read as 0, and the write should always be 0.
1	PM1DT	Pin input	R/W	These bits store output data of a pin which is a general output port. When the pin functions as a general output port, if the port is read, the corresponding value of this register will be read out. When the pin functions as a general input port, the status of the corresponding pin is read out.	
0	PM0DT	Pin input	R/W		

28.2.25 Port E Pull-Up Control Register (PEPUPR)

PEPUPR is an 8-bit readable/writable register that individually controls the pull-up for each pin of port E. Bit 6 of this register corresponds to port E6 (PE6), and when the pin is set to the on-chip peripheral function, the pull-up control is performed. However, if the pin is set to the GPIO in the PECCR, the pull-up control for this register is invalid.

Bit:	7	6	5	4	3	2	1	0
	—	PE6 PUPR	—	—	—	—	—	—
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

28.2.26 Port H Pull-Up Control Register (PHPUPR)

PHPUPR is an 8-bit readable/writable register that individually controls the pull-up for the pins of Port H (PH7 to PH0). Each bit of this register corresponds to port H (PH7 to PH0), and when these pins are set to input mode in the PHCR, the pull-up control is performed individually. However, if these pins are set to output mode in the PHCR, the setting in this register is invalid.

Bit:	7	6	5	4	3	2	1	0
	PH7 PUPR	PH6 PUPR	PH5 PUPR	PH4 PUPR	PH3 PUPR	PH2 PUPR	PH1 PUPR	PH0 PUPR
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
7	PH7PUPR	1	R/W	Pull-up control of the pins of Port H can be set individually.
6	PH6PUPR	1	R/W	
5	PH5PUPR	1	R/W	0: PHn pull-up off
4	PH4PUPR	1	R/W	1: PHn pull-up on
3	PH3PUPR	1	R/W	
2	PH2PUPR	1	R/W	
1	PH1PUPR	1	R/W	
0	PH0PUPR	1	R/W	

Note: n = 7 to 0

Bit	Bit Name	Initial value	R/W	Description
7, 6	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
5	PJ5PUPR	1	R/W	Pull-up control of the pins of Port J can be set individually. 0: PJn pull-up off 1: PJn pull-up on
4	PJ4PUPR	1	R/W	
3	PJ3PUPR	1	R/W	
2	PJ2PUPR	1	R/W	
1	PJ1PUPR	1	R/W	
0	PJ0PUPR	1	R/W	

Note: n = 5 to 0

Bit	Bit Name	Initial value	R/W	Description
7	PK7PUPR	1	R/W	Pull-up control of the pins of Port K can be set individually. 0: PKn pull-up off 1: PKn pull-up on
6	PK6PUPR	1	R/W	
5	PK5PUPR	1	R/W	
4	PK4PUPR	1	R/W	
3	PK3PUPR	1	R/W	
2	PK2PUPR	1	R/W	
1	PK1PUPR	1	R/W	
0	PK0PUPR	1	R/W	

Note: n = 7 to 0

Bit	Bit Name	Initial value	R/W	Description
7 to 2	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
1	PM1PUPR	1	R/W	Pull-up control of the pins of Port M can be set individually. 0: PMn pull-up off 1: PMn pull-up on
0	PM0PUPR	1	R/W	

Note: n = 1 to 0

Bit	Bit Name	value	R/W	Description
15 to 3	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
2	RDYPUP	1	R/W	Controls pull-up of \overline{RDY} 0: \overline{RDY} pull-up off 1: \overline{RDY} pull-up on
1	CTR1PUP	1	R/W	Controls pull-up of CMT_CTR1 0: CMT_CTR1 pull-up off 1: CMT_CTR1 pull-up on
0	CTR0PUP	1	R/W	Controls pull-up of CMT_CTR0 0: CMT_CTR1 pull-up off 1: CMT_CTR1 pull-up on

Bit	Bit Name	Value	R/W	Description
15 to 12	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
11	FD3PUP	1	R/W	Controls pull-up of FD3 0: FD3 pull-up off 1: FD3 pull-up on
10	FD2PUP	1	R/W	Controls pull-up of FD2 0: FD2 pull-up off 1: FD2 pull-up on
9	FD1PUP	1	R/W	Controls pull-up of FD1 0: FD1 pull-up off 1: FD1 pull-up on
8	FD0PUP	1	R/W	Controls pull-up of FD0 0: FD0 pull-up off 1: FD0 pull-up on
7	NMIPUP	1	R/W	Controls pull-up of NMI 0: NMI pull-up off 1: NMI pull-up on
6 to 4	—	All 1	R/W	Reserved These bits are always read as 1, and the write should always be 1.
3	IRL3PUP	1	R/W	Controls pull-up of IRQ/ $\overline{\text{IRL3}}$ 0: IRQ/ $\overline{\text{IRL3}}$ pull-up off 1: IRQ/ $\overline{\text{IRL3}}$ pull-up on

28.2.32 On-chip Module Select Register (OMSELR)

OMSELR is a 16-bit readable/writable register. Modules using pins multiplexed are specified in this register. For details of pin multiplexing, see table 28.1, Multiplexed Pins Controlled by the Control Registers.

This register is valid only when on-chip modules are selected by PECCR (PE6), PHCR, PKCR, and PKCR.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	OMSEL14	OMSEL13	OMSEL12	OMSEL11	OMSEL10	OMSEL9	OMSEL8	—	OMSEL6	OMSEL5	OMSEL4	OMSEL3	OMSEL2	OMSEL1	OMSEL0
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial value	R/W	Description
15	—	0	R/W	Reserved This bit is always read as 0, and the write value always be 0.
14	OMSEL14	0	R/W	Out of the modules RESET (STATUS) and CMT, the one using the pins STATUS0/CMT_CTRL0 and STATUS1/CMT_CTRL1. 0: Selects RESET (STATUS) 1: Selects CMT

1: FLCTL

11	OMSEL11	0	R/W	Out of the modules SCIF0, HSPI, PCIC, and
10	OMSEL10	0	R/W	select the one using the pins SCIF0_SCK/HSPI_CLK/FRE, SCIF0_TXD/HSPI_TX/FWE/MODE8, SCIF0_RXD/HSPI_RX/FRB, SCIF0_CTS/INT0 and SCIF0_RTS/HSPI_CE/FSE
				00: SCIF0
				01: HSPI, PCIC
				10: FLCTL
				11: SCIF0*, PCIC
				Note: * Cannot use modem control pin SCIF0_CTS/INT0 (this pin is used by PCIC), and SCIF0_RTS/HSPI_CE/FSE should be pulled-up by PHPUPR PH0
9	OMSEL9	0	R/W	Out of the modules SIOF, HAC, and SSI, select
8	OMSEL8	0	R/W	using the pins SIOF_TXD/HAC_SDOUT/SSI_TXD, SIOF_RXD/HAC_SDIN/SSI_SCK, SIOF_SYNC/HAC_SYNC/SSI_WS, SIOF_MCLK/HAC_RES, and SIOF_SCK/HAC_BITCLK/SSI_CLK
				00: SIOF
				01: HAC
				10: SSI
				11: Setting prohibited

4	OMSEL4	0	R/W	one using the pins DREQ2/INTB/AUDATA0 DREQ2/INTB/AUDATA0 00: DMAC 01: PCIC 10: H-UDI 11: Setting prohibited
3	OMSEL3	0	R/W	Out of the modules DMAC, INTC, RESET, and
2	OMSEL2	0	R/W	select the one using the pins DACK3/IRQOUT/AUDATA3 and DACK2/MRESETOUT/AUDATA2 00: DMAC 01: INTC, RESET 10: H-UDI 11: Setting prohibited
1	OMSEL1	1	R/W	Out of the modules DMAC, LBSC, and H-UDI,
0	OMSEL0	1	R/W	the one using the pins $\overline{\text{DRAK3}}/\text{CE2B}/\text{AUDSYN}$ $\overline{\text{DRAK2}}/\text{CE2A}/\text{AUDCK}$ 00: DMAC 01: LBSC 10: H-UDI 11: Setting prohibited

Figure 28.1 shows an example of port data output timing.

Setting the output data to port data register and then the port outputs the data after one clock (Pck).




Figure 28.1 Port Data Output Timing (Example of Port A)

Figure 28.2 shows an example of port data input timing.

The input data from each port can be read out from corresponding port data register after rising edge of the peripheral clock (Pck).




Figure 28.2 Port Data input Timing (Example of Port A)

After that write B'00 to the corresponding two bits in port control register (PACR to PM

1. The following break conditions can be set.

Break channels: Two (channels 0 and 1)

User break conditions can be set independently for channels 0 and 1, and can also be a single sequential condition for the two channels, that is, a sequential break. (Sequential break involves two cases such that the channel 0 break condition is satisfied in a certain bus cycle and then the channel 1 break condition is satisfied in a different bus cycle, and vice versa.)

- Address

When 40 bits containing ASID and 32-bit address are compared with the specified user break condition, the ASID bits can be compared or masked.

32-bit address can be masked bit by bit, allowing the user to mask the address in desired sizes such as lower 12 bits (4-Kbyte page) and lower 10 bits (1-Kbyte page).

- Data

32 bits can be masked only for channel 1.

- Bus cycle

The program can break either for instruction fetch (PC break) or operand access.

- Read or write access

- Operand sizes

Byte, word, longword, and quadword are supported.

2. The user-designated exception handling routine for the user break condition can be enabled.
3. Pre-instruction-execution or post-instruction-execution can be selected as the PC break condition.
4. A maximum of $2^{12} - 1$ repetition counts can be specified as the break condition (available for channel 1).




Figure 29.1 Block Diagram of UBC

register 0				
Match address setting register 0	CAR0	R/W	H'FF200008	H'1F200008
Match address mask setting register 0	CAMR0	R/W	H'FF20000C	H'1F20000C
Match condition setting register 1	CBR1	R/W	H'FF200020	H'1F200020
Match operation setting register 1	CRR1	R/W	H'FF200024	H'1F200024
Match address setting register 1	CAR1	R/W	H'FF200028	H'1F200028
Match address mask setting register 1	CAMR1	R/W	H'FF20002C	H'1F20002C
Match data setting register 1	CDR1	R/W	H'FF200030	H'1F200030
Match data mask setting register 1	CDMR1	R/W	H'FF200034	H'1F200034
Execution count break register 1	CETR1	R/W	H'FF200038	H'1F200038
Channel match flag register	CCMFR	R/W	H'FF200600	H'1F200600
Break control register	CBCR	R/W	H'FF200620	H'1F200620

Note: * P4 addresses are used when area P4 in the virtual address space is used, and P7 addresses are used when accessing the register through area 7 in the physical address space using the TLB.

Match condition setting register 1	CBR1	H'20000000	Retained	Ret
Match operation setting register 1	CRR1	H'00002000	Retained	Ret
Match address setting register 1	CAR1	Undefined	Retained	Ret
Match address mask setting register 1	CAMR1	Undefined	Retained	Ret
Match data setting register 1	CDR1	Undefined	Retained	Ret
Match data mask setting register 1	CDMR1	Undefined	Retained	Ret
Execution count break register 1	CETR1	Undefined	Retained	Ret
Channel match flag register	CCMFR	H'00000000	Retained	Ret
Break control register	CBCR	H'00000000	Retained	Ret

The access size must be the same as the control register size. If the size is different, the register is not written to if attempted, and reading the register returns the undefined value. A desired operation may not occur between the time when the instruction for rewriting the control register is completed and the time when the written value is actually reflected on the register. In order to confirm the exact timing when the control register is updated, read the data which has been written most recently. The subsequent instructions are valid for the most recently written register value.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	MFE	AIE	MFI						AIV					
Initial value :	0	0	1	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	SZ			—	—	—	—	CD	ID	—	RW		
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W

Bit	Bit Name	Initial Value	R/W	Description
31	MFE	0	R/W	<p>Match Flag Enable</p> <p>Specifies whether or not to include the match flag specified by the MFI bit of this register in the match conditions. When the specified match flag value condition is determined to be satisfied.</p> <p>0: The match flag is not included in the match condition, thus, not checked.</p> <p>1: The match flag is included in the match condition.</p>
30	AIE	0	R/W	<p>ASID Enable</p> <p>Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions.</p> <p>0: The ASID is not included in the match condition, thus, not checked.</p> <p>1: The ASID is included in the match condition.</p>

23 to 16	AIV	All 0	R/W	ASID Specify Specifies the ASID value to be included in the m conditions.
15	—	0	R	Reserved This bit is always read as 0. The write value sho always be 0.
14 to 12	SZ	All 0	R/W	Operand Size Select Specifies the operand size to be included in the conditions. This bit is valid only when the opera access cycle is specified as a match condition. 000: The operand size is not included in the ma conditions; thus, not checked (any operand size specifies the match condition). ^{*1} 001: Byte access 010: Word access 011: Longword access 100: Quadword access ^{*2} Others: Reserved (setting prohibited)
11 to 8	—	All 0	R	Reserved These bits are always read as 0. The write valu always be 0.

cycle as the match condition.
 00: Instruction fetch cycle or operand access cycle
 01: Instruction fetch cycle
 10: Operand access cycle
 11: Instruction fetch cycle or operand access cycle

3	—	0	R	Reserved This bit is always read as 0. The write value should always be 0.
2, 1	RW	All 0	R/W	Bus Command Select Specifies the read/write cycle as the match condition. This bit is valid only when the operand access cycle is specified as a match condition. 00: Read cycle or write cycle 01: Read cycle 10: Write cycle 11: Read cycle or write cycle
0	CE	0	R/W	Channel Enable Validates/invalidates the channel. If this bit is 0, the other bits of this register are invalid. 0: Invalidates the channel. 1: Validates the channel.

- Notes:
1. If the data value is included in the match conditions, be sure to specify the operand size.
 2. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.

31	MFE	0	R/W	Match Flag Enable Specifies whether or not to include the match flag specified by the MFI bit of this register in the match conditions. When the specified match flag value is 1, the condition is determined to be satisfied. 0: The match flag is not included in the match conditions; thus, not checked. 1: The match flag is included in the match conditions.
30	AIE	0	R/W	ASID Enable Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions. 0: The ASID is not included in the match conditions; thus, not checked. 1: The ASID is included in the match conditions.
29 to 24	MFI	100000	R/W	Match Flag Specify Specifies the match flag to be included in the match conditions. 000000: The MF0 bit of the CCMFR register 000001: The MF1 bit of the CCMFR register Others: Reserved (setting prohibited) Note: The initial value is the reserved value, but if 1 is written into CBR1[0], MFI must be set to 000000 or 000001. And note that the condition is not hit when MFE bit of this register is 1 and the bits are 000001 in the condition of CCRM1[0].
23 to 16	AIV	All 0	R/W	ASID Specify Specifies the ASID value to be included in the match conditions.

conditions. This bit is valid only when the operand access cycle is specified as a match condition.
 000: The operand size is not included in the match condition; thus, not checked (any operand size specifies the match condition). *¹

001: Byte access

010: Word access

011: Longword access

100: Quadword access*²

Others: Reserved (setting prohibited)

11	ETBE	0	R/W	<p>Execution Count Value Enable</p> <p>Specifies whether or not to include the execution count value in the match conditions. If this bit is 1 and a match condition satisfaction count matches that specified by the CETR1 register, the operation specified by the CRR1 register is performed.</p> <p>0: The execution count value is not included in the match conditions; thus, not checked.</p> <p>1: The execution count value is included in the match conditions.</p>
10 to 8	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value always be 0.</p>
7, 6	CD	All 0	R/W	<p>Bus Select</p> <p>Specifies the bus to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.</p> <p>00: Operand bus for operand access</p> <p>Others: Reserved (setting prohibited)</p>

This bit is always read as 0. The write value should always be 0.

2, 1	RW	All 0	R/W	Bus Command Select
				Specifies the read/write cycle as the match condition. This bit is valid only when the operand access is specified as a match condition.
				00: Read cycle or write cycle
				01: Read cycle
				10: Write cycle
				11: Read cycle or write cycle

0	CE	0	R/W	Channel Enable
				Validates/invalidates the channel. If this bit is 1, the other bits in this register are invalid.
				0: Invalidates the channel.
				1: Validates the channel.

- Notes:
1. If the data value is included in the match conditions, be sure to specify the operand size.
 2. If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.
 3. The OCBI instruction is handled as longword write access without the data value. The PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 14	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
13	—	1	R	Reserved This bit is always read as 1. The write value always be 1.
12 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
1	PCB	0	R/W	PC Break Select Specifies either before or after instruction execution the break timing for the instruction fetch cycle is invalid for breaks other than the ones for the instruction fetch cycle. 0: Sets the PC break before instruction execution. 1: Sets the PC break after instruction execution.
0	BIE	0	R/W	Break Enable Specifies whether or not to request a break when a match condition is satisfied for the channel. 0: Does not request a break. 1: Requests a break.



31 to 14	—	All 0	R	Reserved	These bits are always read as 0. The write value always be 0.
13	—	1	R	Reserved	This bit is always read as 1. The write value always be 1.
12 to 2	—	All 0	R	Reserved	These bits are always read as 0. The write value always be 0.
1	PCB	0	R/W	PC Break Select	<p>Specifies either before or after instruction execution the break timing for the instruction fetch cycle. is invalid for breaks other than ones for the instruction fetch cycle.</p> <p>0: Sets the PC break before instruction execution 1: Sets the PC break after instruction execution</p>
0	BIE	0	R/W	Break Enable	<p>Specifies whether or not to request a break when match condition is satisfied for the channel.</p> <p>0: Does not request a break. 1: Requests a break.</p>

Initial value : — — — — — — — — — — CA — — — — — — — — — —
 R/W: R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CA	Undefined	R/W	Compare Address Specifies the address to be included in the b conditions. When the operand bus has been specified us CBR0 register, specify the SAB address in C

• CARI

Bit : 31 30 29 28 27 26 25 24 23 22 21 20 19 18
 Initial value : — — — — — — — — — — CA — — — — — — — — — —
 R/W: R/W

Bit : 15 14 13 12 11 10 9 8 7 6 5 4 3 2
 Initial value : — — — — — — — — — — CA — — — — — — — — — —
 R/W: R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CA	Undefined	R/W	Compare Address Specifies the address to be included in the b conditions. When the operand bus has been specified us CBR1 register, specify the SAB address in C

Bit : 15 14 13 12 11 10 9 8 7 6 5 4 3 2
 Initial value : — — — — — — — — — — — — — — —
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CAM	Undefined	R/W	<p>Compare Address Mask</p> <p>Specifies the bits to be masked among the address bits which are specified using the CAR0 register (the bits to be masked to 1.)</p> <p>0: Address bits CA[n] are included in the break condition.</p> <p>1: Address bits CA[n] are masked and not included in the break condition.</p> <p>[n] = any values from 31 to 0</p>

- CAMR1

Bit : 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15
 Initial value : — — — — — — — — — — — — — — —
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

Bit : 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
 Initial value : — — — — — — — — — — — — — — —
 R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W

29.2.5 Match Data Setting Register 1 (CDR1)

CDR1 is a readable/writable 32-bit register which specifies the data value to be included in the break conditions for channel 1.

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	CD													
Initial value :	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	CD													
Initial value :	—	—	—	—	—	—	—	—	—	—	—	—	—	—
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CD	Undefined	R/W	Compare Data Value Specifies the data value to be included in the break conditions. When the operand bus has been specified using the CBR1 register, specify the SDB data value in the

without the data value. Therefore, do not include the data value in the match conditions for these instructions.

- If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and match data mask setting register.

29.2.6 Match Data Mask Setting Register 1 (CDMR1)

CDMR1 is a readable/writable 32-bit register which specifies the bits to be masked among the data value bits specified using the match data setting register. (Set the bits to be masked to 1.)



Bit	Bit Name	Initial Value	R/W	Description
31 to 0	CDM	Undefined	R/W	<p>Compare Data Value Mask</p> <p>Specifies the bits to be masked among the data value bits specified using the CDR1 register. (Set the bits to be masked to 1.)</p> <p>0: Data value bits CD[n] are included in the break condition.</p> <p>1: Data value bits CD[n] are masked and not included in the break condition.</p> <p>[n] = any values from 31 to 0</p>

R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	—	—	—	—	CET										
Initial value :	0	0	0	0	—	—	—	—	—	—	—	—	—	—	—
R/W:	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
11 to 0	CET	Undefined	R/W	Execution Count Specifies the execution count to be included in the conditions.

Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	M
Initial value :	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
31 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	MF1	0	R/W	Channel 1 Condition Match Flag This flag is set to 1 when the channel 1 match condition has been satisfied. To clear the flag, write 0 to this bit. 0: Channel 1 match condition has not been satisfied. 1: Channel 1 match condition has been satisfied.
0	MF0	0	R/W	Channel 0 Condition Match Flag This flag is set to 1 when the channel 0 match condition has been satisfied. To clear the flag, write 0 to this bit. 0: Channel 0 match condition has not been satisfied. 1: Channel 0 match condition has been satisfied.



Initial value : 0 0 0 0 0 0 0 0 0 0 0 0 0 0
 R/W: R R R R R R R R R R R R R R

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
0	UBDE	0	R/W	User Break Debugging Support Function Enable Specifies whether or not to use the user break debugging support function. 0: Does not use the user break debugging support function. 1: Uses the user break debugging support function.

All types of operand access are classified into read or write access. Special care must be used when using the following instructions.

- PREF, OCBP, and OCBWB: Instructions for a read access
- MOVCA.L and OCBI: Instructions for a write access
- TAS.B: Instruction for a single read access or a single write access

The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions is used to determine the operand access without the data value; therefore, do not include the data value in the match conditions for these instructions.

The operand size should be defined for all types of operand access. Available operand sizes are byte, word, longword, and quadword. For operand access accompanying the PREF, OCBP, OCBWB, MOVCA.L, and OCBI instructions, the operand size is defined as longword.

value in the match conditions, set the DBE bit in the match condition setting register; set the match data setting register (CDR1); and specify the data match condition using the match data mask setting register (CDMR1). To include the execution count in the match conditions, set the ETBE bit of the match condition setting register; specify the execution count using the execution count break register (CETR1). To use sequential break, set the MFE bit of the match condition setting register; and specify the number of the first channel using the MFI bit.

2. Specify whether or not to request a break when the match condition is satisfied and the timing when the match condition is satisfied as a result of fetching the instruction using the match operation setting register (CRR0 or CRR1). After having set all the bits in the match condition setting register except the CE bit and the other necessary registers, set the CE bit. Then read the match condition setting register again. This ensures that the set values in the match condition setting register are valid for the subsequent instructions immediately after reading the register. Setting the CE bit of the match condition setting register in the initial state after reset of the control registers may cause an undesired break.
3. When the match condition has been satisfied, the corresponding condition match flag (MF1 or MF0) in the channel match flag register (CCMFR) is set. A break is also requested to the CPU according to the set values in the match operation setting register (CRR0 or CRR1). The CPU operates differently according to the BL bit value of the SR register: when the BL bit is 0, the CPU accepts the break request and executes the specified exception handling; and when the BL bit is 1, the CPU does not execute the exception handling.
4. The match flags (MF1 and MF0) can be used to confirm whether or not the corresponding match condition has been satisfied. Although the flag is set when the condition is satisfied, the flag is not cleared automatically; therefore, write 0 to the flag bit by issuing a memory store instruction to the channel match flag register (CCMFR) in order to use the flag again.
5. Breaks may occur virtually at the same time for channels 0 and 1. In this case, only one break request is sent to the CPU; however, the two condition match flags corresponding to the two channels may be set.

1. If the instruction fetch cycle is set in the match condition setting register (CBR0 or CBR1), the instruction fetch cycle is handled as a match condition. To request a break upon satisfying a match condition, set the BIE bit in the match operation setting register (CRR0 or CRR1) of the corresponding channel. Either before or after executing the instruction can be selected. The break timing according to the PCB bit value. If the instruction fetch cycle is specified as a match condition, be sure to clear the LSB to 0 in the match address setting register (CAR0 or CAR1); otherwise, no break occurs.
2. If pre-instruction-execution break is specified for the instruction fetch cycle, the break is requested when the instruction is fetched and determined to be executed. Therefore, the break function cannot be used for the instructions which are fetched through overrun (i.e., the instructions fetched during branching or making transition to the interrupt routine but not yet executed). For priorities of pre-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If pre-instruction-execution break is specified for the delayed branch instruction, the break is requested before the delayed branch instruction is executed. However, do not specify pre-instruction-execution break for the delayed slot of the RTE instruction.
3. If post-instruction-execution break is specified for the instruction fetch cycle, the break is requested after the instruction which satisfied the match condition has been executed and before the next instruction is executed. Similar to pre-instruction-execution break, the break function cannot be used for the instructions which are fetched through overrun. For priorities of post-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If post-instruction-execution break is specified for the delayed branch instruction and its delayed slot, the break does not occur until the first instruction at the branch destination.
4. If the instruction fetch cycle is specified as the channel 1 match condition, the DBE bit in the match condition setting register CBR1 becomes invalid, the settings of match data setting register CDR1 and match data mask setting register CDMR1 are ignored. Therefore, the break value cannot be specified for the instruction fetch cycle break.

Word	Address bits A31 to A1
Byte	Address bits A31 to A0
Operand size is not included in the match conditions	Address bits A31 to A3 for quadword access
	Address bits A31 to A2 for longword access
	Address bits A31 to A1 for word access
	Address bits A31 to A0 for byte access

The above table means that if address H'00001003 is set in the match address setting (CAR0 or CAR1), for example, the match condition is satisfied for the following access (assuming that all the other conditions are satisfied):

- Longword access to address H'00001000
- Word access to address H'00001002
- Byte access to address H'00001003

2. When the data value is included in the channel 1 match conditions:

If the data value is included in the match conditions, be sure to select the quadword, word, or byte as the operand size using the operand size select bit (SZ) of the match setting register (CBR1), and also set the match data setting register (CDR1) and the mask setting register (CDMR1). With these settings, the match condition is satisfied when both of the address and data conditions are satisfied. The data value and mask control bits for quadword access, word access, and longword access should be set in bits 7 to 0, 15 to 0, and 31 to 0 of the bits CDR1 and CDMR1, respectively. For quadword access, 64-bit data is divided into upper and lower 32-bit data units, and each unit is independently compared with the match condition. When either the upper or lower 32-bit data unit satisfies the match condition, the match condition for the 64-bit data is determined to be satisfied.

However, to not specify the operand count for the delayed slot of the RTE instruction, the data value is included in the match conditions, it is not allowed to set the break for preceding the RTE instruction by one to six instructions.

29.3.5 Sequential Break

1. Sequential break conditions can be specified by setting the MFE and MFI bits in the match condition setting registers (CBR0 and CBR1). (Sequential break involves two cases such as channel 0 break condition is satisfied then channel 1 break condition is satisfied, and vice versa.) To use the sequential break function, clear the MFE bit of the match condition setting register and the BIE bit of the match operation setting register of the first channel in the sequence, and set the MFE bit and specify the number of the second channel in the sequence using the MFI bit in the match condition setting register of the second channel in the sequence. If the sequential break condition is set, the condition match flag is set every time the match condition is satisfied for each channel. When the condition has been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.
2. For channel 1, the execution count break condition can also be included in the sequential break conditions.
3. If the match conditions for the first and second channels in the sequence are satisfied for a significantly short time, sequential operation may not be guaranteed in some cases, as shown below.

channel in the sequence:

Instruction B is 0 or one instruction after instruction A	Sequential operation is not guaranteed.
Instruction B is two or more instructions after instruction A	Sequential operation is guaranteed.

- When the match condition is satisfied at the operand access cycle for the first channel in the sequence whereas the match condition is satisfied at the instruction fetch cycle for the second channel in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.

- When the match condition is satisfied at the operand access cycle for both the first and second channels in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.

instead. However, if the match conditions are satisfied for the delayed slot instruction, the address of the delayed branch instruction is saved in the SPC.

- When the instruction fetch cycle (after instruction execution) is specified as the match condition:

The address of the instruction immediately after the instruction which has satisfied the conditions is saved in the SPC. The instruction which has satisfied the match condition is executed, then a break occurs before the next instruction. If the match conditions are for the delayed branch instruction or its delayed slot, these instructions are executed and the address of the branch destination is saved in the SPC.

- When the operand access (address only) is specified as the match condition:

The address of the instruction immediately after the instruction which has satisfied the conditions is saved in the SPC. The instruction which has satisfied the match condition is executed, then a break occurs before the next instruction. However, if the conditions are satisfied for the delayed slot, the address of the branch destination is saved in the SPC.

- When the operand access (address and data) is specified as the match condition:

If the data value is added to the match conditions, the instruction which has satisfied the conditions is executed. A user break occurs before executing an instruction that is one to six instructions after the instruction which has satisfied the match conditions. The address of the instruction is saved in the SPC; thus, it is impossible to identify exactly where a branch occurs. If the conditions are satisfied for the delayed slot instruction, the address of the branch destination is saved in the SPC. If a branch instruction follows the instruction which has satisfied the match conditions, a break may occur after the delayed instruction and the branch instruction are executed. In this case, the address of the branch destination is also saved in the SPC.




Figure 29.2 Flowchart of User Break Debugging Support Function

— Channel 0

Address: H'00000404 / Address mask: H'00000000

Bus cycle: Instruction fetch (after executing the instruction)

ASID is not included in the conditions.

— Channel 1:

Address: H'00008010 / Address mask: H'00000006

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'00000404 or before executing the instruction at address H'00008010 to H'00008016

- Example 1-2

Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226
CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E
CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000
CBCR = H'00000000

Specified conditions: Channel 0 → Channel1 sequential mode

— Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

— Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

Address: H'00027128 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

— Channel 1

Address: H'00031415 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00027128. No user break occurs for channel 1 since the instruction fetch occurs only at even addresses.

- Example 1-4

Register settings: CBR0 = H'40800013 / CRR0 = H'00002000 / CAR0 = H'00037226
CAMR0 = H'00000000 / CBR1 = H'C0700013 / CRR1 = H'00002001 / CAR1 = H'0003722E
CAMR1 = H'00000000 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Channel 0 → Channel 1 sequential mode

— Channel 0

Address: H'00037226 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

— Channel 1

Address: H'0003722E / Address mask: H'00000000 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

Address: H'00000500 / Address mask: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

— Channel 1

Address: H'00001000 / Address mask: H'00000000

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000005

Bus cycle: Instruction fetch (before executing the instruction)

Execution count: 5

ASID and data values are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'00000500. The user break occurs for channel 1 after executing the instruction at address H'00001000 four times; before executing the instruction five times.

- Example 1-6

Register settings: CBR0 = H'40800013 / CRR0 = H'00002003 / CAR0 = H'00008404
CAMR0 = H'00000FFF / CBR1 = H'40700013 / CRR1 = H'00002001 / CAR1 = H'00000000
CAMR1 = H'00000006 / CDR1 = H'00000000 / CDMR1 = H'00000000 / CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00008404 / Address mask: H'00000FFF / ASID: H'80

Bus cycle: Instruction fetch (after executing the instruction)

— Channel 1

Address: H'00008010 / Address mask: H'00000006 / ASID: H'70

Data: H'00000000 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Instruction fetch (before executing the instruction)

CETR1 = H'00000000 / CBCR = H'00000000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'00123456 / Address mask: H'00000000 / ASID: H'80

Bus cycle: Operand bus, operand access, and read (operand size is not included in conditions.)

— Channel 1

Address: H'000ABCDE / Address mask: H'000000FF / ASID: H'70

Data: H'0000A512 / Data mask: H'00000000 / Execution count: H'00000000

Bus cycle: Operand bus, operand access, write, and word size

Execution count is not included in the conditions.

With these settings, the user break occurs for channel 0 for the following accesses: long read access to address H'000123454, word read access to address H'000123456, byte read access to address H'000123456 where ASID is H'80. The user break occurs for channel 1 when word H'A512 is written to address H'000ABC00 to H'000ABCFE where ASID is H'70.

C. Set 0(initial value) to IRMC.R1 before updating the UBC register and update with the following sequence.

1. Write the UBC register.
2. Read the UBC register which is updated at 1.
3. Write the value which is read at 2 to the UBC register.

Note: When two or more UBC registers are updated, executing these methods at each update of the UBC registers is not necessary. At only last updating the UBC register, execute these methods.

- The PCB bit of the CRR0 and CRR1 registers is valid only when the instruction fetch cycle is specified as the match condition.
- If the sequential break conditions are set, the sequential break conditions are satisfied in the order that the conditions for the first and second channels in the sequence are satisfied in this order. Therefore, if the conditions are set so that the conditions for channels 0 and 1 should be satisfied simultaneously for the same bus cycle, the sequential break conditions will not be satisfied, causing no break.
- For the SLEEP instruction, do not allow the post-instruction-execution break where the instruction fetch cycle is the match condition. For the instructions preceding the SLEEP instruction by one to five instructions, do not allow the break where the operand access cycle is the match condition.
- If the user break and other exceptions occur for the same instruction, they are determined according to the specified priority. For the priority, refer to section 5, Exception Handling. The exception having the higher priority occurs, the user break does not occur.
 - The pre-instruction-execution break is accepted prior to any other exception.

- occurring in identical SPC values for both of the breaks, the user break occurs only once.
- However, the condition match flags are set for both channels. For example,
- Instruction at address 110 (post-instruction-execution break for instruction fetch for channel 0)
→ SPC = 112, CCMFR.MF0 = 1
- Instruction at address 112 (pre-instruction-execution break for instruction fetch for channel 1)
→ SPC = 112, CCMFR.MF1 = 1
- It is not allowed to set the pre-instruction-execution break or the operand break in the first instruction slot of the RTE instruction. And if the data value is included in the match conditions of the operand break, do not set the break for the preceding the RTE instruction one to six instructions.
 - If the re-execution type exception and the post-instruction-execution break are in combination with the instruction requiring two or more execution states, then the re-execution type exception occurs. Here, the CCMFR.MF0 (or CCMFR.MF1) bit may or may not be set to 1 when the break conditions have been satisfied.

appropriate emulator users manual for the method of connecting the emulator.


The H-UDI has six pins: TCK, TMS, TDI, TDO, $\overline{\text{TRST}}$, and $\overline{\text{ASEBRK/BRKACK}}$. The functions except $\overline{\text{ASEBRK/BRKACK}}$ and serial communications protocol conform to the standard. This LSI has additional six pins for emulator connection: (AUDSYNC, AUDC, AUDATA3 to AUDATA0). These six pins for emulator are multiplexed with on-chip memory. And the H-UDI has one chip-mode setting pin: (MPMD).

The H-UDI has two TAP controller blocks; one is for the boundary-scan test and another function except the boundary-scan test. The H-UDI initial state is for the boundary scan power-on or $\overline{\text{TRST}}$ asserted. It is necessary to set H-UDI switchover command to use the function. And the CPU cannot access the boundary scan TAP controller.

Figure 30.1 shows a block diagram of the H-UDI.

The H-UDI has the TAP (Test Access Port) controller and four registers (SDBPR, SDBSR, and SDINT). SDBPR supports the JTAG bypass mode, SDBSR supports the JTAG boundary-scan mode, SDIR is used for commands, and SDINT is used for H-UDI interrupts. SDIR is directly accessed from the TDI and TDO pins.

The TAP controller, control registers and boundary scan TAP controller are initialized by pulling the $\overline{\text{TRST}}$ pin low or by applying the TCK signal for five or more clock cycles with the $\overline{\text{TRST}}$ set to 1. This initialization sequence is independent of the reset pin for this LSI. Other components are initialized by a normal reset.



[Legend]

OMSELR: On-chip module select register
 SDBPR: Bypass register
 SDBSR: Boundary scan register
 SDINT: Interrupt source register
 SDIR: Instruction register

Note: * These pins are multiplexed with on-chip module's. To use the H-UDI (AUD) function, select the H-UDI module by OMSELR in GPIO.

Figure 30.1 H-UDI Block Diagram

TMS	Mode	Input	Mode Select Input	Op
			Changing this signal in synchronization with the TCK signal determines the significance of data input via the TDI pin. Its protocol conforms to the JTAG standard (IEEE standard 1149.1).	
$\overline{\text{TRST}}^{*2}$	Reset	Input	H-UDI Reset Input This signal is received asynchronously with a TCK signal. Asserting this signal resets the JTAG interface circuit. When a power is supplied, the $\overline{\text{TRST}}$ pin should be asserted for a given period regardless of whether or not the JTAG function is used, which differs from the JTAG standard.	Fix gro col the pin
TDI	Data input	Input	Data Input Data is sent to the H-UDI by changing this signal in synchronization with the TCK signal.	Op
TDO	Data output	Output	Data Output Data is read from the H-UDI in synchronization with the TCK signal.	Op
ASEBRK/ BRKACK	Emulator	I/O	Pins for an emulator	Op
AUDSYNC, AUDCK, AUDATA3 to AUDATA0	Emulator	Output	Pins for an emulator	Op
MPMD	Chip-mode	Input	Selects the operation mode of this LSI, whether emulation support mode (Low level) or LSI operation mode (High level).	Op

- Notes:
1. This pin is pulled up in this LSI. When using interrupts or resets via the H-UDI emulator, the use of external pull-up resistors will not cause any problem.
 2. When using interrupts or resets via the H-UDI or emulator, the $\overline{\text{TRST}}$ pin should be designed so that it can be controlled independently and can be controlled to a low level while the $\overline{\text{PRESET}}$ pin is asserted at a power-on reset.

The H-UDI contains two separate TAP controllers: one for controlling the boundary-scan and another for controlling the H-UDI reset and interrupt functions. Assertion of $\overline{\text{TRST}}$, for example at power-on reset, activates the boundary-scan TAP controller and enables the boundary-scan function prescribed in the JTAG standards. Executing a switchover command to the H-UDI allows usage of the H-UDI reset and H-UDI interrupts. This LSI, however, has the following limitations:

- Clock-related pins (EXTAL, XTAL, EXTAL2, and XTAL2) are out of the scope of the boundary-scan test.
- Reset-related pin ($\overline{\text{PRESET}}$) is out of the scope of the boundary-scan test.
- H-UDI-related pins (TCK, TDI, TDO, TMS, $\overline{\text{TRST}}$ and MPMD) are out of the scope of the boundary-scan test.
- DDRIF-related pins are out of the scope of the boundary-scan test.
- $\overline{\text{XRTCTBI}}$ pin is out of the scope of the boundary-scan test.
- During the boundary scan (IDCODE, EXTEST, SAMPLE/PRELOAD, BYPASS, and switchover command), the maximum TCK signal frequency is 2 MHz.
- The external controller has 8-bit access to the boundary-scan TAP controller via the H-UDI.

Note: During the boundary scan, the MPMD and $\overline{\text{PRESET}}$ pins should be fixed high-level.

Table 30.2 shows the commands supported by boundary-scan TAP controller.

Figure 30.2 shows the sequence for switching from boundary-scan TAP controller to H-UDI.




Figure 30.2 Sequence for Switching from Boundary-Scan TAP Controller to H-UDI

Boundary scan register	SDBSR	—	—	—	—
Bypass register	SDBPR	—	—	—	—

- Notes:
1. The P4 address is an address when accessing through P4 area in a virtual address space. The area 7 address is an address when accessing through area 7 in a virtual address space using the TLB.
 2. The low level of the $\overline{\text{TRST}}$ pin or the Test-Logic-Reset state of the TAP controller initializes to these values.

Table 30.4 Register Configuration (2)

Register Name	Abbrev.	R/W	Size	H-UDI Side
				Initial Value* ¹
Instruction register	SDIR	R/W	32	H'FFFF FFFD (fixed value* ²)
Interrupt source register	SDINT	W* ³	32	H'0000 0000
Boundary scan register	SDBSR	—	—	—
Bypass register	SDBPR	R/W	1	Undefined

- Note:
1. The low level of the $\overline{\text{TRST}}$ pin or the Test-Logic-Reset state of the TAP controller initializes to these values.
 2. When reading via the H-UDI, the value is always H'FFFF FFFD.
 3. Only 1 can be written to the LSB by the H-UDI interrupt command.

Table 30.5 Register Status in Each Processing State

Register Name	Abbrev.	Power-On Reset	Manual Reset	Sleep
Instruction register	SDIR	H'0EFF	Retained	Retained
Interrupt source register	SDINT	H'0000	Retained	Retained

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	TI	0000 1110	R	Test Instruction Bits 7 to 0 0110 xxxx: H-UDI reset negate 0111 xxxx: H-UDI reset assert 101x xxxx: H-UDI interrupt 0000 1110: Initial state Other than above: Setting prohibited Note: Though H-UDI reset asserted, CPG, watchdog/reset and part of RTC regis not initialized.
7 to 0	—	All 1	R	Reserved These bits are always read as 1.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description
15 to 1	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
0	INTREQ	0	R/W	Interrupt Request Indicates whether or not an interrupt by an H- interrupt command has occurred. Clearing this bit by the CPU cancels an interrupt request. When 1 to this bit, the previous value is maintained.

30.4.3 Bypass Register (SDBPR)

SDBPR is a one-bit register that supports the J-TAG bypass mode. When the BYPASS control is set to the boundary scan TAP controller, the TDI and TDO are connected by way of SDBPR. This register cannot be accessed from the CPU regardless of the LSI mode. Though this register is not initialized by a power-on reset and the $\overline{\text{TRST}}$ pin asserted, initialized to 0 in the Capture state.

Table 30.6 SDBSR Configuration

Number	Pin Name	I/O*	Number	Pin Name
	From TDI		503	DREQ0
524	DACK3/IRQOUT/AUDATA3	Output	502	DREQ0
523	DACK3/IRQOUT/AUDATA3	Control	501	DREQ0
522	DACK3/IRQOUT/AUDATA3	Input	500	DRAK3/CE2B/AUDSYNC
521	DACK2/MRESETOUT/AUDATA2	Output	499	DRAK3/CE2B/AUDSYNC
520	DACK2/MRESETOUT/AUDATA2	Control	498	DRAK3/CE2B/AUDSYNC
519	DACK2/MRESETOUT/AUDATA2	Input	497	DRAK2/CE2A/AUDCK
518	DACK1/MODE1	Output	496	DRAK2/CE2A/AUDCK
517	DACK1/MODE1	Control	495	DRAK2/CE2A/AUDCK
516	DACK1/MODE1	Input	494	DRAK1/MODE7
515	DACK0/MODE0	Output	493	DRAK1/MODE7
514	DACK0/MODE0	Control	492	DRAK1/MODE7
513	DACK0/MODE0	Input	491	DRAK0/MODE2
512	DREQ3/INTC/AUDATA1	Output	490	DRAK0/MODE2
511	DREQ3/INTC/AUDATA1	Control	489	DRAK0/MODE2
510	DREQ3/INTC/AUDATA1	Input	488	A25
509	DREQ2/INTB/AUDATA0	Output	487	A25
508	DREQ2/INTB/AUDATA0	Control	486	A25
507	DREQ2/INTB/AUDATA0	Input	485	STATUS0/CMT_CTRL0
506	DREQ1	Output	484	STATUS0/CMT_CTRL0
505	DREQ1	Control	483	STATUS0/CMT_CTRL0
504	DREQ1	Input	482	STATUS1/CMT_CTRL1

473	A24	Output	440	A11
472	A24	Control	439	A11
471	A24	Input	438	A11
470	A19	Output	437	A10
469	A19	Control	436	A10
468	A19	Input	435	A10
467	A20	Output	434	A9
466	A20	Control	433	A9
465	A20	Input	432	A9
464	A21	Output	431	A8
463	A21	Control	430	A8
462	A21	Input	429	A8
461	A16	Output	428	A7
460	A16	Control	427	A7
459	A16	Input	426	A7
458	A17	Output	425	A6
457	A17	Control	424	A6
456	A17	Input	423	A6
455	A18	Output	422	A5
454	A18	Control	421	A5
453	A18	Input	420	A5
452	A14	Output	419	A4
451	A14	Control	418	A4
450	A14	Input	417	A4
449	A15	Output	416	A3

407	A0	Output	374	D22
406	A0	Control	373	D22
405	A0	Input	372	D22
404	D31	Output	371	D21
403	D31	Control	370	D21
402	D31	Input	369	D21
401	D30	Output	368	D20
400	D30	Control	367	D20
399	D30	Input	366	D20
398	D29	Output	365	D19
397	D29	Control	364	D19
396	D29	Input	363	D19
395	D28	Output	362	D18
394	D28	Control	361	D18
393	D28	Input	360	D18
392	D27	Output	359	D17
391	D27	Control	358	D17
390	D27	Input	357	D17
389	D26	Output	356	D15
388	D26	Control	355	D15
387	D26	Input	354	D15
386	D25	Output	353	D16
385	D25	Control	352	D16
384	D25	Input	351	D16
383	D24	Output	350	WE2/IORD

341	D12	Output	308	D2
340	D12	Control	307	D2
339	D12	Input	306	D2
338	D11	Output	305	D3
337	D11	Control	304	D3
336	D11	Input	303	D3
335	D10	Output	302	$\overline{\text{WE0/REG}}$
334	D10	Control	301	WE0/REG
333	D10	Input	300	$\overline{\text{WE0/REG}}$
332	D9	Output	299	D0
331	D9	Control	298	D0
330	D9	Input	297	D0
329	$\overline{\text{WE1}}$	Output	296	$\overline{\text{BREQ}}$
328	$\overline{\text{WE1}}$	Control	295	BREQ
327	$\overline{\text{WE1}}$	Input	294	$\overline{\text{BREQ}}$
326	D7	Output	293	$\overline{\text{BACK}}$
325	D7	Control	292	BACK
324	D7	Input	291	$\overline{\text{BACK}}$
323	D8	Output	290	R/W
322	D8	Control	289	R/W
321	D8	Input	288	R/W
320	D4	Output	287	$\overline{\text{RD/FRAME}}$
319	D4	Control	286	RD/FRAME
318	D4	Input	285	$\overline{\text{RD/FRAME}}$
317	D5	Output	284	BS

275	$\overline{\text{CS2}}$	Output	242	$\overline{\text{REQ1}}$
274	$\overline{\text{CS2}}$	Control	241	$\overline{\text{REQ1}}$
273	$\overline{\text{CS2}}$	Input	240	$\overline{\text{REQ1}}$
272	$\overline{\text{CS5}}$	Output	239	$\overline{\text{GNT2}}$
271	$\overline{\text{CS5}}$	Control	238	$\overline{\text{GNT2}}$
270	$\overline{\text{CS5}}$	Input	237	$\overline{\text{GNT2}}$
269	$\overline{\text{CS6}}$	Output	236	$\overline{\text{GNT1}}$
268	$\overline{\text{CS6}}$	Control	235	$\overline{\text{GNT1}}$
267	$\overline{\text{CS6}}$	Input	234	$\overline{\text{GNT1}}$
266	CLKOUT	Control	233	AD31
265	CLKOUT	Output	232	AD31
264	$\overline{\text{CS0}}$	Output	231	AD31
263	$\overline{\text{CS0}}$	Control	230	$\overline{\text{REQ3}}$
262	$\overline{\text{CS0}}$	Input	229	$\overline{\text{REQ3}}$
261	$\overline{\text{CS1}}$	Output	228	$\overline{\text{REQ3}}$
260	$\overline{\text{CS1}}$	Control	227	AD30
259	$\overline{\text{CS1}}$	Input	226	AD30
258	$\overline{\text{INTA}}$	Output	225	AD30
257	$\overline{\text{INTA}}$	Control	224	$\overline{\text{GNT3}}$
256	$\overline{\text{INTA}}$	Input	223	$\overline{\text{GNT3}}$
255	$\overline{\text{REQ0/REQOUT}}$	Output	222	$\overline{\text{GNT3}}$
254	$\overline{\text{REQ0/REQOUT}}$	Control	221	AD27
253	$\overline{\text{REQ0/REQOUT}}$	Input	220	AD27
252	PCICLK	Output	219	AD27
251	PCICLK	Control	218	AD29

209	CBE3	Output	176	AD18
208	CBE3	Control	175	AD18
207	CBE3	Input	174	AD18
206	AD25	Output	173	$\overline{\text{IRDY}}$
205	AD25	Control	172	$\overline{\text{IRDY}}$
204	AD25	Input	171	$\overline{\text{IRDY}}$
203	IDSEL	Output	170	CBE2
202	IDSEL	Control	169	CBE2
201	IDSEL	Input	168	CBE2
200	AD24	Output	167	$\overline{\text{TRDY}}$
199	AD24	Control	166	$\overline{\text{TRDY}}$
198	AD24	Input	165	$\overline{\text{TRDY}}$
197	AD21	Output	164	$\overline{\text{PCIFRAME}}$
196	AD21	Control	163	$\overline{\text{PCIFRAME}}$
195	AD21	Input	162	$\overline{\text{PCIFRAME}}$
194	AD23	Output	161	$\overline{\text{STOP}}$
193	AD23	Control	160	$\overline{\text{STOP}}$
192	AD23	Input	159	$\overline{\text{STOP}}$
191	AD20	Output	158	PAR
190	AD20	Control	157	PAR
189	AD20	Input	156	PAR
188	AD22	Output	155	$\overline{\text{DEVSEL}}$
187	AD22	Control	154	$\overline{\text{DEVSEL}}$
186	AD22	Input	153	$\overline{\text{DEVSEL}}$
185	AD17	Output	152	LOCK

143	PERR	Output	110	AD2
142	PERR	Control	109	AD2
141	PERR	Input	108	AD2
140	SERR	Output	107	AD8
139	SERR	Control	106	AD8
138	SERR	Input	105	AD8
137	AD11	Output	104	AD7
136	AD11	Control	103	AD7
135	AD11	Input	102	AD7
134	AD9	Output	101	AD0
133	AD9	Control	100	AD0
132	AD9	Input	99	AD0
131	CBE1	Output	98	AD5
130	CBE1	Control	97	AD5
129	CBE1	Input	96	AD5
128	AD14	Output	95	AD3
127	AD14	Control	94	AD3
126	AD14	Input	93	AD3
125	CBE0	Output	92	AD1
124	CBE0	Control	91	AD1
123	CBE0	Input	90	AD1
122	AD6	Output	89	NMI
121	AD6	Control	88	NMI
120	AD6	Input	87	NMI
119	AD12	Output	86	IRQ/IRL0

79	IRQ/ $\overline{\text{IRL2}}$	Control	52	SCIF0_RXD/HSPI_TXD/ $\overline{\text{FRB}}$
78	IRQ/ $\overline{\text{IRL2}}$	Input	51	SCIF0_RXD/HSPI_RX/ $\overline{\text{FRB}}$
77	IRQ/ $\overline{\text{IRL3}}$	Output	50	SCIF0_CTS/ $\overline{\text{INTD}}$ / $\overline{\text{FCLE}}$
76	IRQ/ $\overline{\text{IRL3}}$	Control	49	SCIF0_CTS/ $\overline{\text{INTD}}$ / $\overline{\text{FCLE}}$
75	IRQ/ $\overline{\text{IRL3}}$	Input	48	SCIF0_CTS/ $\overline{\text{INTD}}$ / $\overline{\text{FCLE}}$
74	IRQ/ $\overline{\text{IRL4}}$ / $\overline{\text{FD4}}$ /MODE3	Output	47	SCIF0_RTS/HSPI_CS/ $\overline{\text{FSE}}$
73	IRQ/ $\overline{\text{IRL4}}$ / $\overline{\text{FD4}}$ /MODE3	Control	46	SCIF0_RTS/HSPI_CS/ $\overline{\text{FSE}}$
72	IRQ/ $\overline{\text{IRL4}}$ / $\overline{\text{FD4}}$ /MODE3	Input	45	SCIF0_RTS/HSPI_CS/ $\overline{\text{FSE}}$
71	IRQ/ $\overline{\text{IRL5}}$ / $\overline{\text{FD5}}$ /MODE4	Output	44	SCIF1_SCK/MCCMD
70	IRQ/ $\overline{\text{IRL5}}$ / $\overline{\text{FD5}}$ /MODE4	Control	43	SCIF1_SCK/MCCMD
69	IRQ/ $\overline{\text{IRL5}}$ / $\overline{\text{FD5}}$ /MODE4	Input	42	SCIF1_SCK/MCCMD
68	IRQ/ $\overline{\text{IRL6}}$ / $\overline{\text{FD6}}$ /MODE6	Output	41	SCIF1_TXD/MCCLK/MODE5
67	IRQ/ $\overline{\text{IRL6}}$ / $\overline{\text{FD6}}$ /MODE6	Control	40	SCIF1_TXD/MCCLK/MODE5
66	IRQ/ $\overline{\text{IRL6}}$ / $\overline{\text{FD6}}$ /MODE6	Input	39	SCIF1_TXD/MCCLK/MODE5
65	IRQ/ $\overline{\text{IRL7}}$ / $\overline{\text{FD7}}$	Output	38	SCIF1_RXD/MCDAT
64	IRQ/ $\overline{\text{IRL7}}$ / $\overline{\text{FD7}}$	Control	37	SCIF1_RXD/MCDAT
63	IRQ/ $\overline{\text{IRL7}}$ / $\overline{\text{FD7}}$	Input	36	SCIF1_RXD/MCDAT
62	SCIF0_SCK/HSPI_CLK/ $\overline{\text{FRE}}$	Output	35	SIOF_TXD/HAC_SDOUT/ SSI_SDATA
61	SCIF0_SCK/HSPI_CLK/ $\overline{\text{FRE}}$	Control	34	SIOF_TXD/HAC_SDOUT/ SSI_SDATA
60	SCIF0_SCK/HSPI_CLK/ $\overline{\text{FRE}}$	Input	33	SIOF_TXD/HAC_SDOUT/ SSI_SDATA
59	TCLK/ $\overline{\text{IOIS16}}$		32	SIOF_RXD/HAC_SDIN/ SSI_SCK

26	SIOF_MCLK/HAC_RES	Output	9	AUDATA3/FDS
25	SIOF_MCLK/HAC_RES	Control	8	AUDCK/FALE
24	SIOF_MCLK/HAC_RES	Input	7	AUDCK/FALE
23	SIOF_SCK/HAC_BITCLK/ SSI_CLK	Output	6	AUDCK/FALE
22	SIOF_SCK/HAC_BITCLK/ SSI_CLK	Control	5	AUDSYNC/FCE
21	SIOF_SCK/HAC_BITCLK/ SSI_CLK	Input	4	AUDSYNC/FCE
20	AUDATA0/FD0	Output	3	AUDSYNC/FCE
19	AUDATA0/FD0	Control	2	ASEBRK/BRKACK
18	AUDATA0/FD0	Input	1	ASEBRK/BRKACK
17	AUDATA1/FD1	Output	0	ASEBRK/BRKACK
16	AUDATA1/FD1	Control		To TDO
15	AUDATA1/FD1	Input		

Note: * Control is an active-high signal. When Control is driven high, the corresponding signal is driven according to the OUT value.

- The TDO value is changed at the falling edge of the TCK signal. The TDO signal is in a state other than in the Shift-DR or Shift-IR state.
- A transition to the Test-Logic-Reset by clearing $\overline{\text{TRST}}$ to 0 is performed asynchronously to the TCK signal.




Figure 30.3 TAP Controller State Transitions




Figure 30.4 H-UDI Reset

30.5.3 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting the appropriate command from the H-UDI. An H-UDI interrupt is a general exception/interrupt operation, resulting in branching to the VBR address. The H-UDI returns from the interrupt handling routine with the next instruction. When an H-UDI interrupt occurs, the exception code H'600 is stored in the interrupt event register (INTEVT). The priority level for the H-UDI interrupt can be specified by the value 0 to 24 in INT2PRI3. An H-UDI interrupt request signal is asserted when the INTREQ bit in the H-UDI register is set to 1 by setting the appropriate command. Since the interrupt request signal is not masked until the INTREQ bit is cleared to 0 by software, it is not possible to lose the interrupt request. While an H-UDI interrupt command is set in SDIR, SDINT is connected between the TDI and TDO pins.

Internal power supply voltage	V_{DD}	-0.3 to 1.8
	$V_{DD-PLL1/2/3}$	
	$V_{DD-DLL1/2}$	
Input voltage	V_{in}	-0.3 to $V_{DDQ} + 0.3^{*3}$
	V_{in-DDR}	-0.3 to $V_{CCQ-DDR} + 0.3^{*3}$
Operating temperature	T_{opr}	-20 to 75
		-40 to 85 ^{*4}
Storage temperature	T_{stg}	-55 to 125

- Notes:
1. The LSI may be permanently damaged if the maximum ratings are exceeded.
 2. The LSI may be permanently damaged if any of the V_{SS} pins are not connected.
 3. The upper limit of the input voltage must not exceed the power supply voltage.
 4. R8A77800ADBG (V) only (code "V" indicates Lead Free product).
 5. For the powering-on and powering-off sequence, see Appendix H, Turning On Power Supply.
 6. It is prohibited to input signals to the following seven pins immediately after reset because the initial states of these pins are port outputs.
 - $\overline{DACK0}/MODE0$ (GPIO port L3 pin output)
 - $\overline{DACK1}/MODE1$ (GPIO port L2 pin output)
 - $\overline{DRAK0}/MODE2$ (GPIO port L1 pin output)
 - $\overline{DRAK1}/MODE7$ (GPIO port L0 pin output)
 - $\overline{DRAK2}/\overline{CE2A}/AUDCK$ (GPIO port K1 pin output)
 - $\overline{DRAK3}/\overline{CE2B}/AUDSYNC$ (GPIO port K0 pin output)
 - $SCIF0_TXD/HSPI_TX/\overline{FWE}/MODE8$ (GPIO port H3 pin output)

		V_{DD}	1.15	1.25	1.35		Normal o	
		$V_{DD-PLL1/2/3}$					sleep mo	
		$V_{DD-DLL1/2}$						
		$V_{CCQ-DDR}$	2.3	2.5	2.7		Normal o	
Reference voltage		DDR- V_{REF}	1.15	1.25	1.35		sleep mo	
Current dissipation	Normal operation	I_{DD}	—	740	1300	mA	I _{ck} = 400	
	Sleep mode		—	—	530			
	Normal operation	I_{DDQ}	—	150	220		I _{ck} = 400	
	Sleep mode		—	—	90		B _{ck} = 10	
	Normal operation		ΣI_{DD-PLL}	—	—	25		
			ΣI_{DD-DLL}	—	—	400	μA	
	DDR Normal operation		$I_{CCQ-DDR}$	—	—	530	mA	DDR _{ck} =
	DDR backup mode			—	—	160	mA	Supply o
								I/O ($V_{CCQ} =$
								2.5V, DD
							1.25V)	
RTC operation		I_{DD-RTC}	—	—	660	μA	$V_{DD-RTC} = 3$	
RTC backup mode			—	—	8	μA	32.768kHz	
							operation	
							Supply o	
							= 2.0V	

		0.15		$V_{CCQ-DDR}$ 2.7V
PCICLK		$V_{DDQ} \times 0.6$	—	$V_{DDQ} + 0.3$ $V_{DDQ} = 3$
Other PCI pins		$V_{DDQ} \times 0.5$	—	$V_{DDQ} + 0.3$
Other input pins		2	—	$V_{DDQ} + 0.3$
PRESET, NMI, TRST, ASEBRK/BRKACK, SCIF0_RTS, IRQ/IRL7/FD7, IRQ/IRL6/FD6/MODE6, IRQ/IRL5/FD5/MODE4, IRQ/IRL4/FD4/MODE3, IRQ/IRL3, IRQ/IRL2, IRQ/IRL1, IRQ/IRL0	V_{IL}	-0.3	—	$V_{DDQ} \times 0.1$ $V_{DDQ} = 3$
DDR pins		-0.3	—	DDR- V_{REF} - 0.15 to 1.35V
PCICLK		-0.3	—	$V_{DDQ} \times 0.2$ $V_{DDQ} = 3$
Other PCI pins		-0.3	—	$V_{DDQ} \times 0.3$
Other input pins		-0.3	—	$V_{DDQ} \times 0.2$

	Other output pins		2.4	—	—		V_{OH} $V_{DDQ} = 3.0$ $I_{OH} = -2mA$
	PCI pins	V_{OL}	—	—	0.55		$V_{DDQ} = 3.0$ $I_{OL} = 4mA$
	DDR pins		—	—	0.54		$V_{CCQ-DDR} = 2$ $I_{OL} = 7.6mA$
	Other output pins		—	—	0.55		$V_{DDQ} = 3.0$ $I_{OL} = 2mA$
Pull-up resistance	All pins	R_{pull}	20	60	180	k Ω	
Pin capacitance	DDR pins	C_L	—	—	5	pF	
	Other pins		—	—	10		

Note: The current dissipation values are for $V_{IH} \text{ min} = V_{DDQ} - 0.5 \text{ V}$ and $V_{IL} \text{ max} = 0.5 \text{ V}$ with output pins unload.

(per pin; DDR pins)				
Permissible output high current (per pin; PCI pins)		—	—	4
Permissible output high current (per pin; other than DDR and PCI pins)		—	—	2
Permissible output high current (total)	$\Sigma -I_{OH} $	—	—	40

Note: To protect chip reliability, do not exceed the output current values in table 31.3.

31.3 AC Characteristics

In principle, this LSI's input should be synchronous. Unless specified otherwise, ensure setup time and hold times for each input signal are observed.

Table 31.4 Clock Timing

Item		Symbol	Min.	Typ.	Max.
Operating frequency	CPU, FPU, cache, TLB	f	2	—	402
	DDR-SDRAM bus		112	—	164
	External bus		2	—	101
	PCI bus		DC	—	67
	Peripheral modules		2.5	—	51
	RTC oscillator		32	—	33

EXTAL clock input high-level pulse width	t_{EXH}	3.5	—	ns	31.1
EXTAL clock input rise time	t_{EXr}	—	4	ns	31.1
EXTAL clock input fall time	t_{EXf}	—	4	ns	31.1
CLKOUT clock output PLL1/PLL2 operation	f_{OP}	25	101	MHz	
CLKOUT clock output cycle time	$t_{CLKOUTcyc}$	10	40	ns	31.2
CLKOUT clock output low-level pulse width	$t_{CLKOUTL1}$	1	—	ns	31.2
CLKOUT clock output high-level pulse width	$t_{CLKOUTH1}$	1	—	ns	31.2
CLKOUT clock output rise time	$t_{CLKOUTr}$	—	3	ns	31.2
CLKOUT clock output fall time	$t_{CLKOUTf}$	—	3	ns	31.2
CLKOUT clock output low-level pulse width	$t_{CLKOUTL2}$	3	—	ns	31.3
CLKOUT clock output high-level pulse width	$t_{CLKOUTH2}$	3	—	ns	31.3
Power-on oscillation settling time	t_{OSC1}	18	—	ms	31.4
Power-on oscillation settling time/mode setting	$t_{OSCMODE}$	18	—	ms	31.4
Power-on RTC oscillation settling time	$t_{RTC-OSC}$	—	3	s	
MODEn reset setup time	t_{MODERS}	3	—	t_{cyc}	31.5
MODEn reset hold time	t_{MODERH}	0	—	ns	31.5
\overline{PRESET} assert time	t_{RESW}	20	—	t_{cyc}	31.4
PLL synchronization settling time	t_{PLL}	200	—	μ s	31.6
\overline{TRST} reset hold time	t_{TRSTRH}	0	—	ns	31.4

- Notes:
1. When a crystal resonator is connected to EXTAL and XTAL, the maximum frequency is 33.4MHz. when a 3rd overtone crystal resonator is used, an external tank circuit is necessary.
 2. The load capacitance connected to the CLKOUT pin should be a maximum of 10pF.
 3. t_{cyc} shows 1 cycle time of a CLKOUT clock.

Figure 31.1 EXTAL Clock Input Timing




Figure 31.2 CLKOUT Clock Output Timing (1)





Figure 31.3 CLKOUT Clock Output Timing (2)



Note: Oscillation settling time when on-chip resonator is used.

Figure 31.4 Power-On Oscillation Settling Time




Figure 31.5 MODE pins Setup/Hold Timing

31.3.2 Control Signal Timing

Table 31.6 Control Signal Timing

($V_{DDQ} = 3.0$ to $3.6V$, $V_{DD} = 1.25V$, $T_a = -20$ to $75^\circ C$ / -40 to $85^\circ C$, $C_L = 30pF$)

Item	Symbol	Min.	Max.	Unit
\overline{BREQ} setup time	t_{BREQS}	2.5	—	ns
\overline{BREQ} hold time	t_{BREQH}	1.5	—	ns
\overline{BACK} delay time	t_{BACKD}	—	6	ns
Bus three-state delay time	t_{BOFF1}	—	12	ns
Bus buffer on time	t_{BON1}	—	12	ns




Figure 31.7 Control Signal Timing

$\overline{\text{RD}}$ delay time	t_{RSD}	1.5	6	ns	
Read data setup time	t_{RDS}	2.5	—	ns	
Read data hold time	t_{RDH}	1.5	—	ns	
$\overline{\text{WE}}$ delay time (falling edge)	t_{WEDF}	—	6	ns	Relative to CLKOUT falli
$\overline{\text{WE}}$ delay time	t_{WED1}	1.5	6	ns	
Write data delay time	t_{WDD}	1.5	6	ns	
$\overline{\text{RDY}}$ setup time	t_{RDYS}	2.5	—	ns	
$\overline{\text{RDY}}$ hold time	t_{RDYH}	1.5	—	ns	
$\overline{\text{FRAME}}$ delay time	t_{FMD}	1.5	6	ns	MPX
$\overline{\text{IOIS16}}$ setup time	t_{IO16S}	2.5	—	ns	PCMCIA
$\overline{\text{IOIS16}}$ hold time	t_{IO16H}	1.5	—	ns	PCMCIA
$\overline{\text{IOWR}}$ delay time (falling edge)	t_{ICWSDF}	1.5	6	ns	PCMCIA
$\overline{\text{IORD}}$ delay time	t_{ICRSD}	1.5	6	ns	PCMCIA
$\overline{\text{DACK}}$ delay time	t_{DACD}	1.5	6	ns	




Figure 31.8 SRAM Bus Cycle: Basic Bus Cycle (No Wait)




Figure 31.9 SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait)




Figure 31.10 SRAM Bus Cycle: Basic Bus Cycle (One Internal Wait + One External Wait)




Figure 31.11 SRAM Bus Cycle: Basic Bus Cycle
 (No Wait, No Address Setup/Hold Time Insertion, RDS = 1, RDH = 0, WTS = 1, W




Figure 31.12 Burst ROM Bus Cycle (No Wait)




Figure 31.13 Burst ROM Bus Cycle

(1st Data: One Internal Wait + One External Wait ; 2nd/3rd/4th Data: One Intern




Figure 31.15 Burst ROM Bus Cycle (One Internal Wait + One External Wa




Figure 31.16 PCMCIA Memory Bus Cycle




Figure 31.17 PCMCIA I/O Bus Cycle





Figure 31.18 PCMCIA I/O Bus Cycle
(TED_x = 1, THE_x = 1, IW/PCIW = 1, One Internal Wait, Dynamic Bus Sizing)



(1) 1st Data : One Internal Wait

1st data bus cycle information

D31-D29: Access size


000: Byte

001: Word (2 bytes)

010: Long (4 bytes)

1xx: Burst (32 bytes)

D25-D0: Address



(2) 1st Data : One Internal Wait + One External Wait

1st data bus cycle information

D31-D29: Access size

000: Byte


001: Word (2 bytes)

010: Long (4 bytes)

1xx: Burst (32 bytes)

D25-D0: Address

Figure 31.19 MPX Basic Bus Cycle: Read








Figure 31.21 MPX Bus Cycle: Burst Read



(1) No Internal Wait
 1st data bus cycle information
 D31-D29: Access size
 000: Byte
 001: Word (2 bytes)
 010: Long (4 bytes)
 1xx: Burst (32 bytes)
 D25-D0: Address

(2) 1st Data: One Internal Wait, 2nd to 8th Data: One Internal Wait
 1st data bus cycle information
 D31-D29: Access size
 000: Byte
 001: Word (2 bytes)
 010: Long (4 bytes)
 1xx: Burst (32 bytes)
 D25-D0: Address

Figure 31.22 MPX Bus Cycle: Burst Write



(1) Basic Read Cycle : No Wait
 (2) Basic Read Cycle : One Internal Wait
 (3) Basic Read Cycle : No Wait

Figure 31.23 Byte Control SRAM Bus Cycle


D31-D0
(read)

WE

BS

RDY

DACK



**Figure 31.24 Byte Control SRAM Bus Cycle: Basic Read Cycle
(No Wait, No Address Setup/Hold Time Insertion, RDS = 1, RDH = 0)**

pulse width

MCLK output low-level pulse width	t_{MCLKL}	0.45	0.55	t_{MCLK}	31.25	
Address and control signal setup time to MCLK rising edge	t_{ADCTLs}	1.0	—	ns	31.26, 31.27	DDR320
		1.2	—			DDR266
Address and control signal hold time to MCLK rising edge	t_{ADCTLH}	1.0	—	ns	31.26, 31.27	DDR320
		1.2	—			DDR266
MCLK-to-MDQS skew time (read)	$t_{RMDQS-MCLK}$	-0.75	0.75	ns	31.26	DDR320
		-0.8	0.8			DDR266
MDQS-MDA skew (for DQS and associated MDA signals)	t_{RMDQSQ}	—	0.5	ns		DDR320
		—	0.6			DDR266
Write command to first MDQS delay time (rising edge)	t_{WMDQSS}	0.8	1.2	t_{MCLK}	31.27	
MDQS falling edge setup time to MCLK rising edge (write)	t_{WDSS}	0.25	—	t_{MCLK}	31.27	
MDQS falling edge hold time to MCLK rising edge (write)	t_{WDSH}	0.25	—	t_{MCLK}	31.27	

Note: t_{MCLK} : one MCLK cycle time




Figure 31.25 MCLK Output Timing




Figure 31.26 Read Timing of DDR-SDRAM (2 Burst Read)




Figure 31.27 Write Timing of DDR-SDRAM (2 Burst Write)

IRQ/IRL7 to IRQ/IRL0 setup time	t_{IRQS}	3.5	—	ns	31.29	IRQ in
IRQ/IRL7 to IRQ/IRL0 hold time	t_{IROH}	1.5	—	ns	31.29	IRQ in
IRQ/IRL7 to IRQ/IRL0 setup time	t_{IRLS}	3.5	—	ns	31.29	IRL in
IRQ/IRL7 to IRQ/IRL0 hold time	t_{IRLH}	1.5	—	ns	31.29	IRL in
GPIO interrupt setup time (Port E6-E0, H1, H0, J0, K5, K4)	t_{GPIOS}	3.5	—	ns	31.29	GPIO input
GPIO interrupt hold time (Port E6-E0, H1, H0, J0, K5, K4)	t_{GPIOH}	1.5	—	ns	31.29	GPIO input
IRQOUT output delay time	t_{IROOD}	1.5	6	ns	31.29	IRQOUT output

Note: t_{cyc} : one CLKOUT cycle time




Figure 31.28 NMI Input Timing




Figure 31.29 IRQ/IRL, GPIO Interrupt Input and IRQOUT Output Timi

	Clock rise time	t_{PCIr}	—	4	—	1.5	ns
	Clock fall time	t_{PCIf}	—	4	—	1.5	ns
IDSEL	Input setup time	t_{PCISU}	3	—	3	—	ns
	Input hold time	t_{PCIH}	1.5	—	1.5	—	ns
AD31–AD0	Output data delay time	t_{PCIVAL}	2	10	2	6	ns
CBE3–CBE0	Tri-state drive delay time	t_{PCION}	2	10	2	6	ns
PAR	Tri-state high-impedance delay time	t_{PCIOFF}	2	12	2	6	ns
PCIFRAME							
IRDY	Input setup time	t_{PCISU}	3	—	3	—	ns
TRDY	Input hold time	t_{PCIH}	1.5	—	1.5	—	ns
STOP							
LOCK							
DEVSEL							
PERR							
REQ0/ REQOUT	Output data delay time	t_{PCIVAL}	2	10	2	6	ns
	Tri-state drive delay time	t_{PCION}	2	10	2	6	ns
REQ3 – REQ1 GNT0/ GNTIN	Tri-state high-impedance delay time	t_{PCIOFF}	—	12	—	6	ns
GNT3 – GNT1	Input setup time	t_{PCISU}	3	—	3	—	ns
	Input hold time	t_{PCIH}	1.5	—	1.5	—	ns
SERR	Tri-state drive delay time	t_{PCION}	2	10	2	6	ns
INTA – INTD	Tri-state high-impedance delay time	t_{PCIOFF}	2	12	2	6	ns
	Input setup time	t_{PCISU}	3	—	3	—	ns
	Input hold time	t_{PCIH}	1.5	—	1.5	—	ns




Figure 31.31 Output Signal Timing




Figure 31.32 Input Signal Timing




Figure 31.33 $\overline{\text{DREQ}}$ and $\overline{\text{DRAK}}$ Timing

Note: t_{Pcyc} : one Pck cycle tim




Figure 31.34 TCLK Input Timing

Timer clock low level width	t_{TLOW}	1.5	—	t_{cyc}
Timer clock high level width	t_{TMHIGH}	1.5	—	t_{cyc}

Note: t_{cyc} : one CLKOUT cycle time




Figure 31.35 CMT Timing (1)




Figure 31.36 CMT Timing (2)

Input clock rise time	t_{SCKr}	—	0.8	t_{Pcyc}	31.38
Input clock fall time	t_{SCKf}	—	0.8	t_{Pcyc}	31.38
Transfer data delay time	t_{TXD}	1.5	6	ns	31.38
Receive data setup time (synchronous)	t_{RXS}	16	—	ns	31.38
Receive data hold time (synchronous)	t_{RXH}	16	—	ns	31.38

Note: t_{Pcyc} : one Pck cycle time




Figure 31.37 SCIFn_SCK Input Clock Timing (n = 0, 1)

Figure 31.38 SCIF Channel n I/O Synchronous Mode Clock Timing (n = 0,

SIOF_SCK clock cycle time	t_{SICYC}	t_{pcyc}	—	ns	31.40
SIOF_SCK output high level width	t_{SWHO}	$0.4 \times t_{SICYC}$	—	ns	31.40
SIOF_SCK output low level width	t_{SWLO}	$0.4 \times t_{SICYC}$	—	ns	31.40
SIOF_SYNC output delay time	t_{FSD}	—	10	ns	31.40
SIOF_SCK input high level width	t_{SWHI}	$0.4 \times t_{SICYC}$	—	ns	31.44
SIOF_SCK input low level width	t_{SWLI}	$0.4 \times t_{SICYC}$	—	ns	31.44
SIOF_SYNC input setup time	t_{FSS}	10	—	ns	31.44
SIOF_SYNC input hold time	t_{FSH}	10	—	ns	31.44
SIOF_TXD output delay time	t_{STDD}	—	10	ns	31.40
SIOF_RXD input setup time	t_{SRDS}	10	—	ns	31.40
SIOF_RXD input hold time	t_{SRDH}	10	—	ns	31.40

Note: * t_{pcyc} is a cycle time of a peripheral clock (Pck).




Figure 31.39 SIOF_MCLK Input Timing




Figure 31.40 SIOF Transmission/Reception Timing (Master Mode 1, Fall Sampling)




Figure 31.41 SIOF Transmission/Reception Timing (Master Mode 1, Rise Sampling)




Figure 31.42 SIOF Transmission/Reception Timing (Master Mode 2, Fall Sampling)




Figure 31.43 SIOF Transmission/Reception Timing (Master Mode 2, Rise Sampling)




Figure 31.44 SIOF Transmission/Reception Timing (Slave Mode 1, Slave Mod

HSPI_TX delay time (master mode)	t_{DSPITX}	—	20	ns
HSPI_TX setup time (slave mode)	t_{SUSPITX}	10	—	ns
HSPI_TX delay time (slave mode)	t_{DSPITX}	—	80	ns
HSPI_RX setup time	t_{SUSPIRX}	20	—	ns
HSPI_RX hold time	t_{HLSPIRX}	20	—	ns
HSPI_CS lead time	t_{CSLEAD}	100	—	ns

Note: Pck : Peripheral clock frequency




Figure 31.45 HSPI Data Output/Input Timing

MCCMD input data setup time	t_{MMRCS}	10	—	ns	31.47
MCCMD input data hold time	t_{MMRCH}	10	—	ns	31.47
MCDAT output data delay time	t_{MMTDD}	—	10	ns	31.46
MCDAT input data setup time	t_{MMRDS}	10	—	ns	31.47
MCDAT input data hold time	t_{MMRDH}	10	—	ns	31.47




Figure 31.46 MMCIF Transmit Timing

HAC_SYNC delay time 2	t_{SYNCD2}	0	15	ns
HAC_SD_OUT delay time	t_{SDOUTD}	0	15	ns
HAC_SD_IN setup time	t_{SDINS}	10	—	ns
HAC_SD_IN hold time	t_{SDINH}	10	—	ns
HAC_BIT_CLK input high level width	$t_{\text{ICL_HIGH}}$	$t_{\text{Pcyc}}/2$	—	ns
HAC_BIT_CLK input low level width	$t_{\text{ICL_LOW}}$	$t_{\text{Pcyc}}/2$	—	ns

Note: t_{Pcyc} : one Pck cycle time




Figure 31.48 HAC Cold Reset Timing




Figure 31.49 HAC SYNC Output Timing




Figure 31.50 HAC Clock Input Timing

Figure 31.51 HAC Interface Module Signal Timing

Input low level width/Output low level width	t_{ILC}/t_{OLC}	65	—	ns	input, output	31
SSI_SCK Output rise time	t_{RC}	—	60	ns	output	31
SSI_SDATA/WS Output delay time	t_{DTR}	—	10	ns	transmit	31
SSI_SDATA/WS Input setup time	t_{SR}	10	—	ns	receive	31
SSI_SDATA/WS Input hold time	t_{HTR}	10	—	ns	receive	31




Figure 31.52 SSI Clock Input/Output Timing




Figure 31.53 SSI Transmit Timing (1)




Figure 31.55 SSI Receive Timing (1)




Figure 31.56 SSI Receive Timing (2)

Data output hold time	t_{NDOH}	$0.5 \times t_{FcyC} - 10$	—	ns	31.60
Command to address transition time 1	t_{NCDAD1}	$1.5 \times t_{FcyC} - 10$	—	ns	31.57, 31.58
Command to address transition time 2	t_{NCDAD2}	$2 \times t_{FcyC} - 10$	—	ns	31.58
\overline{FWE} cycle time	t_{NWC}	$t_{FcyC} - 5$	—	ns	31.58, 31.59
\overline{FWE} low pulse width	t_{NWP}	$0.5 \times t_{FcyC} - 5$	—	ns	31.57, 31.58, 31.59, 31.60, 31.61
\overline{FWE} high pulse width	t_{NWH}	$0.5 \times t_{FcyC} - 5$	—	ns	31.58, 31.59
Address to ready/busy transition time	t_{NADRB}	—	$32 \times t_{PcyC}$	ns	31.58, 31.59
Ready/busy to data read transition time 1	t_{NRBDR1}	$1.5 \times t_{FcyC}$	—	ns	31.59
Ready/busy to data read transition time 2	t_{NRBDR2}	$32 \times t_{PcyC}$	—	ns	
\overline{FRE} cycle time	t_{NSCC}	$t_{FcyC} - 5$	—	ns	
\overline{FRE} low pulse width	t_{NSP}	$0.5 \times t_{FcyC} - 5$	—	ns	31.59, 31.60
\overline{FRE} high pulse width	t_{NSPH}	$0.5 \times t_{FcyC} - 5$	—	ns	31.59
Read data setup time	t_{NRDS}	24	—	ns	31.59, 31.60
Read data hold time	t_{NRDH}	5	—	ns	
Data write setup time	t_{NDWS}	$32 \times t_{PcyC}$	—	ns	31.59




Figure 31.57 Command Issue Timing of NAND-type Flash Memory




Figure 31.58 Address Issue Timing of NAND-type Flash Memory




Figure 31.59 Data Read Timing of NAND-type Flash Memory




Figure 31.60 Data Write Timing of NAND-type Flash Memory




Figure 31.61 Status Read Timing of NAND-type Flash Memory




Figure 31.62 GPIO Timing

input clock rise time	t_{TCKr}	—	10	ns	31.63
Input clock fall time	t_{TCKf}	—	10	ns	31.63
ASEBRK \overline{K} setup time	$t_{ASEBRKS}$	10	—	t_{cyc}	31.64
ASEBRK hold time	$t_{ASEBRKH}$	10	—	t_{cyc}	31.64
TDI/TMS setup time	t_{TDIS}	15	—	ns	31.65
TDI/TMS hold time	t_{TDIH}	15	—	ns	31.65
TDO data delay time	t_{TDO}	0	10	ns	31.65
ASEBRK pin break pulse width	t_{PINBRK}	2	—	t_{Pcyc}	31.66

Notes: 1. t_{cyc} : one CLKOUT cycle time

2. t_{Pcyc} : one Pck cycle time




Figure 31.63 TCK Input Timing




Figure 31.65 H-UDI Data Transfer Timing





Figure 31.66 ASEBRK Pin Break Timing



- Notes:
1. $C_L = 30\text{pF}$ (All pins). C_L is the total value that includes the capacitance of measurement instruments.
The capacitance of each pin is set to 30 pF.
 2. $R_T = 50\Omega$, $V_{TT} = DDR - V_{REF}$ (DDR pins only)
 3. $I_{OL} = 7.6\text{ mA}$ (DDR pins),
4 mA (PCI pins),
2 mA (Other output pins)
- $I_{OH} = -7.6\text{ mA}$ (DDR pins),
-4 mA (PCI pins),
-2 mA (Other output pins)

Figure 31.67 Output Load Circuit




Figure 31.68 Load Capacitance-Delay Time

SuperHyway bus master except CPU.

After the CPUOPM is updated, read CPUOPM once, and execute one of the following methods.

1. Execute a branch using the RTE instruction.
2. Execute the ICBI instruction for any address (including non-cacheable area).

After one of these methods are executed, it is guaranteed that the CPU runs under the updated CPUOPM value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	—	—	—	—	—	—	—	—	—	—	RABD	—	INTMU	—
Initial value:	0	0	0	0	0	0	1	1	1	1	1	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R

4	—	0	R	Reserved The write value must be the initial value.
3	INTMU	0	R/W	Interrupt mode switch bit 0: SR.IMASK is not changed when an interrupt accepted. 1: SR.IMASK is changed to the accepted interrupt.
2 to 0	—	All 0	R	Reserved The write value must be the initial value.

Area 0	H'03FF FFFE	NOP
Area 1	H'4000 0000	
	H'4000 0002	← Instruction prefetch address

Figure B.1 Instruction Prefetch

Figure B.1 presupposes a case in which the instruction (ADD) indicated by the program counter (PC) and the address H'04000002 instruction prefetch are executed simultaneously. It is assumed that the program branches to an area other than area 1 after executing the following instruction and delay slot instruction.

In this case, a bus access (instruction prefetch) to area 1 may unintentionally occur from the programming flow.

Instruction Prefetch Side Effects:

1. It is possible that an external bus access caused by an instruction prefetch may result in the misoperation of an external device, such as a FIFO, connected to the area concerned.
2. If there is no device to reply to an external bus request caused by an instruction prefetch, a bus error will occur.

Remedies:

1. These illegal instruction fetches can be avoided by using the MMU.
2. The problem can be avoided by not locating program code in the last 64 bytes of any area.

Usage Condition: When the speculative execution for subroutine return is enabled, the instruction should be used to return to the address set in PR by the JS or BSRF instructions. It can prevent the access to unexpected address and avoid the problem.

H-UDI (H'FC00 0000-H'FC7F FFFF; 8M bytes)

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FC00 0000 to H'FC10 FFFF	Reserved (1,114,112 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FC11 0000	Instruction register	SDIR	H'0EFF	R	16
H'FC11 0018	Interrupt source register	SDINT	H'0000	R/W	16
H'FC11 001A to H'FC7F FFFF	Reserved (7,274,470 bytes)	—	—	—	—

H'FC80 8020	DMA source address register 0	SAR0	H'xxxx xxxx	R/W	32
H'FC80 8024	DMA destination address register 0	DAR0	H'xxxx xxxx	R/W	32
H'FC80 8028	DMA transfer count register 0	TCR0	H'xxxx xxxx	R/W	32
H'FC80 802C	DMA channel control register 0	CHCR0	H'4000 0000	R/W	32
H'FC80 8030	DMA source address register 1	SAR1	H'xxxx xxxx	R/W	32
H'FC80 8034	DMA destination address register 1	DAR1	H'xxxx xxxx	R/W	32
H'FC80 8038	DMA transfer count register 1	TCR1	H'xxxx xxxx	R/W	32
H'FC80 803C	DMA channel control register 1	CHCR1	H'4000 0000	R/W	32
H'FC80 8040	DMA source address register 2	SAR2	H'xxxx xxxx	R/W	32
H'FC80 8044	DMA destination address register 2	DAR2	H'xxxx xxxx	R/W	32
H'FC80 8048	DMA transfer count register 2	TCR2	H'xxxx xxxx	R/W	32
H'FC80 804C	DMA channel control register 2	CHCR2	H'4000 0000	R/W	32
H'FC80 8050	DMA source address register 3	SAR3	H'xxxx xxxx	R/W	32
H'FC80 8054	DMA destination address register 3	DAR3	H'xxxx xxxx	R/W	32
H'FC80 8058	DMA transfer count register 3	TCR3	H'xxxx xxxx	R/W	32
H'FC80 805C	DMA channel control register 3	CHCR3	H'4000 0000	R/W	32
H'FC80 8060	DMA operation register0	DMAOR0	H'0000	R/W	16
H'FC80 8062 to H'FC80 806F	Reserved (14 bytes)	—	—	—	—
H'FC80 8070	DMA source address register 4	SAR4	H'xxxx xxxx	R/W	32

H'FC80 808C	DMA channel control register 5	CHCR5	H'4000 0000	R/W	32
H'FC80 8090 to H'FC80 80FF	Reserved (112 bytes)		—	—	—

H'FC80 8134	DMA destination address register B 1	DARB1	H'xxxx xxxx	R/W	32
H'FC80 8138	DMA transfer count register B 1	TCRB1	H'xxxx xxxx	R/W	32
H'FC80 813C	Reserved (4 bytes)	—	—	—	—
H'FC80 8140	DMA source address register B 2	SARB2	H'xxxx xxxx	R/W	32
H'FC80 8144	DMA destination address register B 2	DARB2	H'xxxx xxxx	R/W	32
H'FC80 8148	DMA transfer count register B 2	TCRB2	H'xxxx xxxx	R/W	32
H'FC80 814C	Reserved (4 bytes)	—	—	—	—
H'FC80 8150	DMA source address register B 3	SARB3	H'xxxx xxxx	R/W	32
H'FC80 8154	DMA destination address register B 3	DARB3	H'xxxx xxxx	R/W	32
H'FC80 8158	DMA transfer count register B 3	TCRB3	H'xxxx xxxx	R/W	32
H'FC80 815C to H'FC80 8FFF	Reserved (3,748 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FC80 9000	DMA extended resource selector 0	DMARS0	H'0000	R/W	16
H'FC80 9004	DMA extended resource selector 1	DMARS1	H'0000	R/W	16
H'FC80 9008	DMA extended resource selector 2	DMARS2	H'0000	R/W	16
H'FC80 900A to H'FC80 7FFF	Reserved (61,430 bytes)	—	—	—	—

H'FC81 8034	DMA destination address register 7	DAR7	H'xxxx xxxx	R/W	32
H'FC81 8038	DMA transfer count register 7	TCR7	H'xxxx xxxx	R/W	32
H'FC81 803C	DMA channel control register 7	CHCR7	H'4000 0000	R/W	32
H'FC81 8040	DMA source address register 8	SAR8	H'xxxx xxxx	R/W	32
H'FC81 8044	DMA destination address register 8	DAR8	H'xxxx xxxx	R/W	32
H'FC81 8048	DMA transfer count register 8	TCR8	H'xxxx xxxx	R/W	32
H'FC81 804C	DMA channel control register 8	CHCR8	H'4000 0000	R/W	32
H'FC81 8050	DMA source address register 9	SAR9	H'xxxx xxxx	R/W	32
H'FC81 8054	DMA destination address register 9	DAR9	H'xxxx xxxx	R/W	32
H'FC81 8058	DMA transfer count register 9	TCR9	H'xxxx xxxx	R/W	32
H'FC81 805C	DMA channel control register 9	CHCR9	H'4000 0000	R/W	32
H'FC81 8060	DMA operation register1	DMAOR1	H'0000	R/W	16
H'FC81 8062 to H'FC81 806F	Reserved (14 bytes)	—	—	—	—
H'FC81 8070	DMA source address register 10	SAR10	H'xxxx xxxx	R/W	32
H'FC81 8074	DMA destination address register 10	DAR10	H'xxxx xxxx	R/W	32
H'FC81 8078	DMA transfer count register 10	TCR10	H'xxxx xxxx	R/W	32
H'FC81 807C	DMA channel control register 10	CHCR10	H'4000 0000	R/W	32
H'FC81 8080	DMA source address register 11	SAR11	H'xxxx xxxx	R/W	32
H'FC81 8084	DMA destination address register 11	DAR11	H'xxxx xxxx	R/W	32

H'FC81 8130	DMA source address register B 7	SARB7	H'xxxx xxxx	R/W	32
H'FC81 8134	DMA destination address register B 7	DARB7	H'xxxx xxxx	R/W	32
H'FC81 8138	DMA transfer count register B 7	TCRB7	H'xxxx xxxx	R/W	32
H'FC81 813C	Reserved (4 bytes)	—	—	—	—
H'FC81 8140	DMA source address register B 8	SARB8	H'xxxx xxxx	R/W	32
H'FC81 8144	DMA destination address register B 8	DARB8	H'xxxx xxxx	R/W	32
H'FC81 8148	DMA transfer count register B 8	TCRB8	H'xxxx xxxx	R/W	32
H'FC81 814C	Reserved (4 bytes)	—	—	—	—
H'FC81 8150	DMA source address register B 9	SARB9	H'xxxx xxxx	R/W	32
H'FC81 8154	DMA destination address register B 9	DARB9	H'xxxx xxxx	R/W	32
H'FC81 8158	DMA transfer count register B 9	TCRB9	H'xxxx xxxx	R/W	32
H'FC81 815C to H'FCFF FFFF	Reserved (8,289,956 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Size
H'FE00 0000 to H'FE00 0007	Reserved (8 bytes)	—	—	—	—
H'FE00 0008	PCI enable control register	PCIECR	H'0000 0000	R/W	32
H'FE00 000C to H'FE03 FFFF	Reserved (262,132 bytes)	—	—	—	—

H'FE04 000B	PCI revision ID register	PCIRID	H'00	R	8
H'FE04 000C	PCI BIST register	PCIBIST	H'00	R	8
H'FE04 000D	PCI header type register	PCIHDR	H'00	R	8
H'FE04 000E	PCI latency timer register	PCILTM	H'00	R/W	8
H'FE04 000F	PCI cacheline size register	PCICLS	H'20	R	8
H'FE04 0010	PCI I/O base address register	PCIIBAR	H'0000 0001	R/W	32
H'FE04 0014	PCI Memory base address register 0	PCIMBAR0	H'0000 0000	R/W	32
H'FE04 0018	PCI Memory base address register 1	PCIMBAR1	H'0000 0000	R/W	32
H'FE04 001C to H'FE04 002B	Reserved (16 bytes)	—	—	—	—
H'FE04 002C	PCI subsystem ID register	PCISID	H'0000	R/W	16
H'FE04 002E	PCI subsystem vendor ID register	PCISVID	H'0000	R/W	16
H'FE04 0030 to H'FE04 0036	Reserved (7 bytes) register	—	—	—	—
H'FE04 0037	PCI capabilities pointer register	PCICP	H'40	R	8
H'FE04 0038	Reserved (4 bytes)	—	—	—	—
H'FE04 003C	PCI maximum latency register	PCIMAXLAT	H'00	R	8
H'FE04 003D	PCI minimum grant register	PCIMINGNT	H'00	R	8
H'FE04 003E	PCI interrupt pin register	PCIINTPIN	H'01	R/W	8
H'FE04 003F	PCI interrupt line register	PCIINTLINE	H'00	R/W	8
H'FE04 0040	PCI power management capability register	PCIPMC	H'000A	R/W	16
H'FE04 0042	PCI next item pointer register	PCINIP	H'00	R	8

H'FE04 0110	PCI error address information register	PCIAIR	H'xxxx xxxx	R	32
H'FE04 0120	PCI error command information register	PCICIR	H'xx00 000x	R	32
H'FE04 0124 to H'FE04 012F	Reserved (12 bytes)	—	—	—	—
H'FE04 0130	PCI arbiter interrupt register	PCIAINT	H'0000 0000	R/W	32
H'FE04 0134	PCI arbiter interrupt mask register	PCIAINTM	H'0000 0000	R/W	32
H'FE04 0138	PCI arbiter bus master information register	PCIBMIR	H'0000 00xx	R	32
H'FE04 013C to H'FE04 01BF	Reserved (132 bytes)	—	—	—	—
H'FE04 01C0	PCI PIO address register	PCIPAR	H'80xx xxxx	R/W	32
H'FE04 01C4 to H'FE04 01CB	Reserved (8 bytes)	—	—	—	—
H'FE04 01CC	PCI power management interrupt register	PCIPINT	H'0000 0000	R/W	32
H'FE04 01D0	PCI power management interrupt mask register	PCIPINTM	H'0000 0000	R/W	32
H'FE04 01D4 to H'FE04 01DF	Reserved (12 bytes)	—	—	—	—
H'FE04 01E0	PCI memory bank register 0	PCIMBR0	H'0000 0000	R/W	32
H'FE04 01E4	PCI memory bank mask register 0	PCIMBMR0	H'0000 0000	R/W	32
H'FE04 01E8	PCI memory bank register 1	PCIMBR1	H'0000 0000	R/W	32

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FE04 0200 to H'FE04 020F	Reserved (16 bytes)	—	—	—	—
H'FE04 0210	PCI cache snoop control register 0	PCICSCR0	H'0000 0000	R/W	32
H'FE04 0214	PCI cache snoop control register 1	PCICSCR1	H'0000 0000	R/W	32
H'FE04 0218	PCI cache snoop address register 0	PCICSAR0	H'0000 0000	R/W	32
H'FE04 021C	PCI cache snoop address register 1	PCICSAR1	H'0000 0000	R/W	32
H'FE04 0220	PCI PIO data register	PCIPDR	H'xxxx xxxx	R/W	32
H'FE04 022C to H'FE04 03FF	Reserved (468 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FE04 0400 to H'FE3F FFFF	Reserved (3,931,136 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FE42 0000 to H'FE42 3FFF	SuperHyway RAM 1 (16,384 bytes)	—	Undefined	R/W	*	S R
H'FE42 4000 to H'FE7F FFFF	Reserved (4,046,848 bytes)	—	—	—	—	—

Note: * 8-/16-/32-/64-bit and 16-/32-byte

H'FE80 0014	DDR-SDRAM control register	SCR (2)	H'0000 0000	R/W	32	D
H'FE80 0018	DDR-SDRAM timing register	STR (1)	H'0000 0000	R/W	32	D
H'FE80 001C	DDR-SDRAM timing register	STR (2)	H'0000 0000	R/W	32	D
H'FE80 0030	DDR-SDRAM row attribute register	SDR (1)	H'0000 0000	R/W	32	D
H'FE80 0034	DDR-SDRAM row attribute register	SDR (2)	H'0000 0000	R/W	32	D
H'FE80 0038 to H'FE80 03FF	Reserved (968 bytes)	—	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FE80 0400	DDR-SDRAM back-up register	DBK (1)	H'0000 0000	R	32	D
H'FE80 0408	DDR-SDRAM back-up register	DBK (2)	H'0000 000x	R	32	D
H'FE80 040C to H'FEBF FFFF	Reserved (4,193,268 bytes)	—	—	—	—	—
H'FECx xxxx*	DDR-SDRAM mode register	SDMR	—	W	32	D

Note: * The DDR-SDRAM mode register is placed in the DDR-SDRAM. The setting value is written to the DDR-SDRAM register by accessing this address. For details, refer to section 12, DDR-SDRAM Interface (DDRIF).

H'FF00 0004	Page table entry low register	PTEL	H'xxxx xxxx	R/W	32
H'FF00 0008	Translation table base register	TTB	H'xxxx xxxx	R/W	32
H'FF00 000C	TLB exception address register	TEA	H'xxxx xxxx	R/W	32
H'FF00 0010	MMU control register	MMUCR	H'0000 0000	R/W	32
H'FF00 0014 to H'FF00 001B	Reserved (8 bytes)	—	—	—	—
H'FF00 001C	Cache control register	CCR	H'0000 0000	R/W	32
H'FF00 0020	TRAPA exception register	TRA	H'xxxx xxxx	R/W	32
H'FF00 0024	Exception event register	EXPEVT	H'0000 0000	R/W	32
H'FF00 0028	Interrupt event register	INTEVT	H'xxxx xxxx	R/W	32
H'FF00 002C to H'FF00 0037	Reserved (12 bytes)	—	—	R/W	—
H'FF00 0038	Queue address control register 0	QACR0	H'0000 00xx	R/W	32
H'FF00 003C	Queue address control register 1	QACR1	H'0000 00xx	R/W	32
H'FF00 0040 to H'FF00 004F	Reserved (16 bytes)	—	—	—	—
H'FF00 0050	L memory transfer source address register 0	LSA0	H'xxxx xxxx	R/W	32

H'FF00 006F							
H'FF00 0070	Physical address space control register	PASCR	H'0000 0000	R/W	32	M	
H'FF00 0074	On-chip memory control register	RAMCR	H'0000 0000	R/W	32	C	L
H'FF00 0078	Instruction re-fetch inhibit control register	IRMCR	H'0000 0000	R/W	32	M	
H'FF00 007C to H'FF1F FFFF	Reserved (2,097,028 bytes)	—	—	—	—	—	—

H'FF20 001F						
H'FF20 0020	Match condition setting register 1	CBR1	H'2000 0000	R/W	32	
H'FF20 0024	Match operation setting register 1	CRR1	H'0000 2000	R/W	32	
H'FF20 0028	Match address setting register 1	CAR1	H'xxxx xxxx	R/W	32	
H'FF20 002C	Match address mask setting register 1	CAMR1	H'xxxx xxxx	R/W	32	
H'FF20 0030	Match data setting register 1	CDR1	H'xxxx xxxx	R/W	32	
H'FF20 0034	Match data mask setting register 1	CDMR1	H'xxxx xxxx	R/W	32	
H'FF20 0038	Execution count break register 1	CETR1	H'xxxx xxxx	R/W	32	
H'FF20 003C to H'FF20 05FF	Reserved (1,476 bytes)	—	—	—	—	

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	
H'FF20 0600	Channel match flag register	CCMFR	H'0000 0000	R/W	32	
H'FF20 0604 to H'FF20 061F	Reserved (28 bytes)	—	—	—	—	
H'FF20 0620	Break control register	CBCR	H'0000 0000	R/W	32	
H'FF20 0624 to H'FF2E FFFF	Reserved (981,468bytes)	—	—	—	—	

H'FF40 0000 to H'FF40 001F	Reserved (32 bytes)	—	—	—	—	—
H'FF40 0020	Memory Address Map Select Register	MMSELR	H'0000 0000	R/W	32	L

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FF40 0024 to H'FF7F FFFF	Reserved (4,194,268 bytes)	—	—	—	—	—

LBSC (H'FF80 0000-H'FFBF FFFF; 4M bytes)

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FF80 0000 to H'FF80 0FFF	Reserved (4,096 bytes)	—	—	—	—	—
H'FF80 1000	Bus Control Register	BCR	H'0000 0000	R/W	32	L
H'FF80 1004 to H'FF80 1FFF	Reserved (4,092 bytes)	—	—	—	—	—

H'FF80 201C	Reserved (4 bytes)	—	—	—	—
H'FF80 2020	CS2 Bus Control Register	CS2BCR	H'7777 7770	R/W	32
H'FF80 2024	Reserved (4 bytes)	—	—	—	—
H'FF80 2028	CS2 Wait Control Register	CS2WCR	H'7777 770F	R/W	32
H'FF80 202C to H'FF80 203F	Reserved (20 bytes)	—	—	—	—
H'FF80 2040	CS4 Bus Control Register	CS4BCR	H'7777 7770	R/W	32
H'FF80 2044	Reserved (4 bytes)	—	—	—	—
H'FF80 2048	CS4 Wait Control Register	CS4WCR	H'7777 770F	R/W	32
H'FF80 204C	Reserved (4 bytes)	—	—	—	—
H'FF80 2050	CS5 Bus Control Register	CS5BCR	H'7777 7770	R/W	32
H'FF80 2054	Reserved (4 bytes)	—	—	—	—
H'FF80 2058	CS5 Wait Control Register	CS5WCR	H'7777 770F	R/W	32
H'FF80 205C	Reserved (4 bytes)	—	—	—	—
H'FF80 2060	CS6 Bus Control Register	CS6BCR	H'7777 7770	R/W	32
H'FF80 2064	Reserved (4 bytes)	—	—	—	—
H'FF80 2068	CS6 Wait Control Register	CS6WCR	H'7777 770F	R/W	32
H'FF80 206C	Reserved (4 bytes)	—	—	—	—
H'FF80 2070	CS5 PCMCIA Control Register	CS5PCR	H'7700 0000	R/W	32
H'FF80 2074 to H'FF80 207F	Reserved (12 bytes)	—	—	—	—
H'FF80 2080	CS6 PCMCIA Control Register	CS6PCR	H'7700 0000	R/W	32
H'FF80 2084 to H'FFBF FFFF	Reserved (4,185,980 bytes)	—	—	—	—

H'FFC8 002F	Reserved (4 bytes)						
H'FFC8 0030	Standby control register	MSTPCR	H'0000 0000	R/W	32	C	
H'FFC8 0034 to H'FFCB FFFF	Reserved (262,092 bytes)	—	—	—	—	—	

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FFCC 0000	Watchdog timer stop time register	WDTST	H'0000 0000	R/W	32	W
H'FFCC 0004	Watchdog timer control/status register	WDTCSR	H'0000 0000	R/W	32	W
H'FFCC 0008	Watchdog timer base stop time register	WDTBST	H'0000 0000	R/W	32	W
H'FFCC 000C	Reserved (4 bytes)	—	—	—	—	—
H'FFCC 0010	Watchdog timer counter	WDCNT	H'0000 0000	R	32	W
H'FFCC 0014	Reserved (4 bytes)	—	—	—	—	—
H'FFCC 0018	Watchdog timer base counter	WDTBCNT	H'0000 0000	R	32	W
H'FFCC 001C to H'FFCF FFFF	Reserved (262,116 bytes)	—	—	—	—	—

H'FFD0 0024	Interrupt source register	INTREQ	H'0000 0000	R/W	32
H'FFD0 0028 to H'FFD0 0043	Reserved (28 bytes)	—	—	—	—
H'FFD0 0044	Interrupt mask register 0	INTMSK0	H'0000 0000	R/W	32
H'FFD0 0048	Interrupt mask register 1	INTMSK1	H'FF00 0000	R/W	32
H'FFD0 004C to H'FFD0 0063	Reserved (24 bytes)	—	—	—	—
H'FFD0 0064	Interrupt mask clear register 0	INTMSKCLR0	H'0000 0000	R/W	32
H'FFD0 0068	Interrupt mask clear register 1	INTMSKCLR1	H'0000 0000	R/W	32
H'FFD0 006C to H'FFD0 00BF	Reserved (84 bytes)	—	—	—	—
H'FFD0 00C0	NMI flag control register	NMIFCR	H'x000 0000	R/W	32
H'FFD0 00C4 to H'FFD2 FFFF	Reserved (196,412 bytes)	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FFD3 0000	User interrupt mask level register	USERIMASK	H'0000 0000	R/W	32
H'FFD3 0004 to H'FFD3 FFFF	Reserved (65,532 bytes)	—	—	—	—

H'FFD4 001C H'FFD4 002F	Reserved (16 bytes)	—	—	—	—	—
H'FFD4 0030	Interrupt source register (mask state is not affected)	INT2A0	H'xxxx xxxx	R	32	IN
H'FFD4 0034	Interrupt source register (mask state is affected)	INT2A1	H'0000 0000	R	32	IN
H'FFD4 0038	Interrupt mask register	INT2MSKRG	H'FFFF FFFF	R/W	32	IN
H'FFD4 003C	Interrupt mask clear register	INT2MSKCR	H'0000 0000	R/W	32	IN
H'FFD4 0040	Individual module interrupt source registers 0	INT2B0	H'xxxx xxxx	R	32	IN
H'FFD4 0044	Individual module interrupt source registers 1	INT2B1	H'xxxx xxxx	R	32	IN
H'FFD4 0048	Individual module interrupt source registers 2	INT2B2	H'xxxx xxxx	R	32	IN
H'FFD4 004C	Individual module interrupt source registers 3	INT2B3	H'xxxx xxxx	R	32	IN
H'FFD4 0050	Individual module interrupt source registers 4	INT2B4	H'xxxx xxxx	R	32	IN
H'FFD4 0054	Individual module interrupt source registers 5	INT2B5	H'xxxx xxxx	R	32	IN
H'FFD4 0058	Individual module interrupt source registers 6	INT2B6	H'xxxx xxxx	R	32	IN
H'FFD4 005C	Individual module interrupt source registers 7	INT2B7	H'xxxx xxxx	R	32	IN
H'FFD4 0060 to H'FFD4 007F	Reserved (32 bytes)	—	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size
H'FFD8 0000	Timer output control register	TOCR	H'00	R/W	8
H'FFD8 0004	Timer start register 0	TSTR0	H'00	R/W	8
H'FFD8 0008	Timer constant register 0	TCOR0	H'FFFF FFFF	R/W	32
H'FFD8 000C	Timer counter 0	TCNT0	H'FFFF FFFF	R/W	32
H'FFD8 0010	Timer control register 0	TCR0	H'0000	R/W	16
H'FFD8 0014	Timer constant register 1	TCOR1	H'FFFF FFFF	R/W	32
H'FFD8 0018	Timer counter 1	TCNT1	H'FFFF FFFF	R/W	32
H'FFD8 001C	Timer control register 1	TCR1	H'0000	R/W	16
H'FFD8 0020	Timer constant register 2	TCOR2	H'FFFF FFFF	R/W	32
H'FFD8 0024	Timer counter 2	TCNT2	H'FFFF FFFF	R/W	32
H'FFD8 0028	Timer control register 2	TCR2	H'0000	R/W	16
H'FFD8 002C	Input capture register 2	TCPR2	H'xxxx xxxx	R	32
H'FFD8 0030 to H'FFDB FFFF	Reserved (262,096 bytes)	—	—	—	—

H'FFDC 001C	Timer control register 4	TCR4	H'0000	R/W	16	T
H'FFDC 0020	Timer constant register 5	TCOR5	H'FFFF FFFF	R/W	32	T
H'FFDC 0024	Timer counter 5	TCNT5	H'FFFF FFFF	R/W	32	T
H'FFDC 0028	Timer control register 5	TCR5	H'0000	R/W	16	T
H'FFDC 002A to H'FFDF FFFF	Reserved (262,102 bytes)	—	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FFE0 0000	Serial mode register 0	SCSMR0	H'0000	R/W	16	S
H'FFE0 0004	Bit rate register 0	SCBRR0	H'FF	R/W	8	S
H'FFE0 0008	Serial control register 0	SCSCR0	H'0000	R/W	16	S
H'FFE0 000C	Transmit FIFO data register 0	SCFTDR0	H'xx	W	8	S
H'FFE0 0010	Serial status register 0	SCFSR0	H'0060	R/W	16	S
H'FFE0 0014	Receive FIFO data register 0	SCFRDR0	H'xx	R	8	S
H'FFE0 0018	FIFO control register 0	SCFCR0	H'0000	R/W	16	S
H'FFE0 001C	Transmit FIFO data count register 0	SCTFDR0	H'0000	R	16	S
H'FFE0 0020	Receive FIFO data count register 0	SCRFDR0	H'0000	R	16	S
H'FFE0 0024	Serial port register 0	SCSPTR0	H'000x	R/W	16	S
H'FFE0 0028	Line status register 0	SCLSR0	H'0000	R/W	16	S
H'FFE0 002C	Serial error register 0	SCRER0	H'0000	R	16	S
H'FFE0 002E to H'FFE0 FFFF	Reserved (65,490 bytes)	—	—	—	—	—

H'FFE1 0018	FIFO control register 1	SCFCR1	H'0000	R/W	16
H'FFE1 001C	Transmit FIFO data count register 1	SCTFDR1	H'0000	R	16
H'FFE1 0020	Receive FIFO data count register 1	SCRFDR1	H'0000	R	16
H'FFE1 0024	Serial port register 1	SCSPTR1	H'00xx	R/W	16
H'FFE1 0028	Line status register 1	SCLSR1	H'0000	R/W	16
H'FFE1 002C	Serial error register 1	SCRER1	H'0000	R	16
H'FFE1 002E to H'FFE1 FFFF	Reserved (65,490 bytes)	—	—	—	—

H'FFE2 000C	Control register	SICTR	H'0000	R/W	16	S
H'FFE2 0010	FIFO control register	SIFCTR	H'1000	R/W	16	S
H'FFE2 0014	Status register	SISTR	H'0000	R/W	16	S
H'FFE2 0016	Interrupt enable register	SIIER	H'0000	R/W	16	S
H'FFE2 0018 to H'FFE2 001F	Reserved (8 bytes)	—	—	—	—	—
H'FFE2 0020	Transmit data register	SITDR	H'xxxx xxxx	W	32	S
H'FFE2 0024	Receive data register	SIRDR	H'xxxx xxxx	R	32	S
H'FFE2 0028	Transmit control data register	SITCR	H'0000 0000	R/W	32	S
H'FFE2 002C	Receive control data register	SIRCR	H'xxxx xxxx	R/W	32	S
H'FFE2 002C to H'FFE2 FFFF	Reserved (65,492 bytes)	—	—	—	—	—

H'FFE3 001C	Channel 0 time register	CMTCH0T	H'0000 0000	R/W	32
H'FFE3 0020	Channel 0 stop time register	CMTCH0ST	H'0000 0000	R/W	32
H'FFE3 0024	Channel 1 stop time register	CMTCH1ST	H'0000 0000	R/W	32
H'FFE3 0028 to H'FFE3 002F	Reserved (8 bytes)	—	—	—	—
H'FFE3 0030	Channel 0 timer/counter	CMTCH0C	H'0000 0000	R/W	32
H'FFE3 0034	Channel 1 timer/counter	CMTCH1C	H'0000 0000	R/W	32
H'FFE3 0038	Channel 2 timer/counter	CMTCH2C	H'0000 0000	R/W	32
H'FFE3 003C	Channel 3 timer/counter	CMTCH3C	H'0000 0000	R/W	32
H'FFE3 0040 to H'FFE4 5FFF	Reserved (90,048 bytes)	—	—	—	—

H'FFE4 6028	PCM left channel register	HACPCML	H'0000 0000	R/W	32	H
H'FFE4 602C	PCM right channel register	HACPCMR	H'0000 0000	R/W	32	H
H'FFE4 6030 to H'FFE4 604F	Reserved (32 bytes)	—	—	—	—	—
H'FFE4 6050	TX interrupt enable register	HACTIER	H'0000 0000	R/W	32	H
H'FFE4 6054	TX status register	HACTSR	H'F000 0000	R/W	32	H
H'FFE4 6058	RX interrupt enable register	HACRIER	H'0000 0000	R/W	32	H
H'FFE4 605C	RX status register	HACRSR	H'0000 0000	R/W	32	H
H'FFE4 6060	HAC control register	HACACR	H'8400 0000	R/W	32	H
H'FFE4 6064 to H'FFE4 FFFF	Reserved (40,860 bytes)	—	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FFE5 0000	Control register	SPCR	H'0000 0000	R/W	32	H
H'FFE5 0004	Status register	SPSR	H'xxxx xx20	R	32	H
H'FFE5 0008	System control register	SPSCR	H'0000 0040	R/W	32	H
H'FFE5 000C	Transmit buffer register	SPTBR	H'0000 0000	R/W	32	H
H'FFE5 0010	Receive buffer register	SPRBR	H'0000 0000	R	32	H
H'FFE5 0014 to H'FFE5 FFFF	Reserved (65,516 bytes)	—	—	—	—	—

H'FFE6 000A	Operation control register	OPCR	H'00	R/W	8
H'FFE6 000B	Card status register	CSTR	H'0x	R	8
H'FFE6 000C	Interrupt control register 0	INTCR0	H'00	R/W	8
H'FFE6 000D	Interrupt control register 1	INTCR1	H'00	R/W	8
H'FFE6 000E	Interrupt status register 0	INTSTR0	H'00	R/W	8
H'FFE6 000F	Interrupt status register 1	INTSTR1	H'00	R/W	8
H'FFE6 0010	Transfer clock control register	CLKON	H'00	R/W	8
H'FFE6 0011	Command timeout control register	CTOCR	H'00	R/W	8
H'FFE6 0014	Transfer byte number count register	TBCR	H'00	R/W	8
H'FFE6 0016	Mode register	MODER	H'00	R/W	8
H'FFE6 0018	Command type register	CMDTYR	H'00	R/W	8
H'FFE6 0019	Response type register	RSPTYR	H'00	R/W	8
H'FFE6 001A	Transfer block number counter	TBNCR	H'0000	R/W	16
H'FFE6 001C	Reserved (4 bytes)	—	—	—	—
H'FFE6 0020	Response register 0	RSPR0	H'00	R/W	8
H'FFE6 0021	Response register 1	RSPR1	H'00	R/W	8
H'FFE6 0022	Response register 2	RSPR2	H'00	R/W	8
H'FFE6 0023	Response register 3	RSPR3	H'00	R/W	8
H'FFE6 0024	Response register 4	RSPR4	H'00	R/W	8
H'FFE6 0025	Response register 5	RSPR5	H'00	R/W	8
H'FFE6 0026	Response register 6	RSPR6	H'00	R/W	8

H'FFE6 002E	Response register 14	RSPR14	H'00	R/W	8	M
H'FFE6 002F	Response register 15	RSPR15	H'00	R/W	8	M
H'FFE6 0030	Response register 16	RSPR16	H'00	R/W	8	M
H'FFE6 0031	CRC status register	RSPRD	H'00	R/W	8	M
H'FFE6 0032	Data timeout register	DTOUTR	H'FFFF	R/W	16	M
H'FFE6 0034 to H'FFE6 003F	Reserved (12 bytes)	—	—	—	—	—
H'FFE6 0040	Data register	DR	H'xxxx	R/W	16	M
H'FFE6 0042	FIFO pointer clear register	FIFOCLR	H'00	W	8	M
H'FFE6 0044	DMA control register	DMACR	H'00	R/W	8	M
H'FFE6 0046	Interrupt control register 2	INTCR2	H'00	R/W	8	M
H'FFE6 0048	Interrupt status register 2	INTSTR2	H'0x	R/W	8	M
H'FFE6 0049 to H'FFE6 FFFF	Reserved (65,463 bytes)	—	—	—	—	—

Physical Address	Register Name	Abbreviation	Initial Value	R/W	Access Size	M
H'FFE7 0000	Control register	SSICR	H'0000 0000	R/W	32	S
H'FFE7 0004	Status register	SSISR	H'0200 0003	R/W	32	S
H'FFE7 0008	Transmit data register	SSITDR	H'0000 0000	R/W	32	S
H'FFE7 000C	Receive data register	SSIRDR	H'0000 0000	R	32	S
H'FFE7 0010 to H'FFE7 FFFF	Reserved (65,520 bytes)	—	—	—	—	—

H'FFE8 001C	Year counter	RYEAR	H'xxxx	R/W	16
H'FFE8 0020	Second alarm register	RSECAR	H'xx	R/W	8
H'FFE8 0024	Minute alarm register	RMINAR	H'xx	R/W	8
H'FFE8 0028	Hour alarm register	RHRAR	H'xx	R/W	8
H'FFE8 002C	Day-of-week alarm register	RWKAR	H'xx	R/W	8
H'FFE8 0030	Day alarm register	RDAYAR	H'xx	R/W	8
H'FFE8 0034	Month alarm register	RMONAR	H'xx	R/W	8
H'FFE8 0038	RTC control register 1	RCR1	H'xx	R/W	8
H'FFE8 003C	RTC control register 2	RCR2	H'x9	R/W	8
H'FFE8 003D to H'FFE8 004F	Reserved (19 bytes)	—	—	—	—
H'FFE8 0050	RTC control register 3	RCR3	H'x0	R/W	8
H'FFE8 0054	Year alarm register	RYRAR	H'xxxx	R/W	16
H'FFE8 0056 to H'FFE8 FFFF	Reserved (65,450 bytes)	—	—	—	—

H'FFE9 001C	Ready busy timeout setting register	FLBSYTMR	H'0000 0000	R/W	32	F
H'FFE9 0020	Ready busy timeout counter	FLBSYCNT	H'0000 0000	R	32	F
H'FFE9 0024	Data FIFO register	FLDTFIFO	H'xxxx xxxx	R/W	32	F
H'FFE9 0028	Control code FIFO register	FLECFIFO	H'xxxx xxxx	R/W	32	F
H'FFE9 002C	Transfer control register	FLTRCR	H'00	R/W	8	F
H'FFE9 002D to H'FFE9 FFFF	Reserved (65,491 bytes)	—	—	—	—	—

H'FFEA 000E	Port I control register	PICR	H'FFFF	R/W	16
H'FFEA 0010	Port J control register	PJCR	H'FFFF	R/W	16
H'FFEA 0012	Port K control register	PKCR	H'FFFF	R/W	16
H'FFEA 0014	Port L control register	PLCR	H'FFFF	R/W	16
H'FFEA 0016	Port M control register	PMCR	H'FFFF	R/W	16
H'FFEA 0018 to H'FFEA 001F	Reserved (8 bytes)	—	—	—	—
H'FFEA 0020	Port A data register	PADR	H'00	R/W	8
H'FFEA 0022	Port B data register	PBDR	H'00	R/W	8
H'FFEA 0024	Port C data register	PCDR	H'00	R/W	8
H'FFEA 0026	Port D data register	PDDR	H'00	R/W	8
H'FFEA 0028	Port E data register	PEDR	H'x0	R/W	8
H'FFEA 002A	Port F data register	PFDR	H'00	R/W	8
H'FFEA 002C	Port G data register	PGDR	H'00	R/W	8
H'FFEA 002E	Port H data register	PHDR	H'xx	R/W	8
H'FFEA 0030	Port J data register	PJDR	H'xx	R/W	8
H'FFEA 0032	Port K data register	PKDR	H'xx	R/W	8
H'FFEA 0034	Port L data register	PLDR	H'00	R/W	8
H'FFEA 0036	Port M data register	PMDR	H'0x	R/W	8
H'FFEA 0037 to H'FFEA 0047	Reserved (17 bytes)	—	—	—	—
H'FFEA 0048	Port E pull-up control register	PEPUPR	H'FF	R/W	8
H'FFEA 0049 to H'FFEA 004D	Reserved (5 bytes)	—	—	—	—

H'FFEA 005F							
H'FFEA 0060	Input pin pull-up control register 1	PPUPR1	H'FFFF	R/W	16	G	
H'FFEA 0062	Input pin pull-up control register 2	PPUPR2	H'FFFF	R/W	16	G	
H'FFEA 0064 to H'FFEA 007F	Reserved (28 bytes)	—	—	—	—	—	—
H'FFEA 0080	On-chip module select register	OMSELR	H'0000	R/W	16	G	
H'FFEA 0082 to H'FFFF FFFF	Reserved (1,441,662 bytes)	—	—	—	—	—	—




Figure E.1 Package Dimensions (449-Pin BGA)

Note: The T_j (junction temperature) of this LSI becomes over 125°C if operating with maximum power consumption. So a careful thermal design is necessary. Use a forced air cooling to lower the T_j .

Clock Operating Mode	Pin Value				PLL1 PLL2	CPU Clock (lck)	Super- Hyway Clock (SHck)	Peripheral Clock (Pck)	DDR Clock (DDRck)	Bus Clock (Bck)	FRQ Valu
	MODE 7, 2	MODE 1	MODE 0								
0	LL	L	L		On	×12	×6	×3/2	×24/5	×3	H'10
1			H		On	×12	×6	×1	×24/5	×2	H'10
2		H	L		On	×12	×6	×3/2	×24/5	×3/2	H'10
3			H		On	×12	×6	×1	×24/5	×1	H'10
12	HH	L	L		On	×12	×4	×1	×4	×2	H'10

Table F.2 Area 0 Memory Map and Bus Width

Pin Value			
MODE4	MODE3	Memory Interface	Bus Width
L	L	MPX interface	32 bits
	H	SRAM interface	8 bits
H	L	SRAM interface	16 bits
	H	SRAM interface	32 bits

Table F.3 Endian

Pin Value	
MODE5	Endian
L	Big endian
H	Little endian

MODEs	Clock input
L	External input clock
H	Crystal resonator

Table F.6 Mode Control

Pin Value	
MPMD	Mode
L	Emulation support mode
H	LSI operation mode

Note: When using emulation support mode, refer to the emulator manual of the SH7780.

D[31:24]	D[31:24] (default)	LBSC	I/O	Z	PZ/Z	PZ/Z	—
	Port F[7:0]	GPIO	I/O	—	PI/I/O	PI/I/O	—
D[23:16]	D[23:16] (default)	LBSC	I/O	Z	PZ/Z	PZ/Z	—
	Port G[7:0]	GPIO	I/O	—	PI/I/O	PI/I/O	—
D[15:0]	D[15:0]	LBSC	I/O	Z	PZ/Z	PZ/Z	—
CS[2:0], CS[6:4]	CS[2:0], CS[6:4]	LBSC	O	H	H	O	—
$\overline{\text{BACK}}$	Port M0 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	$\overline{\text{BACK}}$	LBSC	O	—	H	O	—
$\overline{\text{BREQ}}$	Port M1 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	$\overline{\text{BREQ}}$	LBSC	I	—	I	I	—
$\overline{\text{BS}}$	$\overline{\text{BS}}$	LBSC	O	H	H	O	—
$\overline{\text{R/W}}$	$\overline{\text{R/W}}$	LBSC	O	H	H	O	—
$\overline{\text{RD/FRAME}}$	$\overline{\text{RD/FRAME}}$	LBSC	O	H	O	O	—
$\overline{\text{RDY}}$	$\overline{\text{RDY}}$	LBSC	I	Z	PI/I	PI/I	—
$\overline{\text{WE0/REG}}$	$\overline{\text{WE0/REG}}$	LBSC	O	H	O	O	—
$\overline{\text{WE1}}$	$\overline{\text{WE1}}$	LBSC	O	H	O	O	—
$\overline{\text{WE2/IORD}}$	$\overline{\text{WE2/IORD}}$	LBSC	O	H	O	O	—
$\overline{\text{WE3/IOWR}}$	$\overline{\text{WE3/IOWR}}$	LBSC	O	H	O	O	—
$\overline{\text{DACK0/MODE0}}$	MODE0 (POR)	CPG	I	I	—	—	—
	Port L3* ³ (default)	GPIO	O	—	O	O	—
	$\overline{\text{DACK0}}$	DMAC	O	—	O	O	K

	AUDATA2	H-UDI	0	—	0	0	—
$\overline{\text{DACK3}}/\overline{\text{IRQOUT}}/\text{AUDATA3}$	Port K2 (default)	GPIO	I/O	PI* ²	I/O	I/O	—
	$\overline{\text{DACK3}}$	DMAC	0	—	0	0	K
	$\overline{\text{IRQOUT}}$	INTC	0	—	0	0	—
	AUDATA3	H-UDI	0	—	0	0	—
$\overline{\text{DRAK0}}/\text{MODE2}$	MODE2 (POR)	CPG	I	I	—	—	—
	Port L1* ³ (default)	GPIO	0	—	0	0	—
	$\overline{\text{DRAK0}}$	DMAC	0	—	0	0	K
$\overline{\text{DRAK1}}/\text{MODE7}$	MODE7 (POR)	CPG	I	I	—	—	—
	Port L0* ³ (default)	GPIO	0	—	0	0	—
	$\overline{\text{DRAK1}}$	DMAC	0	—	0	0	K
$\overline{\text{DRAK2}}/\overline{\text{CE2A}}/\text{AUDCK}$	Port K1* ³ (default)	GPIO	0	0	0	0	—
	$\overline{\text{DRAK2}}$	DMAC	0	—	0	0	K
	$\overline{\text{CE2A}}$	LBSC	0	—	0	0	—
	AUDCK	H-UDI	0	—	0	0	—
$\overline{\text{DRAK3}}/\overline{\text{CE2B}}/\text{AUDSYNC}$	Port K0* ³ (default)	GPIO	0	0	0	0	—
	$\overline{\text{DRAK3}}$	DMAC	0	—	0	0	K
	$\overline{\text{CE2B}}$	LBSC	0	—	0	0	—
	AUDSYNC	H-UDI	0	—	0	0	—

	AUDATA0	H-UDI	O	—	O	O	—
$\overline{\text{DREQ3}}/\text{INTC}/\text{AUDATA1}$	Port K4 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	$\overline{\text{DREQ3}}$	DMAC	I	—	PZ/Z	PI/I	PZ/Z
	$\overline{\text{INTC}}$	PCIC	I	—	PI/I	PI/I	—
	AUDATA1	H-UDI	O	—	O	O	—
MCLK	MCLK	DDRIF	O	O	O	O	—
$\overline{\text{MCLK}}$	$\overline{\text{MCLK}}$	DDRIF	O	O	O	O	—
MDQS[3:0]	MDQS[3:0]	DDRIF	I/O	Z	Z	I/O	—
MDQM[3:0]	MDQM[3:0]	DDRIF	O	H	H	O	—
MDA[31:0]	MDA[31:0]	DDRIF	I/O	Z	Z	I/O	—
CKE	CKE	DDRIF	O	O	O	O	—
MCAS	MCAS	DDRIF	O	H	H	O	—
$\overline{\text{MRAS}}$	$\overline{\text{MRAS}}$	DDRIF	O	H	H	O	—
$\overline{\text{MCS}}$	$\overline{\text{MCS}}$	DDRIF	O	H	H	O	—
$\overline{\text{MWE}}$	$\overline{\text{MWE}}$	DDRIF	O	H	H	O	—
MA[13:0]	MA[13:0]	DDRIF	O	L	L	O	—
BA[1:0]	BA[1:0]	DDRIF	O	L	L	O	—
$\overline{\text{BKPRST}}$	$\overline{\text{BKPRST}}$	DDRIF	I	PI	PI	PI	—

	(default)						
	Port C[7:0]	GPIO	I/O	—	I/O	I/O	—
AD [7:0]	AD[7:0] (default)	PCIC	I/O	Z	I/O	I/O	—
	Port D[7:0]	GPIO	I/O	—	I/O	I/O	—
CBE [3:0]	CBE[3:0]	PCIC	I/O	Z	I/O	I/O	—
$\overline{\text{GNT0/GNTIN}}$	$\overline{\text{GNT0/GNTIN}}$	PCIC	I/O	PZ	PI/O	PI/O	—
GNT[3:1]	$\overline{\text{GNT[3:1]}}$ (default)	PCIC	O	PZ	O	O	—
	Port E0-E2	GPIO	I/O	—	PI/O	PI/O	—
$\overline{\text{REQ0/REQOUT}}$	$\overline{\text{REQ0/REQOUT}}$	PCIC	I/O	PZ	I/O	I/O	—
$\overline{\text{REQ[3:1]}}$	$\overline{\text{REQ[3:1]}}$ (default)	PCIC	I	PZ	PI	PI	—
	Port E3-E5	GPIO	I/O	PZ	PI/O	PI/O	—
$\overline{\text{DEVSEL}}$	$\overline{\text{DEVSEL}}$	PCIC	I/O	PZ	PI/O	PI/O	—
$\overline{\text{PCIFRAME}}$	$\overline{\text{PCIFRAME}}$	PCIC	I/O	PZ	PI/O	PI/O	—
IDSEL	IDSEL	PCIC	I	PZ	PI	PI	—
$\overline{\text{INTA}}$	$\overline{\text{INTA}}$	PCIC	I/O	PZ	PI/O	PI/O	—
$\overline{\text{IRDY}}$	$\overline{\text{IRDY}}$	PCIC	I/O	PZ	PI/O	PI/O	—
$\overline{\text{LOCK}}$	$\overline{\text{LOCK}}$	PCIC	I/O	PZ	PI/O	PI/O	—
PAR	PAR	PCIC	I/O	Z	I/O	I/O	—
PCICLK	PCICLK	PCIC	I	I	I	I	—
$\overline{\text{PCIRESET}}$	$\overline{\text{PCIRESET}}$	PCIC	O	L	K	K	—
$\overline{\text{PERR}}$	$\overline{\text{PERR}}$	PCIC	I/O	PZ	PI/O	PI/O	—

STATUS0/ CMT_CTRL0	STATUS0 (default)	RESET	O	H	H	L	—
	CMT_CTRL0	CMT	I/O	—	PZ/O	I/O	K
STATUS1/ CMT_CTRL1	STATUS1 (default)	RESET	O	H	H	H	—
	CMT_CTRL1	CMT	I/O	—	PZ/O	I/O	K
IRQ/IRL[3:0]	IRQ/IRL[3:0]	INTC	I	PI* ²	PI/I	PI/I	—
IRQ/IRL4/FD4/ MODE3	MODE3 (POR)	LBSC	I	I	—	—	—
	IRQ/IRL4 (default)	INTC	I	—	I	I	—
	FD4	FLCTL	I/O	—	I/O	I/O	K
IRQ/IRL5/FD5/ MODE4	MODE4 (POR)	LBSC	I	I	—	—	—
	IRQ/IRL5 (default)	INTC	I	—	I	I	—
	FD5	FLCTL	I/O	—	I/O	I/O	K
IRQ/IRL6/FD6/ MODE6	MODE6 (POR)	PCIC	I	I	—	—	—
	IRQ/IRL6 (default)	INTC	I	—	I	I	—
	FD6	FLCTL	I/O	—	Z	I/O	K
IRQ/IRL7/FD7	Port E6 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	IRQ/IRL7	INTC	I	—	PI/I	PI/I	—
	FD7	FLCTL	I/O	—	I/O	PI/I/O	K
NMI	NMI	INTC	I	PI* ²	PI/I	PI/I	—

	HSPI_CS	HSPI	I/O	—	PI/I/O	PI/I/O	K
	$\overline{\text{FSE}}$	FLCTL	O	—	O	O	K
SCIF0_RXD/ HSPI_RX/FRB	Port H2 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SCIF_RXD	SCIF	I	—	PI/I	PI/I	PZ/Z
	HSPI_RX	HSPI	I	—	PI/I	PI/I	PZ/Z
	FRB	FLCTL	I	—	PI/I	PI/I	PZ/Z
SCIF0_SCK/ HSPI_CLK/ $\overline{\text{FRE}}$	Port H4 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SCIF0_SCK	SCIF	I/O	—	PI/I	PI/I/O	K
	HSPI_CLK	HSPI	I/O	—	PI/I/O	PI/I/O	K
	$\overline{\text{FRE}}$	FLCTL	O	—	O	O	K
SCIF0_TXD/ HSPI_TX/ $\overline{\text{FWE}}$ / MODE8	MODE8 (POR)	CPG	I	I	—	—	—
	Port H3* ³ (default)	GPIO	O	—	O	O	—
	SCIF0_TXD	SCIF	O	—	PZ/Z	O	K
	HSPI_TX	HSPI	O	—	PZ/Z	O	K
	$\overline{\text{FWE}}$	FLCTL	O	—	PZ/Z	O	K
SCIF1_RXD/ MCDAT	Port H5 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SCIF1_RXD	SCIF	I	—	PI/I	PI/I	PZ/Z
	MCDAT	MMCIF	I/O	—	PI/I	PI/I/O	K

	SCIF1_TXD	SCIF	O	—	O	O	K
	MCCLK	MMCIF	O	—	O	O	K
SIOF_MCLK/ HAC_RES	Port J2 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SIOF_MCLK	SIOF	I	—	PI/I	PI/I	PZ/Z
	HAC_RES	HAC	O	—	O	O	K
SIOF_RXD/ HAC_SDIN/ SSI_SCK	Port J4 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SIOF_RXD	SIOF	I	—	PI/I	PI/I	PZ/Z
	HAC_SDIN	HAC	I	—	PI/I	PI/I	PZ/Z
	SSI_SCK	SSI	I/O	—	PI/I	PI/I/O	K
SIOF_SCK/ HAC_BITCLK/ SSI_CLK	Port J1 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SIOF_SCK	SIOF	I/O	—	PI/I/O	PI/I/O	K
	HAC_BITCLK	HAC	I	—	PI/I	PI/I	PZ/Z
	SSI_CLK	SSI	I/O	—	PI/I	PI/I/O	K
SIOF_SYNC/ HAC_SYNC/ SSI_WS	Port J3 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SIOF_SYNC	SIOF	I/O	—	PI/I/O	PI/I/O	K
	HAC_SYNC	HAC	O	—	O	O	K
	SSI_WS	SSI	I/O	—	PI/I	PI/I/O	K
SIOF_TXD/ HAC_SDOUT/ SSI_SDATA	Port J5 (default)	GPIO	I/O	PI* ²	PI/I/O	PI/I/O	—
	SIOF_TXD	SIOF	O	—	O	O/Z	K
	HAC_SDOUT	HAC	O	—	O	O	K
	SSI_SDATA	SSI	I/O	—	PI/I	PI/I/O	K

TDI	TDI	H-UDI	I	PI	PI	PI	—
TMS	TMS	H-UDI	I	PI	PI	PI	—
TDO	TDO	H-UDI	O	O	O	O	—
AUDCK/FALE	AUDCK (default)	H-UDI	O	O	O	O	—
	FALE	FLCTL	O	—	O	O	K
AUDSYNC/ $\overline{\text{FCE}}$	AUDSYNC (default)	H-UDI	O	O	O	O	—
	$\overline{\text{FCE}}$	FLCTL	O	—	O	O	K
AUDATA[3:0]/ FD [3:0]	AUDATA[3:0] (default)	H-UDI	O	O	O	O	—
	FD[3:0]	FLCTL	I/O	—	PI/I/O	PI/I/O	K
MPMD	MPMD	H-UDI	I	PI	PI	PI	—
$\overline{\text{XRTCSTBI}}$	$\overline{\text{XRTCSTBI}}$	RTC	I	I	I	I	—
XTAL2	XTAL2	RTC	O	O	O	O	—
EXTAL2	EXTAL2	RTC	I	I	I	I	—

Legend: —: Disabled (not selected) or not supported

I: Input

O: Output

H: High level output

L: Low level output

Z: High impedance state

PI: Input and pulled up with a built-in pull-up resistance.

PZ: High impedance and pulled up with a built-in pull-up resistance.

PI/I, PZ/Z etc.: Depending on the register setting. Refer to section 11, Local Bus Controller (LBSC), section 28, General Purpose I/O (GPIO), and module section.

K: Input is high impedance and output is held its state.

POR: Power on reset

	Port G [7:0]	GPIO	I/O	
D[15:8]	D[15:8]	LBSC	I/O	Open
D[7:0]	D[7:0]	LBSC	I/O	Must be used
CS[2:0], CS[6:4]	CS[2:0], CS[6:4]	LBSC	O	Open
BACK	Port M0 (default)	GPIO	I/O	Open
	BACK	LBSC	O	
BREQ	Port M1 (default)	GPIO	I/O	Open
	BREQ	LBSC	I	
BS	BS	LBSC	O	Open
R/W	R/W	LBSC	O	Open
RD/FRAME	RD/FRAME	LBSC	O	Open
RDY	RDY	LBSC	I	Pulled-down to VSS
WE0/REG	WE0/REG	LBSC	O	Open
WE1	WE1	LBSC	O	Open
WE2/IORD	WE2/IORD	LBSC	O	Open
WE3/IOWR	WE3/IOWR	LBSC	O	Open
DACK0/MODE0	MODE0 (POR)	CPG	I	Must be used during reset
	Port L3 (default)	GPIO	O	Open
	DACK0	DMAC	O	
DACK1/MODE1	MODE1 (POR)	DMAC	I	Must be used during reset
	Port L2 (default)	GPIO	O	Open
	DACK1	DMAC	O	

$\overline{\text{DRAK0}}/\text{MODE2}$	MODE2 (POR)	CPG	I	Must be used during reset
	Port L1 (default)	GPIO	O	Open
	$\overline{\text{DRAK0}}$	DMAC	O	
$\overline{\text{DRAK1}}/\text{MODE7}$	MODE7 (POR)	CPG	I	Must be used during reset
	Port L0 (default)	GPIO	O	Open
	$\overline{\text{DRAK1}}$	DMAC	O	
$\overline{\text{DRAK2}}/\text{CE2A}/\text{AUDCK}$	Port K1 (default)	GPIO	O	Open
	$\overline{\text{DRAK2}}$	DMAC	O	
	$\overline{\text{CE2A}}$	LBSC	O	
	AUDCK	H-UDI	O	
$\overline{\text{DRAK3}}/\text{CE2B}/\text{AUDSYNC}$	Port K0 (default)	GPIO	O	Open
	$\overline{\text{DRAK3}}$	DMAC	O	
	$\overline{\text{CE2B}}$	LBSC	O	
	AUDSYNC	H-UDI	O	
$\overline{\text{DREQ0}}$	Port K7 (default)	GPIO	I/O	Open
	$\overline{\text{DREQ0}}$	DMAC	I	
$\overline{\text{DREQ1}}$	Port K6 (default)	GPIO	I/O	Open
	$\overline{\text{DREQ1}}$	DMAC	I	

MCLK	MCLK	DDRIF	O	Open
MCLK	MCLK	DDRIF	O	Open
MDQS[3:0]	MDQS[3:0]	DDRIF	I/O	Open
MDQM[3:0]	MDQM[3:0]	DDRIF	O	Open
MDA[31:0]	MDA[31:0]	DDRIF	I/O	Open
CKE	CKE	DDRIF	O	Open
MCAS	MCAS	DDRIF	O	Open
MRAS	MRAS	DDRIF	O	Open
MCS	MCS	DDRIF	O	Open
MWE	MWE	DDRIF	O	Open
MA[13:0]	MA[13:0]	DDRIF	O	Open
BA[1:0]	BA[1:0]	DDRIF	O	Open
BKPRST	BKPRST	DDRIF	I	Pulled-up to VCCQ-I
AD[31:24]	AD[31:24] (default)	PCIC	I/O	Open
	Port A[7:0]	GPIO	I/O	
AD[23:16]	AD[23:16] (default)	PCIC	I/O	Open
	Port B[7:0]	GPIO	I/O	
AD[15:8]	AD[15:8] (default)	PCIC	I/O	Open
	Port C[7:0]	GPIO	I/O	
AD[7:0]	AD[7:0] (default)	PCIC	I/O	Open
	Port D[7:0]	GPIO	I/O	

DEVSEL	DEVSEL	PCIC	I/O	Open
PCIFRAME	PCIFRAME	PCIC	I/O	Open
IDSEL	IDSEL	PCIC	I	Pulled-down to VSSQ
INTA	INTA	PCIC	I/O	Pulled-up to VDDQ
IRDY	IRDY	PCIC	I/O	Open
LOCK	LOCK	PCIC	I/O	Open
PAR	PAR	PCIC	I/O	Open
PCICLK	PCICLK	PCIC	I	Fixed to VSSQ
PCIRESET	PCIRESET	PCIC	O	Open
PERR	PERR	PCIC	I/O	Open
SERR	SERR	PCIC	I/O	Pulled-up to VDDQ
STOP	STOP	PCIC	I/O	Open
TRDY	TRDY	PCIC	I/O	Open
CLKOUT	CLKOUT	CPG	O	Open
PRESET	PRESET	RESET	I	Must be used during p reset
EXTAL	EXTAL	CPG	I	Must be used
XTAL	XTAL	CPG	O	Open
STATUS0/CMT_CTR0	STATUS0 (default)	RESET	O	Open
	CMT_CTR0	CMT	I/O	Open
STATUS1/CMT_CTR1	STATUS1 (default)	RESET	O	Open
	CMT_CTR1	CMT	I/O	Open
IRQ/IRL[3:0]	IRQ/IRL[3:0]	INTC	I	Pulled-up to VDDQ

IRQ/ $\overline{\text{IRL6}}$ /FD6/MODE6	MODE6 (POR)	PCIC	I	Must be used during reset
	$\overline{\text{IRQ/IRL6}}$ (default)	INTC	I	Pulled-up to VDDQ
	FD6	FLCTL	I/O	
IRQ/ $\overline{\text{IRL7}}$ /FD7	Port E6 (default)	GPIO	I/O	Open
	$\overline{\text{IRQ/IRL7}}$	INTC	I	
	FD7	FLCTL	I/O	
NMI	NMI	INTC	I	Pulled-up to VDDQ
$\overline{\text{SCIF0_CTS}}$ / $\overline{\text{INTD}}$ / $\overline{\text{FCLE}}$	Port H1 (default)	GPIO	I/O	Open
	$\overline{\text{SCIF0_CTS}}$	SCIF	I	
	$\overline{\text{INTD}}$	PCIC	I	
$\overline{\text{SCIF0_RTS}}$ / $\overline{\text{HSPI_CS}}$ / $\overline{\text{FSE}}$	Port H0 (default)	GPIO	I/O	Open
	$\overline{\text{SCIF0_RTS}}$	SCIF	O	
	$\overline{\text{HSPI_CS}}$	HSPI	I/O	
	$\overline{\text{FSE}}$	FLCTL	O	
$\overline{\text{SCIF0_RXD}}$ / $\overline{\text{HSPI_RX}}$ / $\overline{\text{FRB}}$	Port H2 (default)	GPIO	I/O	Open
	$\overline{\text{SCIF0_RXD}}$	SCIF	I	
	$\overline{\text{HSPI_RX}}$	HSPI	I	
	$\overline{\text{FRB}}$	FLCTL	I	

	HSPI_TX	HSPI	O	
	$\overline{\text{FWE}}$	FLCTL	O	
SCIF1_RXD/MCDAT	Port H5 (default)	GPIO	I/O	Open
	SCIF1_RXD	SCIF	I	
	MCDAT	MMCIF	I/O	
SCIF1_SCK/MCCMD	Port H7 (default)	GPIO	I/O	Open
	SCIF1_SCK	SCIF	I/O	
	MCCMD	MMCIF	I/O	
SCIF1_TXD/MCCLK/ MODE5	MODE5 (POR)	LBSC	I	Must be used during power reset
	Port H6 (default)	GPIO	O	Open
	SCIF1_TXD	SCIF	O	
	MCCLK	MMCIF	O	
SIOF_MCLK/ $\overline{\text{HAC_RES}}$	Port J2 (default)	GPIO	I/O	Open
	SIOF_MCLK	SIOF	I	
	$\overline{\text{HAC_RES}}$	HAC	O	
SIOF_RXD/HAC_SDIN/ SSI_SCK	Port J4 (default)	GPIO	I/O	Open
	SIOF_RXD	SIOF	I	
	HAC_SDIN	HAC	I	
	SSI_SCK	SSI	I/O	

SIOF_TXD/HAC_ SDOUT/SSI_SDATA	Port J5 (default)	GPIO	I/O	Open
	SIOF_TXD	SIOF	O	
	HAC_SDOOUT	HAC	O	
	SSI_SDATA	SSI	I/O	
TCLK/ $\overline{\text{IOIS16}}$	Port J0 (default)	GPIO	I/O	Open
	TCLK	TMU	I/O	
	$\overline{\text{IOIS16}}$	LBSC	I	
ASEBRK/BRKACK	$\overline{\text{ASEBRK/BRKACK}}$	H-UDI	I/O	Open* ²
TCK	TCK	TMU	I	Open* ²
$\overline{\text{TRST}}$	$\overline{\text{TRST}}$	H-UDI	I	Fixed to ground or c to $\overline{\text{PRESET}}$ * ² * ³
TDI	TDI	H-UDI	I	Open* ²
TMS	TMS	H-UDI	I	Open* ²
TDO	TDO	H-UDI	O	Open* ²
AUDCK/FALE	AUDCK (default)	H-UDI	O	Open
	FALE	FLCTL	O	
AUDSYNC/ $\overline{\text{FCE}}$	AUDSYNC (default)	H-UDI	O	Open
	$\overline{\text{FCE}}$	FLCTL	O	
AUDATA[3:0]/FD[3:0]	AUDATA[3:0] (default)	H-UDI	O	Open
	FD[3:0]	FLCTL	I/O	

2. When using an emulator, follow the instruction from the emulator.
3. When not using emulator, the pin should be fixed to ground or connected to an output pin which operates in the same manner as $\overline{\text{PRESET}}$. However, when fixed to a ground pin, the following problem occurs. Since the $\overline{\text{TRST}}$ pin is pulled up within this LSI, a current flows when the pin is externally connected to ground pin. The value of this current is determined by a resistance of the pull-up MOS for the port pin. Although this current does not affect the operation of this LSI, it consumes unnecessary power.




Figure H.1 Sequence of Turning On and Off Power Supply

Table I.1 Register Configuration

Register Name	Abbrev.	R/W	Initial Value	P4 Address	Area 7 Address
Processor Version Register	PVR	R	H'1020 0Axx	H'FF00 0030	H'1F00 0030
Product Register	PRR	R	H'0000 092x	H'FF00 0044	H'1F00 0044

[Legend] x: Undefined

- Processor Version Register (PVR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	version information													
Initial value:	0	0	0	1	0	0	0	0	0	0	1	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	version information									—	—	—	—	—
Initial value:	0	0	0	0	1	0	1	0	—	—	—	—	—	—
R/W:	R	R	R	R	R	R	R	R	—	—	—	—	—	—

- Product Register (PRR)

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18
	version information													
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	version information												—	—
Initial value:	0	0	0	0	1	0	0	1	0	0	1	0	—	—
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	—	—

A	
Address space identifier (ASID).....	155
Address Space of the DDRIF.....	404
Address translation	155
Addressing modes.....	53
Alarm Function.....	729
Area	320
Areas.....	357
Arithmetic operation instructions	61
ASID.....	167
Asynchronous serial communication mode.....	733
ATI	730
Audio Codec Interface (HAC).....	955
Auto-Reload Count Operation.....	671
Auto-Request mode	588

B	
Baud rate generator.....	827
Big endian.....	48
Block Diagram.....	9
Branch instructions	65
Break.....	794
BRI	793
Burst mode.....	599
Burst Mode	599

Clock Pulse Generator (CPG).....
Clocked synchronous serial communication mode.....
Command Access Mode
Compare Match Timer (CMT).....
Control registers.....
Crystal Oscillator Circuit
CUI
Cycle-steal mode.....

D	
Data address error	
Data Alignment.....	
Data TLB miss exception.....	
Data TLB multiple hit exception	
Data TLB multiple-hit exception	
Data TLB protection violation exception.....	
DDR-SDRAM Interface (DDRIF)	
DDR-SDRAM Power Supply Back	
Delay slot.....	
Delayed branches	
Direct memory access controller (DMAC).....	
Dirty bit.....	
Division by zero.....	
Double-precision floating-point extended registers.....	

Exception handling	97
Exception/interrupt codes	102
Execution cycles	87
External Memory Space Map	322
External request mode	588

F

Fixed mode	592
Fixed-point transfer instructions	59
Floating-point control instructions	70
Floating-point double-precision instructions	70
Floating-point graphics acceleration instructions	71
Floating-point registers	35, 38
Floating-point single-precision instructions	69
FPU error	142
FPU exception	123
FPU exception handling	142
FPU Exception sources	142

G

General FPU disable exception	120
General FPU disable exceptions and slot FPU disable exceptions	142
General illegal instruction exception	118

I

I/O card interface	
IC memory card interface	
Inexact exception	
Initial page write exception	
Instruction address error	
Instruction execution state	
Instruction fetch cycle break	
Instruction set	
Instruction TLB miss exception	
Instruction TLB multiple hit exception	
Instruction TLB multiple-hit exception	
Instruction TLB protection violation exception	
Intermittent mode 16	
Interrupt Controller (INTC)	
Interrupt Response Time	
Interrupts	
TICPI	
TUNI	
Invalid operation	
IRL Interrupts	
IRQ Interrupts	
Issue rates	
ITLB	
ITLB address array	
ITLB data array	

Memory management unit.....	147, 320
Memory-mapped registers.....	46
Module Standby State.....	649
MPX Interface	383
Multiple virtual memory mode.....	155

N

NMI (nonmaskable interrupt).....	124
NMI Interrupt	296

O

On-chip Module Interrupts	299
On-chip peripheral module request mode.....	589
Operand access cycle break.....	1123
Overflow.....	142

P

P0, P3, and U0 areas.....	152
P1 area	152
P2 area	152
P4 area	152
Page size bits	168
Pair single-precision data transfer instructions	145
PCMCIA Interface.....	372

Processing modes.....	
Programming model.....	
Protection key data.....	

R

Realtime Clock (RTC).....	
---------------------------	--

Registers

BCR	
CAMR0.....	
CAMR1.....	
CAR0	
CAR1	
CBCR.....	
CBR0	
CBR1	
CCMFR.....	
CCR	
CDMR1.....	
CDR1	
CETR1	
CHCR.....	
CLKON.....	
CMDR.....	
CMDSTRT.....	
CMDTYR	
CMTCFG.....	
CMTCHnC.....	
CMTCHnST.....	

CTOCR.....	886
DAR.....	568
DARB.....	569
DBK.....	424
DBR.....	42
DMACR.....	900
DMAOR.....	581
DMARS.....	584
DR.....	898
DTOUTR.....	897
EXPEVT.....	99
FIFOCLR.....	899
FLADR.....	1030
FLBSYCNT.....	1040
FLBSYTMR.....	1039
FLCMCDR.....	1030
FLCMDCR.....	1028
FLCMNCR.....	1026
FLDATAR.....	1033
FLDTCNTR.....	1032
FLDTFIFO.....	1041
FLECFIFO.....	1042
FLINTDMACR.....	1034
FLTRCR.....	1043
FPSCR.....	43, 137
FPUL.....	140
FRQCR.....	619
GBR.....	42
HACACR.....	971

INT2B.....	
INT2GPIC.....	
INT2MSKCR.....	
INT2MSKR.....	
INT2PRI.....	
INTCR.....	
INTEVT.....	
INTMSK.....	
INTMSKCLR.....	
INTPRI.....	
INTREQ.....	
INTSTR.....	
IRMCR.....	
LDA0.....	
LDA1.....	
LSA0.....	
LSA1.....	
MACH.....	
MACL.....	
MIM.....	
MMC Mode.....	
MMSELR.....	
MMUCR.....	
MODER.....	
MSTPCR.....	
NMIFCR.....	
OPCR.....	
PACR.....	
PADR.....	

PFCR	1070
PFDR	1084
PGCR	1072
PGDR	1084
PHCR	1074
PHDR	1085
PHPUPR	1088
PJCR	1075
PJDR	1085
PJPUPR	1089
PKCR	1077
PKDR	1086
PKPUPR	1090
PLCR	1079
PLDR	1086
PLLCR	621
PMCR	1080
PMDR	1087
PMPUPR	1091
PMSELR	1094
PPUPR1	1092
PPUPR2	1093
PR	42
PTEH	157
PTEL	158
QACR0	203
QACR1	204
R64CNT	712
RAMCR	205, 229

RSECAR	
RSECCNT	
RSPR	
RSPTYR	
RWKAR	
RWKCNT	
RYRAR	
RYRCNT	
SAR	
SARB	
SCBRR	
SCFCR	
SCFRDR	
SCFSR	
SCFTDR	
SCLSR	
SCR	
SCRER	
SCRFDL	
SCRSR	
SCSCR	
SCSMR	
SCSPTR	
SCTFDR	
SCTSR	
SDBSR	
SDINT	
SDIR	
SDMR	

SISTR	813
SITCR	811
SITDAR	823
SITDR	809
SPC	42
SPCR	852
SPRBR	860
SPSCR	857
SPSR	854
SPTBR	859
SR	40
SSICR	986
SSIRDR	997
SSISR	992
SSITDR	997
SSR	42
STR	418
TBCR	887
TBNCR	894
TCNT	665
TCOR	665
TCPR2	668
TCR	570, 666
TCRB	571
TOCR	662
TRA	98
TSTR	663
TTB	159
USERIMASK	273

Sequential break	
Serial Communication Interface with FIFO (SCIF)	
Serial I/O with FIFO (SIOF)	
Serial Protocol Interface (HSPI)	
Serial Sound Interface (SSI) Module	
Share status bit	
Shift instructions	
Sign-extended	
Single virtual memory mode	
Single-precision floating-point extended register matrix	
Single-precision floating-point extended registers	
Single-precision floating-point registers	
Single-precision floating-point vector registers	
Sleep Mode	
Slot FPU disable exception	
Slot illegal instruction exception	
SRAM interface	
System control instructions	
System registers	
System registers related to FPU	

T

T bit	
TAP control	

Underflow 142
User break controller 1101
User break operation..... 1121
User debugging interface 1135
User mode..... 34
UTLB..... 167

W

Wait Cycles between Accesses
Watchdog Timer and Reset.....
Write-back instruction
Write-through bit

**Renesas 32-Bit RISC Microcomputer
Hardware Manual
SH7780**

Publication Date: Rev.1.00, Dec. 13, 2005
Published by: Sales Strategic Planning Div.
Renesas Technology Corp.
Edited by: Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

©2005. Renesas Technology Corp. All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.ren>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan,
Tel: <603> 7955-9390, Fax: <603> 7955-9510



SH7780 Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0158-0100

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [32-bit Microcontrollers - MCU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[MB91F575BHSPMC-GSE1](#) [MB91F594BSPMC-GSE1](#) [PIC32MX120F032B-50I/ML](#) [MB91F464AAPMC-GSE2](#) [MB91F577BHSPMC-GSE1](#)
[SPC5604EEF2MLH](#) [MB91F528USCPMC-GSE2](#) [MB91F248PFV-GE1](#) [MB91F594BPMC-GSE1](#) [MB91243PFV-GS-136E1](#)
[MB91F577BHSPMC1-GSE1](#) [PIC32MM0032GPL020-E/ML](#) [PIC32MM0032GPL020-E/SS](#) [MEC1632X-AUE](#) [PIC32MM0016GPL020-E/ML](#)
[PIC32MM0016GPL020-E/SS](#) [PIC32MM0016GPL028-E/SS](#) [PIC32MM0016GPL028-E/SO](#) [PIC32MM0016GPL028-E/ML](#)
[PIC32MM0032GPL028-E/SS](#) [PIC32MM0032GPL028-E/SO](#) [PIC32MM0032GPL028-E/ML](#) [PIC32MM0032GPL036-E/MV](#)
[PIC32MM0064GPL028-E/M6](#) [PIC32MM0016GPL028-E/M6](#) [PIC32MM0032GPL028-E/M6](#) [MB91F526KSEPMC-GSE1](#)
[PIC32MM0064GPL028-E/SP](#) [PIC32MM0032GPL036-E/M2](#) [TLE9872QTW40XUMA1](#) [FT902L-T](#) [R5F564MLCDFB#31](#)
[R5F523E5ADFL#30](#) [R5F524TAADFF#31](#) [MCF51AC256ACPUE](#) [PIC32MM0064GPL028-I/ML](#) [PIC32MM0064GPL028-I/SP](#)
[PIC32MM0064GPL028-I/SO](#) [PIC32MX120F032D-I/TL](#) [PIC32MX130F064D-I/ML](#) [PIC32MZ2064DAB169-I/HF](#) [PIC32MZ2064DAB288-](#)
[I/4J](#) [ATUC256L4U-AUT](#) [R5F56318CDBG#U0](#) [PIC32MX150F128C-I/TL](#) [PIC32MX130F064C-ITL](#) [PIC32MX230F064D-IML](#)
[PIC32MM0032GPL028-I/ML](#) [PIC32MX174F256B-I/SO](#) [PIC32MX154F128D-I/PT](#)