1 Description

The RAA306012 is a smart gate driver IC for 3-phase brushless DC (BLDC) motor applications. It integrates three half-bridge gate drivers that are capable of driving up to three N-channel MOSFET bridges and supports bridge voltages from 6V to 65V. Each gate driver supports up to 0.64A source and 1.28A sink peak drive current with adjustable drive strength control. Adaptive and adjustable dead times are implemented to ensure robustness and flexibility. The active gate holding mechanism prevents miller effect induced cross-conduction and further enhances robustness.

The device integrates power supplies that power internal analog and logic circuitry, high-side/low-side gate drivers, and a dedicated supply for powering external microcontrollers. The device also features a low-power sleep mode that consumes only 28μA to maximize battery life in portable applications.

The driver control inputs can be configured to either 3-phase HI/LI or 3-phase PWM modes. Three accurate differential amplifiers with adjustable gain are integrated to support ground-side shunt current sensing for each bridge. The device can also support both BLDC sensor/sensorless motor drive by the integrated comparators or BEMF sense amplifier.

The device can be configured to use the SPI interface. All the parameters can be set through the SPI interface, and allows better monitoring.

Extensive protection functions include supply voltage OV/UV protection, buck regulator OV/UV/OC protection, charge pump UV protection, MOSFET VDS OC protection, current sense OC protection, MOSFET VGS fault, thermal warning, and thermal shutdown. Fault conditions are reported on a dedicated nFAULT pin and each status bit in the Fault Status registers.

2 Features

- Operating power supply voltage:
	- -VBRIDGE: 6V to 65V (78V abs max)
	- -VM: 6V to 60V (65V abs max)
- Operating ambient temperature: -40°C to 125°C
- 3-Phase gate drivers for BLDC application
	- -Switching frequency range up to 200kHz
	- -Peak 0.64A/1.28A source/sink current with 16 adjustable drive strength through SPI interface
	- -Adaptive and adjustable dead time
- Flexible configuration for gate driver
	- 3-phase HI/LI mode and 3-phase PWM mode
	- -Input control signal configuration
	- -Support half-bridge, full-bridge configuration
- Fully integrated power supply architecture
	- Two VCC LDOs allow for Sleep mode low IQ
	- 500mA buck switching regulator generates drive voltage (5V to 15V adjustable)
	- 100mA adjustable output LDO for MCU supplies
- Three accurate differential amplifiers
	- Four levels of sense gain setting
	- -Supports DC offset calibration during power-up and on-the-fly
- BEMF sense amplifier for sensorless motor drive
- Three comparators for hall sensor motor drive
- Integrated protection features
	- -VM over/undervoltage lockout (VM_OV/UVLO)
	- Charge pump undervoltage (VCP_UV)
	- -Buck regulator fault (VDRV_OV/UV, SR_OCP)
	- MOSFET VDS OCP (VDS_OCP)
	- Current sense OCP (CS_OCP)
	- MOSFET VGS fault (VGS_FAULT)
	- Thermal warning/shutdown (TWARN/OTSD)
	- Fault indicator (nFAULT pin)
- 7mm×7mm 48 Ld QFN package (0.5mm pitch)

3 Applications

- Power tools and Garden tools
- Printers, Vacuum cleaners, Fans, Pumps, and Robotics

4 Overview

4.1 Typical Application Circuits

Figure 4.1-1 Simplified Block Diagram and Application – 3 Shunt Sensorless FOC Motor Drive

R18DS0037EJ0100 Rev.1.00

4.1 Typical Application Circuits (continued)

Figure 4.1-2 Simplified Block Diagram and Application – Sensorless Motor Drive by BEMF Sensing Comparator

4.1 Typical Application Circuits (continued)

Figure 4.1-3 Simplified Block Diagram and Application – Hall Sensor Motor Drive by Using 3 Comparators

4.1 Typical Application Circuits (continued)

Figure 4.1-4 Simplified Block Diagram and Application – 3 Shunt Sensorless FOC Motor Drive with 5V MCU Supply

4.2 Pin Configurations

Figure 4.2-1 Pin Configuration Diagram (Top View)

4.3 Pin Descriptions

4.3 Pin Descriptions (continued)

Table 4.3-2 Pin Descriptions (continued)

5 Specifications

5.1 Absolute Maximum Ratings

Table 5.1-1 Absolute Maximum Ratings Note1

Note1: Not subject to production test, specified at Ta=25°C by design

Note2: Power supply can be applied to VBRIDGE and VM independently.

Note3: VCP pin voltage with respect to HOx and HSx pins should be limited to 86V maximum.

This will limit the maximum VCPabs, minimum VHOxabs, VHSxabs, and maximum VGSHxabs when VBRIDGE is greater than 66V. For example, when VBRIDGE=78V, VCPabs=84V, and VHOxabs=VHSxabs=-2V, VGSHxabs should be limited to (84V - 78V)=6V. In this example, VDRV pin voltage will be also limited to about 7V in consideration of the step-up voltage of the charge pump.

Note4: In case of VDRV<=7V, the maximum VHSxabs is limited to VBRIDGE+(VDRV-2V). The maximum VHSxtran is also limited to VBRIDGE+VDRV.

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark1: The GND pin of each block is the followings. Gate driver block: EPAD, Charge pump: EPAD, Other blocks: AGND

5.2 Thermal Information

Note1: θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" **features. See TB379.**

Note2: For ΨJT, the "case temp" location is the center of the exposed metal pad on the package underside.

5.3 Recommended Operating Conditions

Table 5.3-1 Recommended Operating Conditions

Note3: Power dissipation and thermal limits must be observed.

 External load current is defined as the total of VCC and VDD load current.

Note4: VDRV voltage must be set so that VCC voltage doesn't deviate from the recommended operating condition.

5.4 Electrical Characteristics

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note2: VDD specification does not apply when VDD LDO is not used by connecting FBLDO to VCC or VDD pin.

Note3: VDD current is limited by VCC current limit. These items are not tested.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

Note: All specifications are for Ta=25°C, VM=48V unless otherwise noted.

5.5 SPI Timing Specification

The communication between MCU and this IC is executed by Four-wire Serial Peripheral Interface. These signals have to keep the following specifications. In some cases, the external pullup resistor for SDO pin is required depending on the SCLK period and the load capacitance including the parasitic capacitance. Please construct the suitable F/W to get the certain communication.

Note: These specifications are not tested in production. Only functional test.

Figure 5.5-1 SPI Timing Diagram

6 Detailed Description

6.1 Power-On Sequence and Functional Modes

6.1.1 Power-On Sequence

Figure 6.1-1 shows the example of Power-On sequence. RAA306012 mode of operation and nFAULT signal work according to EN signal from MCU and supply voltages including the output of the internal regulators. Refer to section 6.1.2, 6.1.3, and 6.2.

Figure 6.1-1 Power-On Sequence

6.1.2 Definitions of State of Different Modes

The device contains four modes of operation:

Shutdown Mode:

This mode represents the state where V_{CC} voltage is below the POR falling threshold (typical 3.63V). In this mode, most of internal functional blocks are disabled except for LDO1 and LDO3. LDO1 keeps powering the VCC rail until VM drops further below 1.2V. LDO3 is enabled in low power mode. Refer to section 6.3.3. **Sleep Mode:**

The RAA306012 is in low-power Sleep Mode when V_{CC} is above the POR rising threshold (typical 4.0V) and EN is low. In this mode, the driver output is disabled and ignores any control input on HIx/LIx (x=A,B,C) selected from INz (z=1,2,3,4,5,6) signals. The power chain associated with the buck regulator (buck, charge pump, LDO2) is disabled. LDO1 and LDO3 are kept alive. LDO3 is enabled in low power mode. This minimizes the IC power consumption in Sleep Mode.

Operating Mode:

This mode represents the state when V_{CC} is above the POR rising threshold (typical 4.0V) and EN is pulled high. The RAA306012 is put into normal operation, high-efficiency buck regulator power chain (buck, charge pump, LDO2) and LDO3 are enabled in normal mode, and LDO1 is disabled. Driver output is enabled in response to control inputs on the HIx/LIx ($x=A$, B , C) selected from INz ($z=1,2,3,4,5,6$) signals. No occurrence of any fault is required in this mode.

Fault Management Mode:

This mode represents the state after any fault occurs. The smart gate driver reacts to fault conditions (see section 6.2 for detailed responses) and reports the fault status to the MCU using the nFAULT pin and through the SPI interface. In this mode, the functioning of blocks depends on the fault source and control settings.

6.1.3 Mode Transition

The mode transition conditions (A to J) are summarized in Table 6.1-1

Figure 6.1-2 Mode Transition State Machine

6.1.3 Mode Transition (continued)

Table 6.1-1 Mode Transition Condition of State Machine

Note1: EN low pulse shorter than "tsleep" maximum (0.85ms) must NOT be input to avoid the unexpected behavior.

Note2: LDO3 enters a low-power mode when the EN pin is pulled low.

6.2 Fault Management

The RAA306012 has the protect function against VM undervoltage, VM overvoltage, Charge pump undervoltage, MOSFET VDS overcurrent, Current sense overcurrent, MOSFET VGS fault, Thermal warning, Thermal shutdown, Buck regulator overcurrent, Buck regulator undervoltage, and Buck regulator overvoltage events. When a fault occurs, the individual fault bit is set high along with the global FAULT bit in FAULT status register. The FAULT bit is OR'ed with all the other individual status bits. The fault and recovery action of each function is shown in Table 6.2-1 and Table 6.2-2.

6.2 Fault Management (continued)

Table 6.2-1 Fault Management Matrix

6.2 Fault Management (continued)

Table 6.2-2 Fault Recovery Actions

Note1: Charge pump and buck regulator release Hi-Z after the recovery from VDRV_OV.

6.2.1 Fault Indicator nFAULT

The nFAULT pin (open-drain configuration) is the fault indicator. It is pulled low if any of the fault conditions occur. It is pulled high when all the fault conditions are removed and all chip power rail start-ups are done. The nFAULT is latched only for MOSFET VDS overcurrent, Current sense overcurrent, and MOSFET VGS fault. Toggling the EN signal or setting CLR_FLT=1b in IC Control 1 register pulls the nFAULT high (if the fault is removed).

This signal notifies the MCU after any fault occurs, so the MCU can stop normal operation and enter the fault handling routine. It also informs the MCU when all fault conditions are removed and all necessary power rails are properly up, so the MCU can re-enter the normal operating routine.

6.2.2 Fault Condition Types

6.2.2.1 VCC Undervoltage (VCC_UV)

If the VCC pin voltage falls lower than the VCCUV threshold at any time, the device enters Shutdown Mode, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), and most of internal function blocks are disabled except for LDO1 and LDO3. Normal operation starts again (the device enters Sleep Mode) when the VCC undervoltage condition is removed (VCCUVR).

6.2.2.2 VM Undervoltage (VM_UV)

If the input supply voltage on the VM pin falls lower than the VVMUV threshold at any time with DIS_VMUV=0b, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO1 and LDO3 are enabled, other regulators (buck, charge pump, LDO2) are disabled, and the nFAULT pin is pulled low. The FAULT bit and VM_UV bit are also latched high in the Fault Status registers.

The nFAULT pin is released automatically and normal operation starts again (gate driver, buck, charge pump, LDO2, and LDO3 operation) when the VM undervoltage condition is removed (VVMUVR). The FAULT bit and VM, UV bit are reset after setting the CLR. FLT bit or an EN pin low pulse.

This fault detection can be disabled by setting DIS_VMUV=1b in the Fault Control registers. If the VM undervoltage condition occurs with DIS_VMUV=1b, the device keeps state in original mode but the nFAULT pin is pulled low until the VM undervoltage condition is removed (VVMUVR). The FAULT bit and VM_UV bit are set high in the Fault Status registers until cleared by the CLR FLT bit or an EN pin low pulse.

6.2.2.3 VM Overvoltage (VM_OV)

If the input supply voltage on the VM pin rises higher than the VVMOV threshold at any time with DIS VMOV=0b, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO1 and LDO3 are enabled, other regulators (buck, charge pump, LDO2) are disabled, and the nFAULT pin is pulled low. The FAULT bit and VM_OV bit are also latched high in the Fault Status registers.

The nFAULT pin is released automatically and normal operation starts again (buck, charge pump, LDO2, and LDO3 operation) when the VM overvoltage condition is removed (VVMOVR). The gate drivers are enabled and the FAULT bit and VM_OV bit are reset after setting the CLR_FLT bit or an EN pin low pulse. This fault detection can be disabled by setting DIS_VMOV=1b in the Fault Control registers. If the VM overvoltage condition occurs with DIS_VMOV=1b, the device keeps state in original mode but the nFAULT pin is pulled low until the VM overvoltage condition is removed (VVMOVR). The FAULT bit and VM_OV bit are set high in the Fault Status registers until cleared by the CLR. FLT bit or an EN pin low pulse.

6.2.2.4 VCP Undervoltage (VCP_UV)

If the charge pump voltage on the VCP pin falls lower than the VCPUV threshold at any time with DIS_VCPUV=0b, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), the nFAULT pin is pulled low, the buck regulator power chain (buck, charge pump, LDO2) and LDO3 keep enabled (LDO1 disabled). The FAULT bit and VCP_UV bit are also latched high in the Fault Status registers. The nFAULT pin is released automatically when the VCP undervoltage condition is removed (VCPUV + VCPUVHYS). The gate drivers are enabled and the FAULT bit and VCP_UV bit are reset after setting the CLR FLT bit or an EN pin low pulse.

This fault detection can be disabled by setting DIS_VCPUV=1b in the Fault Control registers. If the VCP undervoltage condition occurs with DIS_VCPUV=1b, the device keeps state in original mode but the nFAULT pin is pulled low until the VCP undervoltage condition is removed (VCPUV + VCPUVHYS). The FAULT bit and VCP_UV bit are set high in the Fault Status registers until cleared by the CLR_FLT bit or an EN pin low pulse.

6.2.2.5 MOSFET VDS Overcurrent (VDS_OCP)

A MOSFET VDS overcurrent is detected by monitoring the VDS voltage drop across the external MOSFET rDS(on). If the VDS voltage across an enabled MOSFET exceeds the VDSOCP threshold selected by the VDS TH bits for longer than the tDEG_OCP deglitch time selected by the DEG_TIME bits, the device judges VDS_OCP occurs and the fault actions are executed according to the VDSOCP_MODE bits in the Fault Control registers. The device has following 4 different response modes for VDS_OCP fault action. **Note**: For low-side VDS overcurrent, the voltage between HSx (x=A,B,C) and PGND is monitored, respectively. Therefore, this voltage includes the differential voltage across the shunt resistor.

Latch mode (VDSOCP_MODE=00b):

After a VDS, OCP in this mode, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs) or the outputs are pulled low according to the PDMODE bit, and the nFAULT pin is pulled low. The FAULT bit, VDS_OCP bit, and corresponding VDSyx_OCP (y=H,L, x=A,B,C) bit are latched high in the Fault Status registers.

The nFAULT pin is released, normal operation starts again, and the FAULT bit, VDS_OCP bit, and VDSyx_OCP (y=H,L, x=A,B,C) bit are reset after setting the CLR_FLT bit or an EN pin low pulse.

Automatic Retry mode (VDSOCP_MODE=01b):

After a VDS_OCP in this mode, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs) or the outputs are pulled low according to the PDMODE bit and the nFAULT pin is pulled low. The FAULT bit, VDS_OCP bit, and corresponding VDSyx_OCP (y=H,L, x=A,B,C) bit are latched high in the Fault Status registers.

The nFAULT pin is released and normal operation starts again automatically after the tRETRY_OCP time passes. The FAULT bit, VDS_OCP bit, and VDSyx_OCP (y=H,L, x=A,B,C) bit keep latched until the retry starts.

Report Only mode (VDSOCP_MODE=10b):

No action takes place (the gate drivers keep active) after a VDS OCP in this mode. The nFAULT pin is pulled low and the FAULT bit, VDS_OCP bit, and corresponding VDSyx_OCP (y=H,L, x=A,B,C) bit are latched high in the Fault Status registers.

The controller handles the VDS OCP appropriately by controlling INz ($z=1,2,3,4,5,6$) signals or EN signal. The nFAULT pin is released and the FAULT bit, VDS OCP bit, and VDSyx OCP ($y=H,L$, $x=A,B,C$) bit are reset when the VDS_OCP condition is removed and the CLR_FLT bit or an EN pin low pulse is set.

Disable mode (VDSOCP_MODE=11b):

No action and no report take place in this mode. The gate drivers remain active, and the nFAULT pin and the fault status bits remain in original mode.

6.2.2.6 Current Sense Overcurrent (CS_OCP)

Current sense overcurrent is detected by monitoring the voltage drop across the external current sense resistor. If the differential voltage between DazP and DazN (z=1,2,3) exceeds the VCSOCP threshold selected by the CSOCP. TH bits for longer than the tDEG_OCP deglitch time selected by the DEG. TIME bits, the device judges CS_OCP occurs and the fault actions are executed according to the CSOCP_MODE bits. The device has following 4 different response modes for CS OCP fault action. CSz OCP $(z=1,2,3)$ bits corresponding to each overcurrent can be disabled independently by setting DIS_CSzOCP (z=1,2,3) bits in the Fault Control registers to high. No action and no report take place in the case of DIS_CSzOCP $(z=1,2,3)=1$. If some differential amplifiers or DazP, DazN $(z=1,2,3)$ pins are not used for shunt current sensing, corresponding DIS_CSzOCP (z=1,2,3) bits should be set to high.

Latch mode (CSOCP_MODE=00b):

After a CS OCP in this mode, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs) or the outputs are pulled low according to the PDMODE bit and the nFAULT pin is pulled low. The FAULT bit, CS OCP bit, and corresponding CSz OCP ($z=1,2,3$) bit are latched high in the Fault Status registers. The nFAULT pin is released, normal operation starts again, and the FAULT bit, CS_OCP bit, and corresponding CSz_OCP (z=1,2,3) bit are reset after setting the CLR_FLT bit or an EN pin low pulse.

Automatic Retry mode (CSOCP_MODE=01b):

After a CS OCP in this mode, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs) or the outputs are pulled low according to the PDMODE bit and the nFAULT pin is pulled low. The FAULT bit, CS_OCP bit, and corresponding CSz_OCP (z=1,2,3) bit are latched high in the Fault Status registers. The nFAULT pin is released and normal operation starts again automatically after the tRETRY_OCP time passes. The FAULT bit, CS_OCP bit, and corresponding CSz_OCP (z=1,2,3) bit keep latched until the retry starts.

Report Only mode (CSOCP_MODE=10b):

No action takes place (the gate drivers keep active) after a CS OCP in this mode. The nFAULT pin is pulled low and the FAULT bit, CS_OCP bit, and corresponding CSz_OCP (z=1,2,3) bit are latched high in the Fault Status registers.

The controller handles the CS OCP appropriately by controlling INz ($z=1,2,3,4,5,6$) signals or EN signal. The nFAULT pin is released and the FAULT bit, CS_OCP bit, and corresponding CSz_OCP (z=1,2,3) bit are reset when the CS_OCP condition is removed and the CLR_FLT bit or an EN pin low pulse is set.

Disable mode (CSOCP_MODE=11b):

No action and no report take place in this mode. The gate drivers keep active, the nFAULT pin and the fault status bits keep state in original mode.

6.2.2.7 MOSFET VGS Fault (VGS_FAULT)

MOSFET VGS fault is detected by monitoring the gate-source voltage VGS of the external MOSFET after the maximum gate transition time (tGT). If the VGS does not rise (over 3V typical) or drop (below 1V typical) by the abnormality of HOx, or LOx pins (shorted to other pins), or the inappropriate settings of ISRC_HS, ISRC_LS, and T_GT bits, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs) and the nFAULT pin is pulled low. The FAULT bit, VGS_FAULT bit, and corresponding VGSyx_FAULT (y=H,L, x=A,B,C) bit are latched high in the Fault Status registers.

The nFAULT pin is released, normal operation starts again, and the FAULT bit, VGS_FAULT bit, and VGSyx, FAULT (y=H,L, x=A,B,C) bits are reset after setting the CLR. FLT bit or an EN pin low pulse. This fault detection can be disabled by setting DIS_VGSFLT=1b in the Fault Control registers. If the VGS_FAULT condition occurs with DIS_VGSFLT=1b, no action and no report take place. The gate drivers keep active, the nFAULT pin and the fault status bits keep state in original mode.

6.2.2.8 Thermal Warning (TWARN)

If the die temperature exceeds the trip point of the thermal warning temperature (TWARN), TWARN bit is set high in the Fault Status register. The device keeps state in original mode. When the die temperature falls lower than the recovery point of the thermal warning (Twarn – THYS), TWARN bit is cleared automatically. TWARN bit can be output to the nFAULT pin by setting TWARN_REP bit=1b through the SPI interface.

6.2.2.9 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown temperature (TsD) with DIS_OTSD=0b, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO1 and LDO3 are enabled, other regulators (buck, charge pump, LDO2) are disabled, and the nFAULT pin is pulled low. The FAULT bit and OTSD bit are also latched high in the Fault Status registers.

The nFAULT pin is released automatically and normal operation starts again (buck, charge pump, LDO2, and LDO3 operation) when the die temperature falls lower than the recovery point of the thermal shutdown (TSD – THYS). The gate drivers are enabled, and the FAULT bit and OTSD bit are reset after setting the CLR FLT bit or an EN pin low pulse.

The thermal shutdown can be disabled by setting DIS_OTSD=1b in the Fault Control registers. If the OTSD condition occurs with DIS_OTSD=1b, the device keeps state in original mode but the nFAULT pin is pulled low until the OTSD condition is removed (Tsp – T_{HYS}). The FAULT bit and OTSD bit are set high in the Fault Status registers until cleared by the CLR_FLT bit or an EN pin low pulse. The controller handles the OTSD appropriately by controlling INz (z=1,2,3,4,5,6) signals or EN signal to avoid the high die temperature.

6.2.2.10 Buck Regulator Overcurrent Limiting (SR_OC1)

The overcurrent function of the buck regulator protects against any overload condition and output short at worst case by monitoring the current flowing through the high-side MOSFET. The device has two overcurrent function. The overcurrent function SR_OC1 limits the high-side MOSFET peak current cycle-bycycle. No action and no report take place by SR_OC1 event except for the buck regulator. The gate drivers keep active, the nFAULT pin and the fault status bits keep state in original mode.

6.2.2.11 Buck Regulator Overcurrent Protection (SR_OCP)

The second overcurrent function SR_OCP has the higher overcurrent threshold loc2 sr than loc1 sr. If the high-side MOSFET current reaches loc_{2_SR}, the PWM shut off after two-cycle delay and the buck regulator enters Hiccup mode. In Hiccup mode, the PWM is disabled for a dummy cycle (63ms). After this dummy cycle, the true soft-start cycle is attempted again.

When SR OCP occurs, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO1 and LDO3 are enabled, charge pump and LDO2 are disabled, and the nFAULT pin is pulled low. The FAULT bit, SR_FAULT bit, and SR_OCP bit are also latched high in the Fault Status registers.

The nFAULT pin is released automatically when the overcurrent condition is removed (loc₂ SR) and soft-start of power rails is done. The gate drivers are enabled and the FAULT bit, SR_FAULT bit, and SR_OCP bit are reset after setting the CLR_FLT bit or an EN pin low pulse.

6.2.2.12 Buck Regulator VDRV Undervoltage (VDRV_UV)

If the VDRV pin voltage of the buck regulator output falls lower than the VDRVUV threshold, the buck regulator enters Hiccup mode. The gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO1 and LDO3 are enabled, charge pump and LDO2 are disabled, and the nFAULT pin is pulled low. The FAULT bit, SR_FAULT bit, and VDRV_UV bit are also latched high in the Fault Status registers. The nFAULT pin is released automatically when the undervoltage condition is removed (VDRVUVR) and softstart of power rails is done. The gate drivers are enabled and the FAULT bit, SR_FAULT bit, and VDRV_UV bit are reset after setting the CLR_FLT bit or an EN pin low pulse.

6.2.2.13 Buck Regulator VDRV Overvoltage (VDRV_OV)

If the VDRV pin voltage of the buck regulator output rises higher than the VDRVOV threshold by FB pin voltage, the gate drivers are disabled (blocked inputs, Hi-Z pulldown outputs), LDO2 and LDO3 keep enable, charge pump and buck regulator stop switching until the fault condition is removed, and the nFAULT pin is pulled low. The FAULT bit, SR_FAULT bit, and VDRV_OV bit are also latched high in the Fault Status registers.

The nFAULT pin is released automatically and normal operation starts again (buck, charge pump) when the overvoltage condition is removed (VDRVOVR). The gate drivers are enabled and the FAULT bit, SR_FAULT bit, and VDRV_OV bit are reset after setting the CLR_FLT bit or an EN pin low pulse.

6.3 Power Architecture

6.3.1 Block Diagram and On/Off Table of Power Supply Blocks

Figure 6.3-1 Block Diagram of Power Supply Blocks

Note1: LDO3 enters a low-power mode when the EN pin is pulled low.

6.3.2 VCC Supply

5V VCC supply consists of two LDOs and two analog switches for LDO output selection.

5V LDO1 for EN=Lo:

This LDO is a high voltage LDO fed from VM. It is enabled to generate VCC power upon device power-up (VCC reaches above rising POR) until the buck regulator soft-start is completed. Whenever LDO1 is enabled, ASW1 is also turned on.

Note: the bandgap reference used in LDO1 is untrimmed.

5V LDO2 for EN=Hi:

This LDO is a low voltage LDO fed from the buck regulator output. It supplies VCC in Operating Mode after the buck regulator soft-start is completed. ASW2 is on when LDO2 is used.

Note: the bandgap reference used in LDO2 is trimmed, to achieve better VCC accuracy in Operating Mode.

6.3.3 VDD Supply

VDD LDO is a low voltage LDO3 fed from VCC, designed to power the MCU and peripherals in applications as required. It has a dedicated feedback pin (FBLDO) that allows for fine adjustment of output voltage within the recommended operating condition. The internal reference is 1.2V. The output voltage is tightly regulated during normal Operating Mode. When the EN pin is pulled low, LDO3 enters a low-power mode with not-sotight regulation.

6.3.4 Low-Side Gate Driver Supply (VDRV)

Low-side gate driver supply (VDRV) is generated by a 500mA buck switching regulator fed from VM. VDRV adjustable range is from 5V to 15V. The buck regulator integrates a 1.0Ω high voltage (65V) PMOS and the corresponding gate driver. It also integrates all the control circuitry and logic to achieve peak current mode control scheme. The freewheeling diode and inductor need to be placed externally. Regulator switching frequency is 500kHz, with two-level peak current limit at 1.2A (cycle-by-cycle current limit) and 1.4A (peak OCP threshold). Regulator output is monitored and protected from OV and UV conditions. Under medium or high load conditions, the regulator runs in continuous current mode (CCM). However, under light-load conditions, it can run in discontinuous current mode (DCM) due to the nature of asynchronous rectification. Moreover, in case of high VM low VDRV operation in light load, it can run in pulse skipping mode due to the minimum on-time limitation.

Figure 6.3-2 Buck Switching Regulator Block Diagram

6.3.5 High-Side Gate Driver Supply (VCP)

This high voltage charge pump is to generate a steady high-side gate driver supply rail at the level VBRIDGE+VDRV. The CPL pin switches between VDRV and EPAD (Ground) by complementary switches Q1 and Q2. The CPH pin switches between VBRIDGE and VCP (VBRIDGE+VDRV) by complementary switches Q3 and Q4. Q1 and Q4 are turned off and on at the same time, while Q2 and Q3 are turned on and off at the same time. In this way, during on-time of Q2 and Q3 (off-time of Q1 and Q4), the flying capacitor C3 across CPH and CPL gets charged by VBRIDGE. During on-time of Q1 and Q4 (off-time of Q2 and Q3), C2 gets charged up towards VBRIDGE+VDRV by VDRV. From its operation it can be seen that this charge pump always runs in full mode with minimal power dissipation. The complementary switches operate at 250kHz, which is 1/2 the internal oscillator frequency used by the buck regulator, and the duty cycle is 50%. The maximum loading target is 28mA. The charge pump output is monitored and undervoltage protection is implemented.

6.4 Gate Driver

6.4.1 Block Diagram

Note1: "x" in this figure stands for A,B, and C.

Figure 6.4-1 Block Diagram of Gate Driver

6.4.2 Gate Driver Control Modes

When the device is put into Operating Mode, the gate driver sets its output state based on the control signal present on HIx and LIx (x=A,B,C) signals which is selected from INz ($z=1,2,3,4,5,6$) signals according to HOx_SEL and LOx_SEL (x=A,B,C) bits in the Gate Driver Input Selection registers. Two gate driver control modes are available:

- Three-Phase HI/LI Mode
- Three-Phase PWM Mode

Detailed descriptions and logic truth tables are listed in the following Three-Phase HI/LI Mode and Three-Phase PWM Mode sections.

6.4.2.1 Three-Phase HI/LI Mode

This mode is enabled when PWMMODE bit=0b in the IC Control 1 register. In this mode, HIx and LIx (x=A,B,C) inputs serve as control inputs for each individual driver output, logic active high. For each phase, the HIx (x=A,B,C) input signal controls the high-side gate driver output HOx (x=A,B,C) directly, while the LIx (x=A,B,C) input signal controls the low-side gate driver output LOx (x=A,B,C) directly. See Table 6.4-1.

Llx	Hlx	LOx	HOx - HSx	HSx	
		Low	Low	$Hi-Z$	
		Low	High	High	
		High	Low	Low	
		Low	Low	Hi-Z	

Table 6.4-1 Three-Phase HI/LI Mode Truth Table (x=A,B,C)

6.4.2.2 Three-Phase PWM Mode

This mode is enabled when PWMMODE bit=1b in the IC Control 1 register. In this mode, LIx (x=A,B,C) serves as the enable (logic high)/disable (logic low) of the driver output of each bridge. HIx (x=A,B,C) serves as control input for each bridge. See Table 6.4-2.

Llx	Hlx	LOx	HOx - HSx	HSx
		Low	Low	Hi-Z
		Low	Low	Hi-Z
		High	Low	Low
		Low	High	High

Table 6.4-2 Three-Phase PWM Mode Truth Table (x=A,B,C)

6.4.3 Adjustable Slew-Rate

The gate driver architecture allows for the accurate setting of the gate drive source (ISRC) and sink current (ISNK). It is helpful to more accurately control and adjust the slew-rate of switch node voltage, which is beneficial for radiated emission optimization, controlling the reverse recovery of the body diode and avoiding CdV/dt induced cross-conduction. For all gate driver outputs, 16 levels of sourcing/sinking current can be supported by ISRC HS or ISRC LS bits through the SPI interface. The configurable range is from 50mA to 640mA for sourcing and 100mA to 1280mA for sinking.

Note: The driver sink current is automatically set to be double the source current.

The maximum duration of driver peak source/sink current (maximum gate transition time (tGT)) can also be configured to ensure the MOSFET turns on fully. This maximum gate transition time (tGT) can be configured to four levels of options (500ns, 1000ns, 2000ns, 4000ns) by T_GT bits through the SPI interface.

6.4.4 Gate Driver Robustness Enhancement

Strong sinking current to avoid CdV/dt induced cross-conduction

Additionally, within the same bridge phase, whenever one of the gate drivers is during gate transition of turning on or turning off the corresponding external MOSFET, the complementary gate driver performs a strong sinking current (ISNK STG) to avoid CdV/dt induced cross-conduction. The maximum duration of the strong sinking current is also equal to the maximum gate transition time (tGT).

Active pullup/pulldown current to hold gate state

After the maximum gate transition time (tGT), the driver actively imposes weaker current to hold the gate state. A pullup current (ISRC PU) is sourced out of the driver to maintain a high output voltage, whereas a pulldown sinking current (ISNK_PD) is imposed to maintain nearly zero output voltage.

Adaptive dead time control plus configurable additional dead time

Adaptive dead time control is implemented by actively monitoring the gate of the MOSFET that is turning off first during the transition. The complementary MOSFET is allowed to start turning on only after it drops below the threshold (1V typical). In addition to adaptive dead time, you can add the extra dead time (tDT) by setting DEAD_TIME bits through SPI interface.

Note: The tGT value is defined as "maximum" gate transition time because in real applications, actual gate transition must be shorter than the tGT setting in order to properly drive the MOSFETs. Therefore, the duration of driver peak source/sink current can get terminated before reaching the full tGT duration. For example, during the turn off transition, after VGS drops below the adaptive dead time threshold, peak sink current and the complementary MOSFET gate strong sinking current are terminated, which is earlier than the elapse of tGT. For the turning-on transition, because there is no detection of VGS reaching enough high level for the MOSFET, peak source current and complementary MOSFET gate strong sinking current sustain a full tGT duration, assuming it is sufficiently long on time. Other instances involve the short on-time or off-time.

Adaptive dead time control disable function

Adaptive dead time control can be disabled by setting DIS_SADT=1b. In this case, the monitored result of the MOSFET gate voltage is ignored, and the complementary MOSFET is allowed to start turning on by the only the complementary HIx or LIx (x=A,B,C) input. After the complementary input changes to high, the extra dead time (tDT) is started to avoid the shoot through current of the gate driver. After finishing the extra dead time (tDT), the complementary MOSFET starts turning on. Refer to Figure 6.4-4.

Note: The inserted dead time should be shorter than the tGT setting in order to properly drive the MOSFETs. The duration of driver peak source/sink current is terminated after reaching the full tGT duration. Refer to Figure 6.4-5. And the inserted dead time must be longer than the MOSFET discharge time "tdchg" to avoid the shoot through current of the half-bridge MOSFET.

6.4.5 Gate Drive Timing Diagram in Three-Phase HI/LI Mode

Figure 6.4-2 shows the gate drive timing diagram if the HI/LI inserted dead time is relatively long (longer than maximum gate transition time (tGT) plus extra dead time (tDT) set). This case means:

- During high-side MOSFET turn-off/low-side MOSFET turn-on transition, if LIx (x=A,B,C) asserts high after the HOx-HSx ($x=A,B,C$) high-to-low transition time (tGT) and extra dead time (tDT) ends.
- During low-side MOSFET turn-off/high-side MOSFET turn-on transition, if HIx (x=A,B,C) asserts high after the LOx ($x=A,B,C$) high-to-low transition time (tGT) and extra dead time (tDT) ends.

Total effective dead time is adaptive dead time, plus extra dead time (tDT) selected by DEAD_TIME bits, plus additional dead time introduced by the HIx/LIx (x=A,B,C) signals.

Figure 6.4-2 Gate Drive Timing Diagram in Three-Phase HI/LI Mode if the HI/LI Inserted Dead Time is Relatively Long

6.4.5 Gate Drive Timing Diagram in Three-Phase HI/LI Mode (continued)

Figure 6.4-3 shows the gate drive timing diagram if the HIx/LIx (x=A,B,C) inserted dead time is relatively short (shorter than maximum gate transition time (tGT) plus extra dead time (tDT) set). This case means:

- During high-side MOSFET turn-off/low-side MOSFET turn-on transition, if LIx (x=A,B,C) asserts high before the HOx-HSx (x=A,B,C) high-to-low transition time (tGT) and extra dead time (tDT) ends.
- During low-side MOSFET turn-off/high-side MOSFET turn-on transition, if HIx (x=A,B,C) asserts high before the LOx $(x=A,B,C)$ high-to-low transition time (tGT) and extra dead time (tDT) ends.

Total effective dead time is adaptive dead time, plus extra dead time (tDT) selected by DEAD_TIME bits.

Figure 6.4-3 Gate Drive Timing Diagram in Three-Phase HI/LI Mode if the HI/LI Inserted Dead Time is Relatively Short

6.4.6 Gate Drive Timing Diagram with DIS_SADT=1b

Figure 6.4-4 shows the gate drive timing diagram with DIS_SADT=1b if the HIx/LIx (x=A,B,C) inserted dead time is shorter than maximum gate transition time (tGT). This case means:

- During high-side MOSFET turn-off/low-side MOSFET turn-on transition, if LIx (x=A,B,C) asserts high after the high-side MOSFET turns off and before the HOx-HSx (x=A,B,C) high-to-low transition time (tGT) ends.
- During low-side MOSFET turn-off/high-side MOSFET turn-on transition, if HIx (x=A,B,C) asserts high after the low-side MOSFET turns off and before the LOx (x=A,B,C) high-to-low transition time (tGT) ends.

Total effective dead time is a non-overlap time, plus extra dead time (tDT) selected by DEAD_TIME bits.

Figure 6.4-4 Gate Drive Timing Diagram with DIS_SADT=1b if the HI/LI Inserted Dead Time is Shorter than Maximum Gate Transition Time

6.4.6 Gate Drive Timing Diagram with DIS_SADT=1b (continued)

Figure 6.4-5 shows the gate drive timing diagram with DIS_SADT=1b if the HIx/LIx (x=A,B,C) inserted dead time is longer than maximum gate transition time (tGT). This case means:

- During high-side MOSFET turn-off/low-side MOSFET turn-on transition, if LIx (x=A,B,C) asserts high after the HOx-HSx (x=A,B,C) high-to-low transition time (tGT) ends.
- During low-side MOSFET turn-off/high-side MOSFET turn-on transition, if HIx (x=A,B,C) asserts high after the LOx (x=A,B,C) high-to-low transition time (tGT) ends.

Total effective dead time is a non-overlap time, plus extra dead time (tDT) selected by DEAD_TIME bits.

Figure 6.4-5 Gate Drive Timing Diagram with DIS_SADT=1b if the HI/LI Inserted Dead Time is Longer than Maximum Gate Transition Time

6.4.7 Gate Drive Timing Diagram in 3-Phase PWM Mode

Figure 6.4-6 shows the gate drive timing diagram when the gate driver control mode is Three-Phase PWM Mode. In this mode, the timing diagram is similar to 3-phase HI/LI Mode if the HIx/LIx (x=A,B,C) inserted dead time is zero.

Total effective dead time is adaptive dead time, plus extra dead time (tDT) selected by DEAD_TIME bits.

Figure 6.4-6 Gate Drive Timing Diagram in Three-Phase PWM Mode

6.5 Sense Block

6.5.1 Overview

Figure 6.5-1 Block Diagram of Sense Block

6.5.1 Overview (continued)

Figure 6.5-1 shows the block diagram of sense block. The RAA306012 comprises three differential programmable gain amplifiers, three general-purpose comparators, three current sense overcurrent comparators, a BEMF sense amplifier, and an analog multiplexer. The three differential amplifiers can separately support current sensing up to three phases by using low-side shunt resistors in the external halfbridges. The general-purpose comparator has 0V to VDD input common mode range. The inputs of generalpurpose comparators are DA2P, DA3P, and DA3N. The user can select these pins usage by changing the input signal only. The differential amplifiers and general-purpose comparators can be disabled individually by setting DAz_EN in the IC Control registers or CMPz_VTH (z=1,2,3) bits in the Sense Block Control registers to reduce the quiescent current. The current sense overcurrent comparator monitors the input of the differential amplifier continuously. The current sense overcurrent threshold VCSOCP is selectable by the CSOCP_TH bits. Regarding BEMF (back electromotive force) sensing, two precise amplifiers form the BEMF sensing signal chain. The first differential amplifier outputs the voltage between high impedance phase and the virtual center tap. The high impedance phase is selected automatically at nSMPL falling edge, or selected by CMP1O/2O or CMP1O/3O inputs. The second programmable gain amplifier can adjust the output range suitably for the position detection by BEMF sensing. The output of BEMF sensing can be monitored through the analog multiplexer on DA3O/MUX1 pin. The analog multiplexer can output the VM voltage and die temperature by setting MUX bits in the Sense Block Control registers.

6.5.2 Differential Amplifiers for Current Sensing

The differential amplifier has the following functions.

Enable control:

Each differential amplifier can be disabled by DAz EN ($z=1,2,3$) bit=0b according to the actual application. **Programmable gain:**

The gain of differential amplifier is programmable by DAz $GAIN (z=1,2,3)$ bits. The gain settings are $5V/V$, 10V/V, 20V/V, 40V/V.

Reference:

The output reference voltage of differential amplifier is 0.5*VDD.

Sample and hold (S/H) function:

When DAz SH (z=1,2,3) bit is set "1", S/H function of the differential amplifier is enabled individually. Three differential amplifier outputs are sampled during nSMPL signal=L simultaneously. This function helps 3 shunt current sensing. Refer to Figure 6.5-2.

Note: The DA3O output is controlled by MUX[2:0] bits and BEMF_EN bit. When BEMF_EN bit is set to "1", S/H switch of the differential amplifier 3 keeps turn off to avoid the conflict with BEMF sense amplifier output. When BEMF_EN bit is set to "0", the output of the differential amplifier 3 can be monitored by MUX[2:0]=100b or 111b. Refer to section 6.5.5.

DC offset calibration:

DC offset calibration is automatically conducted upon device power up. It can also be initiated by setting CAL DAz $(z=1,2,3)$ bit in the Sense Block Control registers. When CAL CONN bit is set to "0", it is done by turning off Sw1 and Sw2, turning on Sw3 and Sw4 (connecting differential amplifier inputs to GND), and setting gain depending on DAz_GAIN (z=1,2,3) bits, and then going through an auto-zero routine to minimize amplifier input offset. When CAL_CONN bit is set to "1", it is done by keeping Sw1 and Sw2 turn on (connecting differential amplifier inputs to the external shunt).

Note: If initiating calibration by CAL DAz (z=1,2,3) bit, each amplifier can be calibrated individually. It takes approximately 288μs to finish calibration on each amplifier. Renesas recommends allowing 400μs per one amplifier for the calibration to complete in actual application. Although the calibration can be initiated by SPI interface even on the fly, Renesas recommends conducting the calibration when no MOSFETs are switching with all driver output pulled low to avoid any impact of noise on calibration accuracy.

6.5.2 Differential Amplifiers for Current Sensing (continued)

Figure 6.5-2 S/H Function of Current Sensing

6.5.3 BEMF Sense Amplifier

The BEMF sense amplifier has the following functions.

Enable control:

BEMF sense amplifier can be disabled by BEMF_EN=0b according to the actual application.

Programmable gain:

The gain of BEMF sense amplifier is programmable by BEMF_GAIN bits. The gain settings are 0.05V/V, 0.1V/V, 0.5V/V, 1.0V/V with DA3_GAIN=00b.

Reference:

The output reference voltage of BEMF sense amplifier is 0.5*VDD.

High impedance phase selection:

In typical trapezoidal BLDC operation, only 2-phase bridges are energized at a given time. The 3rd phase is in high impedance state (both high-side and low-side MOSFETs are turned off). By sensing the differential voltage between this high impedance phase and the virtual center tap, provides you the BEMF induced in this 3rd phase stator coil, which allows you to know/estimate the rotor position relative to this 3rd phase. This device has three methods for the high impedance phase selection according to the BEMF_PH bits. When BEMF, PH bits are set to 00xb, the 3rd phase is detected by checking the state of HIx/LIx (x=A,B,C) signals in S/H control logic. The check timing is the falling edge of nSMPL signal. When BEMF_PH bits are set to 010b or 011b, the 3rd phase is selected according to CMP1O/2O or CMP1O/3O pins. When BEMF PH bits are set to 1xxb, the 3rd phase is selected according to BEMF PH1,0 bits directly. These functions help to achieve the position sensorless trapezoidal BLDC operation without the additional external circuits. Refer to Figure 6.5-3 and section 7.1.15.

Sample and hold (S/H) function:

BEMF sense amplifier also has S/H function. S/H capacitance and amplifier are common use with the differential amplifier 3. S/H switch becomes active only when BEMF_EN bit is set to "1". The actual turning on timing of the S/H switch needs to occur after any possible transition is over. That requires to turn on after a reasonable delay relative to the HIx/LIx (x=A,B,C) rising edge. The delay time is realized by waiting for LS_ON (or HS_ON if it's high-side turning on transition of HSx (x=A,B,C)) going high plus the configured gate driver transition time tGT. The actual turning off timing of the S/H switch aligns to the falling edge of the internal gate-off logic signal (which is issued shortly after HIx/LIx (x=A,B,C) falling edge). This ensures the hold value is not affected by the turning off transition.

The turn on/off timing of the S/H switch is adjustable by nSMPL signal. The S/H switch keeps turn off during nSMPL=H. If any possible transition remains after the internal S/H delay time, the adjustment of turn on timing by nSMPL signal is necessary. Refer to Figure 6.5-4.

DC offset calibration:

DC offset calibration can be initiated by setting CAL_DA3/BEMF bit with BEMF_EN=1b. The calibration phase is selectable by the combination of CAL_BCONN bit and BEMF_PH bits in the Sense Block Control registers. The amplifier gain depends on BEMF_GAIN bits. The DC offset calibration goes through an autozero routine to minimize amplifier input offset.

Note: If initiating calibration by CAL_DA3/BEMF bit with BEMF_EN=1b, it takes approximately 288µs to finish calibration. Renesas recommends allowing 400μs for the calibration to complete in actual application. Although the calibration can be initiated by SPI interface even on the fly, the motor has to be stop condition to avoid BEMF voltage input.

6.5.3 BEMF Sense Amplifier (continued)

Figure 6.5-3 The Relation Between Typical Six Step Trapezoidal Drive and BEMF Detect Phase

6.5.4 Comparators

The general-purpose comparator has the following functions.

Enable control:

Each comparator can be disabled by setting CMPz_VTH (z=1,2,3) bits to 0000b according to the actual application.

Programmable threshold voltage and hysteresis:

The threshold voltage of general-purpose comparator is programmable by CMPz VTH (z=1,2,3) bits individually. The threshold setting including the hysteresis voltage is following equation.

- Falling: VTH_CMP= VDD / 16 x CMPz_VTH 44mV x (1 CMPz_HYS)
- Rising: VTH_CMP= VDD / 16 x CMPz_VTH + 44mV x (1 CMPz_HYS)

Pin usage limitation:

The inputs of the general-purpose comparators are common use with the inputs of the differential amplifiers. When all of the differential amplifiers are used, the general-purpose comparators can be used for ONLY same inputs as the differential amplifiers.

6.5.5 MUX1 Output Control

DA3O/MUX1 pin has the analog multiplexer function. The following analog signals can be monitored depending on MUX bits in the Sense Block Control registers. After changing DA3O/MUX1 pin output or BEMF_EN bit, it is necessary to wait more than 4µs for the settling time of DA3O/MUX1 pin output.

- MUX=000b: GND (330kΩ pulldown)
- MUX=001b: VM monitor
- MUX=010b: Die temperature monitor
- MUX=011b: Differential amplifier reference voltage
- MUX=100b, BEMF_EN=0b: Differential amplifier 3 output with 10kΩ
- MUX=100b, BEMF_EN=1b: BEMF sense amplifier output with 10kΩ
- MUX=101b: Differential amplifier 1 output
- MUX=110b: Differential amplifier 2 output
- MUX=111b, BEMF_EN=0b: Differential amplifier 3 output without 10kΩ
- MUX=111b, BEMF_EN=1b: BEMF sense amplifier output without 10kΩ

Figure 6.5-5 Block Diagram of Analog Multiplexer for DA3O/MUX1 Pin

6.5.6 VM Monitor

The output of VM attenuator can be monitored by setting 001b to MUX bits in the Sense Block Control registers. The relation between this monitored voltage (DA3O/MUX1 pin) and the VM voltage is shown in Figure 6.5-6.

The ratio of VM voltage and the monitored voltage (RVM) is 20.0 typical.

Figure 6.5-6 The Relation Between DA3O/MUX1 and VM Voltage

6.5.7 Junction Temperature Monitor

The junction temperature of the die can be monitored by setting 010b to MUX bits in the Sense Block Control 5 registers. The relation between this monitored voltage (DA3O/MUX1 pin) and the junction temperature is shown in Figure 6.5-7.

The junction temperature (Tj) is calculated by the following equation.

• Tj [°C]= 25[°C] + (2.000 – MUX1 voltage) [V] / 6.0 [mV/°C]

For example, in the case of ISENADIN=1.520[V]

• Tj $[^{\circ}C]=25[^{\circ}C]+(2.000-1.520)$ [V] / 6.0 [mV/ $^{\circ}C]=105[^{\circ}C]$

Figure 6.5-7 The Relation Between DA3O/MUX1 and the Junction Temperature

6.6 SPI Communication Format

The SPI block of this device only works in slave mode. Figure 6.6-1 shows SPI communication format of both write and read mode. If the communication format is different from Figure 6.6-1, its communication becomes invalid.

Figure 6.6-1 SPI Communication Format

7 Control Register Information

7.1 Control Register Map

Table 7-1 shows the RAA306012's control register map. The control registers are reset by entering Sleep or Shutdown Mode. Refer to Section 6.1.3 Mode Transition.

Table 7-1 Control Register Map

7.1.1 Fault Status 0 Register: FLTSTS0 (Address=0x00) [Default=0x00]

Figure 7.1-1 and Table 7.1-1 show the details of Fault Status 0 register.

FAULT	SR_FAULT	OV UVLO	VDS_OCP	VGS_FAULT	CS_OCP	OTSD	TWARN
R:0b	R:0b	R:0b	R:0b	R:0b	R:0b	R:0b	R:0b

Figure 7.1-1 Fault Status 0 Register FLTSTS0

Table 7.1-1 Fault Status 0 Register FLTSTS0 Descriptions

Note1: Fault status registers are reset by writing 1b to CLR_FLT, or recovery low pulse (>tsleep: 0.85ms) on EN pin.

7.1.2 Fault Status 1 Register: FLTSTS1 (Address=0x01) [Default=0x00]

Figure 7.1-2 and Table 7.1-2 show the details of Fault Status 1 register.

Figure 7.1-2 Fault Status 1 Register FLTSTS1

Table 7.1-2 Fault Status 1 Register FLTSTS1 Descriptions

Note1: Fault status registers are reset by writing 1b to CLR_FLT, or recovery low pulse (>tsleep: 0.85ms) on EN pin.

7.1.3 Fault Status 2 Register: FLTSTS2 (Address=0x02) [Default=0x00]

Figure 7.1-3 and Table 7.1-3 show the details of Fault Status 2 register.

Figure 7.1-3 Fault Status 2 Register FLTSTS2

Table 7.1-3 Fault Status 2 Register FLTSTS2 Descriptions

Note1: Fault status registers are reset by writing 1b to CLR_FLT, or recovery low pulse (>tsleep: 0.85ms) on EN pin.

7.1.4 Fault Status 3 Register: FLTSTS3 (Address=0x03) [Default=0x00]

Figure 7.1-4 and Table 7.1-4 show the details of Fault Status 3 register.

Figure 7.1-4 Fault Status 3 Register FLTSTS3

Table 7.1-4 Fault Status 3 Register FLTSTS3 Descriptions

Note1: Fault status registers are reset by writing 1b to CLR_FLT, or recovery low pulse (>tsleep: 0.85ms) on EN pin.

7.1.5 Fault Control 1 Register: FLTCTL1 (Address=0x04) [Default=0x00]

Figure 7.1-5 and Table 7.1-5 show the details of Fault Control 1 register.

Figure 7.1-5 Fault Control 1 Register FLTCTL1

Table 7.1-5 Fault Control 1 Register FLTCTL1 Descriptions

7.1.6 Fault Control 2 Register: FLTCTL2 (Address=0x05) [Default=0x07]

Figure 7.1-6 and Table 7.1-6 show the details of Fault Control 2 register.

Figure 7.1-6 Fault Control 2 Register FLTCTL2

Table 7.1-6 Fault Control 2 Register FLTCTL2 Descriptions

Note2: Latch is recovered by writing 1b to CLR_FLT, or recovery low pulse (>tsleep: 0.85ms) on EN pin.

7.1.7 IC Control 1 Register: ICCTL1 (Address=0x06) [Default=0x35]

Figure 7.1-7 and Table 7.1-7 show the details of IC Control1 register.

Figure 7.1-7 IC Control 1 Register ICCTL1

Table 7.1-7 IC Control 1 Register ICCTL1 Descriptions

7.1.8 IC Control 2 Register: ICCTL2 (Address=0x07) [Default=0x50]

Figure 7.1-8 and Table 7.1-8 show the details of IC Control 2 register.

Figure 7.1-8 IC Control 2 Register ICCTL2

Table 7.1-8 IC Control 2 Register ICCTL2 Descriptions

7.1.9 Gate Drive Control Register: GDCTL (Address=0x08) [Default=0xFF]

Figure 7.1-9 and Table 7.1-9 show the details of Gate Drive Control register.

Figure 7.1-9 Gate Drive Control Register GDCTL

Table 7.1-9 Gate Drive Control Register GDCTL Descriptions

7.1.10 Overcurrent Protection Control Register: OCPCTL (Address=0x09) [Default=0x00]

Figure 7.1-10 and Table 7.1-10 show the details of Overcurrent Protection Control register.

Figure 7.1-10 Overcurrent Protection Control Register OCPCTL

Table 7.1-10 Overcurrent Protection Control Register OCPCTL Descriptions

7.1.11 Phase-A Gate Driver Input Selection Register: GDSELA (Address=0x0A) [Default=0x14]

Figure 7.1-11 and Table 7.1-11 show Phase-A Gate Driver Input Selection register.

Figure 7.1-11 Phase-A Gate Driver Input Selection Register GDSELA

Table 7.1-11 Phase-A Gate Driver Input Selection Register GDSELA Descriptions

Note3: When HOx_SEL or LOx_SEL bits set to 111b, the source/sink current of gate driver becomes off (Hi-Z).

7.1.12 Phase-B Gate Driver Input Selection Register: GDSELB (Address=0x0B) [Default=0x25]

Figure 7.1-12 and Table 7.1-12 show Phase-B Gate Driver Input Selection register.

Figure 7.1-12 Phase-B Gate Driver Input Selection Register GDSELB

Table 7.1-12 Phase-B Gate Driver Input Selection Register GDSELB Descriptions

Note3: When HOx_SEL or LOx_SEL bits set to 111b, the source/sink current of gate driver becomes off (Hi-Z).

7.1.13 Phase-C Gate Driver Input Selection Register: GDSELC (Address=0x0C) [Default=0x36]

Figure 7.1-13 and Table 7.1-13 show Phase-C Gate Driver Input Selection register.

Figure 7.1-13 Phase-C Gate Driver Input Selection Register GDSELC

Table 7.1-13 Phase-C Gate Driver Input Selection Register GDSELC Descriptions

Note3: When HOx_SEL or LOx_SEL bits set to 111b, the source/sink current of gate driver becomes off (Hi-Z).

7.1.14 Sense Block Control 1 Register: SNSCTL1 (Address=0x0D) [Default=0xAA]

Figure 7.1-14 and Table 7.1-14 show Sense Block Control 1 register.

Figure 7.1-14 Sense Block Control 1 Register SNSCTL1

Table 7.1-14 Sense Block Control 1 Register SNSCTL1 Descriptions

7.1.15 Sense Block Control 2 Register: SNSCTL2 (Address=0x0E) [Default=0x00]

Figure 7.1-15 and Table 7.1-15 show Sense Block Control 2 register.

Table 7.1-15 Sense Block Control 2 Register SNSCTL2 Descriptions

Note4: Refer to the detail description of Differential Amplifiers for Current Sensing and BEMF sense amplifier

7.1.16 Sense Block Control 3 Register: SNSCTL3 (Address=0x0F) [Default=0x88]

Figure 7.1-16 and Table 7.1-16 show Sense Block Control 3 register.

7.1.17 Sense Block Control 4 Register: SNSCTL4 (Address=0x10) [Default=0x80]

Figure 7.1-17 and Table 7.1-17 show Sense Block Control 4 register.

Table 7.1-17 Sense Block Control 4 Register SNSCTL4 Descriptions

7.1.18 Sense Block Control 5 Register: SNSCTL5 (Address=0x11) [Default=0x00]

Figure 7.1-18 and Table 7.1-18 show Sense Block Control 5 register.

Table 7.1-18 Sense Block Control 5 Register SNSCTL5 Descriptions

7.1.19 Sense Block Control 6 Register: SNSCTL6 (Address=0x12) [Default=0x40]

Figure 7.1-19 and Table 7.1-19 show Sense Block Control 6 register. CTL6_UNLOCK=1b is necessary to allow SNSCTL6 register write. After writing SNSCTL6 register, CTL6_UNLOCK should be set to 0b.

Table 7.1-19 Sense Block Control 6 Register SNSCTL6 Descriptions

8 External Circuit

The external circuit in the case of 3 shunt sensorless FOC is shown as Figure 8-1. The recommended value of each external component is shown in Table 8-1.

Figure 8-1 External Circuit Example – 3 Shunt Sensorless FOC

8 External Circuit (continued)

Please refer to the application note for the details to select the parts.

Note1: VDRV output voltage is 12V with these resistors.

Note2: VDD output voltage is 3.310V with these resistors.

Note3: In some cases, the external pullup resistor for SDO pin is required depending on the SCLK period and the load capacitance including the parasitic capacitance.

Note4: Please consider the effective capacitance. The smaller C3 causes the larger voltage drop of VCP. The smaller C2 causes the larger voltage ripple of VCP.

Note5: Please select the suitable value of R6 and C5 depending on C4 effective capacitance.

Note6: The suitable capacitance depends on the constraints of the application and characteristic.

9 Package Specification

10 Revision History

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters Contact information

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Gate Drivers](https://www.xonelec.com/category/semiconductors/integrated-circuits-ics/power-management-ics/gate-drivers) *category:*

Click to view products by [Renesas](https://www.xonelec.com/manufacturer/renesas) *manufacturer:*

Other Similar products are found below :

[56956](https://www.xonelec.com/mpn/weidmuller/56956) [57.404.7355.5](https://www.xonelec.com/mpn/wieland/5740473555) [LT4936](https://www.xonelec.com/mpn/worldproducts/lt4936) [57.904.0755.0](https://www.xonelec.com/mpn/wieland/5790407550) [0131700000](https://www.xonelec.com/mpn/weidmuller/0131700000) [LTP70N06](https://www.xonelec.com/mpn/worldproducts/ltp70n06) [LVP640](https://www.xonelec.com/mpn/worldproducts/lvp640) [5J0-1000LG-SIL](https://www.xonelec.com/mpn/teconnectivity/5j01000lgsil) [LY2-US-AC240](https://www.xonelec.com/mpn/omron/ly2usac240) [LY3-UA-DC24](https://www.xonelec.com/mpn/omron/ly3uadc24) [LZNQ2-](https://www.xonelec.com/mpn/omron/lznq2usdc12) [US-DC12](https://www.xonelec.com/mpn/omron/lznq2usdc12) [LZP40N10](https://www.xonelec.com/mpn/worldproducts/lzp40n10) [60100564](https://www.xonelec.com/mpn/nvent/60100564) [60249-1-CUT-TAPE](https://www.xonelec.com/mpn/teconnectivity/602491cuttape) [0134220000](https://www.xonelec.com/mpn/weidmuller/0134220000) [6035](https://www.xonelec.com/mpn/gcelectronics/6035) [60713816](https://www.xonelec.com/mpn/nvent/60713816) [61161-90](https://www.xonelec.com/mpn/molex/6116190) [6131-204-23149P](https://www.xonelec.com/mpn/teconnectivity/613120423149p) [6131-205-17149P](https://www.xonelec.com/mpn/teconnectivity/613120517149p) [6131-](https://www.xonelec.com/mpn/teconnectivity/613120915149p) [209-15149P](https://www.xonelec.com/mpn/teconnectivity/613120915149p) [6131-218-17149P](https://www.xonelec.com/mpn/teconnectivity/613121817149p) [6131-220-21149P](https://www.xonelec.com/mpn/teconnectivity/613122021149p) [6131-260-2358P](https://www.xonelec.com/mpn/teconnectivity/61312602358p) [6131-265-11149P](https://www.xonelec.com/mpn/teconnectivity/613126511149p) [CS1HCPU63](https://www.xonelec.com/mpn/omron/cs1hcpu63) [6150-5001](https://www.xonelec.com/mpn/teconnectivity/61505001) [CSB4](https://www.xonelec.com/mpn/hellermanntyton/csb4) [CSK-38-60006](https://www.xonelec.com/mpn/teconnectivity/csk3860006) [CSK-](https://www.xonelec.com/mpn/teconnectivity/csk3860008)[38-60008](https://www.xonelec.com/mpn/teconnectivity/csk3860008) [621A](https://www.xonelec.com/mpn/ohmite/621a) [622-4053LF](https://www.xonelec.com/mpn/teconnectivity/6224053lf) [6273](https://www.xonelec.com/mpn/abbatron/6273) [M40N08MA-H](https://www.xonelec.com/mpn/weidmuller/m40n08mah) [M55155/29XH06](https://www.xonelec.com/mpn/concord/m5515529xh06) [64-807](https://www.xonelec.com/mpn/gcelectronics/64807) [65-1930-6](https://www.xonelec.com/mpn/gcelectronics/6519306) [CV500ISB02](https://www.xonelec.com/mpn/omron/cv500isb02) [M83723/88Y1407N](https://www.xonelec.com/mpn/americanmicroproducts/m8372388y1407n) [CWD012-2](https://www.xonelec.com/mpn/wieland/cwd0122) [CWD03-3](https://www.xonelec.com/mpn/wieland/cwd033) [CX3225SB16934D0PPSC2](https://www.xonelec.com/mpn/kyoceraavx/cx3225sb16934d0ppsc2) [CX5032GB10000D0PPS02](https://www.xonelec.com/mpn/kyoceraavx/cx5032gb10000d0pps02) [687-772NF1](https://www.xonelec.com/mpn/glenair/687772nf1) [70.140.1653](https://www.xonelec.com/mpn/wieland/701401653) [70.200.0653.0](https://www.xonelec.com/mpn/wieland/7020006530) [703001B01F060](https://www.xonelec.com/mpn/molex/703001b01f060) [70-3601](https://www.xonelec.com/mpn/molex/703601) [706006D02F0601](https://www.xonelec.com/mpn/molex/706006d02f0601) [706210](https://www.xonelec.com/mpn/c-k/706210)