

RAA788150, RAA788152, RAA788153, RAA788155, RAA788156, RAA788158

Large 3V Output Swing, 5kV EFT, 16.5kV ESD, RS-485 Transceivers

The RAA78815x family (RAA788150, RAA788152, RAA788153, RAA788155, RAA788156, RAA788158) of 5V powered RS-485 transceivers features high output drive and high EFT and ESD protection.


The devices are immune to ±5kV IEC61000-4-4 EFT transients and withstand ±16.5kV IEC61000-4-2 ESD strikes without latch-up.

The large output voltage of 3.1V typical into a 54Ω load provides high noise immunity, and it enables the drive of up to 8000ft long bus segments or eight 120Ω terminations in a star topology.

These devices possess less than 125µA bus input currents, therefore, constituting a true 1/8 unit load. The high output drive combined with the low bus input currents allows for the connection of up to 512 transceivers on the same bus.

The receiver inputs feature a full fail-safe design that turns the receiver outputs high when the bus inputs are open or shorted.

The RAA78815x family includes half and full-duplex transceivers with active-high driver-enable pins and active-low receiver enable pins. These transceivers support data rates of 115kbps, 1Mbps, and 20Mbps with a performance that is characterized from -40°C to +85°C.



Features

- High V_{OD} : 3.1V (Typ) into $R_D = 54\Omega$
- ±5kV EFT immunity of bus I/O pins
- ±16.5kV ESD protection on bus I/O pins
- Supported data rates: 115kbps, 1Mbps, 20Mbps
- Full fail-safe outputs for open or shorted inputs
- Hot plug capability
- 1/8 Unit Load
- Allows for up to 512 transceivers on the bus
- Low supply current (driver disabled): 550μA
- Ultra-low shutdown current: 70nA

Applications

- Industrial networks in factory automation
- Building automation: lighting, elevators, HVAC
- Industrial process control networks
- Security camera networks
- Networks with star topology
- Long-haul networks in coal mines and oil rigs
- High node-count networks
- · Automated utility e-meter reading systems




Figure 1. Typical Driver Output Performance of RAA78815xE Transceivers

Contents

1.	Over	view	. 3
	1.1	Typical Operating Circuit	. 3
2.	Pin I	nformation	. 3
	2.1	Pin Assignments	. 3
	2.2	Pin Descriptions	. 4
3.	Spec	cifications	. 5
	3.1	Absolute Maximum Ratings	. 5
	3.2	Recommended Operating Conditions	
	3.3	Thermal Information	
	3.4	Electrical Specifications	
4.	Test	Circuits and Waveforms	11
5.	Турі	cal Performance Curves	14
6.	Devi	ce Description	16
	6.1	Overview	16
	6.2	Functional Block Diagram	
	6.3	Operating Modes	
	6.4	Device Features	
7.	Appl	ication Information	21
	7.1	Network Design	
	7.2	Transient Protection	
	7.3	Layout Guidelines	
8.	Pack	age Outline Drawings	28
9.	Orde	ring Information	32
10.	Revi	sion History	33

1. Overview

1.1 Typical Operating Circuit





Figure 2. Typical Operating Circuits of Half-Duplex and Full-Duplex Transceivers


2. Pin Information

2.1 Pin Assignments


RAA788152, RAA788155, RAA788158 (8 Ld MSOP, 8 Ld SOIC) Top View



RAA788150, RAA788153, RAA788156 (10 Ld MSOP) Top View



RAA788150, RAA788153, RAA788156 (14 Ld SOIC) Top View



2.2 Pin Descriptions

8 Ld SOIC	10 Ld MSOP	14 Ld SOIC	Pin Name	Function
1	1	2	RO	Receiver output: If A-B ≥ -50mV, RO is high; If A-B ≤ -200mV, RO is low. RO is fail-safe High if A and B are unconnected (open) or shorted.
2	2	3	RE	Receiver output enable. RO is enabled when $\overline{\text{RE}}$ is low; RO is high impedance when $\overline{\text{RE}}$ is high.
3	3	4	DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
4	4	5	DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
5	5	6, 7	GND	Ground connection.
6	-	_	A/Y	Non-inverting receiver input and non-inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
7	-	_	B/Z	Inverting receiver input and inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
_	6	9	Y	Non-inverting driver output.
-	7	10	Z	Inverting driver output.
-	8	11	В	Inverting receiver input.
-	9	12	А	Non-inverting receiver input.
8	10	-	VCC	System power supply input (4.5V to 5.5V).
_	_	1, 8, 13	NC	No connection.

3. Specifications

3.1 Absolute Maximum Ratings

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter ^[1]	Minimum	Maximum	Unit	
VCC to Ground	-	7	V	
Input Voltages at DI, DE, RE	-0.3	V _{CC} + 0.3	V	
Bus I/O Voltages at A/Y, B/Z, A, B, Y, Z	-9	13	V	
Transient Pulse Voltages through 100Ω at A/Y, B/Z, A, B, Y, Z ^[2]	-	±100	V	
RO	-0.3	V _{CC} + 0.3	V	
Short-Circuit Duration at Y, Z	Continuous			
EFT Rating	See EFT Performance.			
ESD Rating	See E	SD Performance) .	

^{1.} Absolute Maximum ratings mean the device is not damaged if operated under these conditions. It does not guarantee performance.

3.2 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Supply Voltage	4.5	5.5	V
Temperature Range	-40	+85	°C
Bus Pin Common-Mode Voltage Range	-7	+12	V

3.3 Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W) ^[1]				
8 Ld SOIC	105				
8 Ld MSOP	140				
10 Ld MSOP	130				
14 Ld SOIC	130				

^{1.} θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. See TB379 for details.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature (Plastic Package)	-	+150	°C
Maximum Storage Temperature Range	-65	+150	°C
Pb-Free Reflow Profile ^[1]		See TB493	

^{1.} Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

^{2.} Tested according to TIA/EIA-485-A, Section 4.2.6 (±100V for 15µs at a 1% duty cycle).

3.4 **Electrical Specifications**

Parameter	Symbol	Test Co	nditions	Temp (°C)	Min ^[2]	Тур	Max ^[2]	Unit
DC Characteristics								
Driver Differential Output Voltage (No load)	V _{OD1}			Full	-	-	V _{CC}	V
Driver Differential Output	V _{OD2}	R _L = 100Ω (RS-4	422) (Figure 3)	Full	2.8	3.6	-	V
Voltage (Loaded)		$R_L = 54\Omega$ (RS-48	85) (Figure 3)	Full	2.4	3.1	V _{CC}	V
		R_L = 15Ω (Eight terminations) ^[3]	120Ω	+25	-	1.65	-	V
		$R_L = 60\Omega, -7V \le (Figure 4)$	V _{CM} ≤ 12V	Full	2.4	3	-	V
Change in Magnitude of Driver Differential Output Voltage	ΔV _{OD}	R_L = 54Ω or 100	Ω (Figure 3)	Full	-	0.01	0.2	V
Driver Common-Mode Output Voltage	V _{oc}	$R_{L} = 54\Omega \text{ or } 100$	Ω (Figure 3)	Full	-	-	3.15	V
Change in Magnitude of Driver Common-Mode Output Voltage	ΔV _{OC}	R_L = 54Ω or 100	Ω (Figure 3)	Full	-	0.01	0.2	V
Logic Input High Voltage	V _{IH}	DE, DI, RE		Full	2	-	-	V
Logic Input Low Voltage	V _{IL}	DE, DI, RE		Full	-	-	0.8	V
DI Input Hysteresis Voltage	V _{HYS}			+25	-	100	-	mV
Logic Input Current	I _{IN1}	DE, DI, RE		Full	-2	-	2	μA
Input Current (A, B, A/Y,	I _{IN2}	DE = 0V, V _{CC} =	V _{IN} = 12V	Full	-	70	125	μA
B/Z)		0V or 5.5V	V _{IN} = -7V	Full	-75	55	-	μA
Output Leakage Current (Y, Z) (Full Duplex Versions	I _{IN3}	RE = 0V, DE =	V _{IN} = 12V	Full	-	1	40	μA
Only)		0V, V _{CC} = 0V or 5.5V	V _{IN} = -7V	Full	-40	-9	-	μA
Output Leakage Current	I _{IN4}	RE = V _{CC} , DE	V _{IN} = 12V	Full	-	1	20	μA
(Y, Z) in Shutdown Mode (Full Duplex)		= 0V, V _{CC} = 0V or 5.5V	V _{IN} = -7V	Full	-20	-9	-	μA
Driver Short-Circuit Current, V _O = High or Low	I _{OSD1}	DE = V_{CC} , -7V \leq $V_Z \leq 12V^{[4]}$	V _Y or	Full	-	-	±250	mA
Receiver Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ 12V	/	Full	-200	-90	-50	mV
Receiver Input Hysteresis	ΔV_{TH}	V _{CM} = 0V		+25	-	20	-	mV
Receiver Output High Voltage	V _{OH}	I _O = -8mA, V _{ID} = -50mV		Full	V _{CC} - 1.2	4.3	-	V
Receiver Output Low Voltage	V _{OL}	$I_O = -8mA$, $V_{ID} =$: -200mV	Full	-	0.25	0.4	V
Receiver Output Low Current	I _{OL}	$V_{O} = 1V, V_{ID} = -2$	200mV	Full	20	28	-	mA

Parameter	Symbol	Test Co	nditions	Temp (°C)	Min ^[2]	Тур	Max ^[2]	Unit
Three-State (High Impedance) Receiver Output Current	I _{OZR}	$0.4V \le V_O \le 2.4V$	V	Full	-1	0.03	1	μА
Receiver Input Resistance	R _{IN}	-7V ≤ V _{CM} ≤ 12\	/	Full	96	160	-	kΩ
Receiver Short-Circuit Current	l _{OSR}	$0V \le V_O \le V_{CC}$		Full	±7	65	±85	mA
Supply Current								
No-Load Supply Current ^[5]	I _{CC}	Half duplex vers	ions, DE = V _{CC} , or V _{CC}	Full	-	650	800	μА
		All versions, DE full duplex version RE = X. DI = 0V		Full	-	550	700	μА
Shutdown Supply Current	I _{SHDN}	DE = 0V, \overline{RE} = V	/ _{CC} , DI = 0V or	Full	-	0.07	3	μА
EFT Performance	l							
RS-485 Pins (A, Y, B, Z, A/Y,		IEC61000-4-4,	5kHz	+25		±5		kV
B/Z)		Electrical Fast Transient Immunity	100kHz	+25		±5		kV
ESD Performance	ļ	ļ	ļ	<u> </u>		!	ļ	
RS-485 Pins (A, Y, B, Z, A/Y,		IEC61000-4-2,	Half duplex	+25	-	±16.5	-	kV
B/Z)		Air-Gap Discharge Method	Full duplex	+25	-	±10	-	kV
		IEC61000-4-2, ODischarge Metho		+25	-	±9	-	kV
		Human Body Mo	odel, from bus	+25	-	±16.5	-	kV
All Pins		Human Body Model, per MIL-STD-883 Method 3015		+25	-	±7	-	kV
		Charged Device JS-002-2014	Model per	+25	-	1250	-	V
		Machine Model JESD22-A115C	per	+25	-	400	-	V
Driver Switching Characteri	stics (115kb	ps Versions; RAA	A788150, RAA788	152)			•	
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_{DIFF} = 54\Omega, C_{L}$ (Figure 5)	= 100pF	Full	500	970	1300	ns
Driver Differential Output Skew	t _{SKEW}	R_{DIFF} = 54 Ω , C_L = 100pF (Figure 5)		Full	-	12	50	ns
Driver Differential Rise or Fall Time	t _R , t _F	R_{DIFF} = 54 Ω , C_L = 100pF (Figure 5)		Full	700	1100	1600	ns
Maximum Data Rate	f _{MAX}	$C_D = 820 pF^{[6]}$ (F	Figure 7)	Full	115.2	2000	-	kbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega, C_L = SW = GND^{[7]}$ (F		Full	-	300	600	ns

Parameter	Symbol	Test Conditions	Temp (°C)	Min ^[2]	Тур	Max ^[2]	Unit
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}^{[7]}$ (Figure 6)	Full	-	130	500	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, SW = GND (Figure 6)	Full	-	35	60	ns
Time to Shutdown	t _{SHDN}	[8]	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t _{ZH(SHDN)}	$R_L = 500\Omega, C_L = 100pF,$ SW = GND[8][9] (Figure 6)	Full	-	-	250	ns
Driver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 500\Omega, C_L = 100pF,$ SW = $V_{CC}^{[8][9]}$ (Figure 6)	Full	-	-	250	ns
Driver Switching Characteri	stics (1Mbps	S Versions; RAA788153, RAA78815	55)			-L	
Driver Differential Output Delay	t _{PLH,} t _{PHL}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	150	270	400	ns
Driver Differential Output Skew	t _{SKEW}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	-	3	10	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	150	325	450	ns
Maximum Data Rate	f _{MAX}	C _D = 820pF ^[6] (Figure 7)	Full	1	8	-	Mbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega$, $C_L = 100pF$, SW = $GND^{[7]}$ (Figure 6)	Full	-	110	200	ns
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}^{[7]}$ (Figure 6)	Full	-	60	200	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, SW = GND (Figure 6)	Full	-	35	60	ns
Time to Shutdown ^[8]	t _{SHDN}		Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t _{ZH(SHDN)}	$R_L = 500\Omega$, $C_L = 100pF$, SW = GND [8][9] (Figure 6)	Full	-	-	250	ns
Driver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}^{[8][9]}$ (Figure 6)	Full	-	-	250	ns
Driver Switching Characteri	stics (20Mbp	os Versions; RAA788156, RAA7881	158)		•	•	
Driver Differential Output Delay	t _{PLH,} t _{PHL}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	-	21	30	ns
Driver Differential Output Skew	t _{SKEW}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	-	0.2	3	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 5)	Full	-	12	16	ns
Maximum Data Rate	f _{MAX}	C _D = 470pF ^[6] (Figure 7)	Full	20	55	-	Mbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega$, $C_L = 100pF$, SW = $GND^{[7]}$ (Figure 6)	Full	-	30	45	ns

Parameter	Symbol	Test Conditions	Temp (°C)	Min ^[2]	Тур	Max ^[2]	Unit
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}^{[7]}$ (Figure 6)	Full	-	28	45	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = GND$	Full	-	38	60	ns
		(Figure 6)					
Time to Shutdown ^[8]	t _{SHDN}		Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t _{ZH(SHDN)}	$R_L = 500\Omega$, $C_L = 100pF$, SW = GND ^{[8][9]} (Figure 6)	Full	-	-	200	ns
Driver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 500\Omega, C_L = 100pF,$ $SW = V_{CC}^{[8][9]}$ (Figure 6)	Full	-	-	200	ns
Receiver Switching Charact	eristics (115	kbps and 1Mbps Versions; RAA78	8150 thro	ugh RAA78	8155)		ı
Maximum Data Rate ^[6]	f _{MAX}	(Figure 8)	Full	1	12	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 8)	Full	-	100	150	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 8)	Full	-	4	10	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}^{[10]}$ (Figure 9)	Full	-	9	20	ns
Receiver Enable to Output High	t _{ZH}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND^{[10]}$ (Figure 9)	Full	-	7	20	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 9)	Full	-	8	15	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 9)	Full	-	8	15	ns
Time to Shutdown ^[8]	t _{SHDN}		Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t _{ZH(SHDN)}	$R_L = 1k\Omega, C_L = 15pF, SW = GND$ (Figure 9)[8][11]	Full	-	-	200	ns
Receiver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 9)[8][11]	Full	-	-	200	ns
Receiver Switching Charact	eristics (20N	lbps Versions; RAA788156, RAA7	88158)		1	1	
Maximum Data Rate ^[6]	f _{MAX}	(Figure 8)	Full	20	30	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 8)	Full	-	33	45	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 8)	Full	-	2.5	5	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}^{[10]}$ (Figure 9)	Full	-	8	15	ns
Receiver Enable to Output High	t _{ZH}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND ^[10] (Figure 9)	Full	-	7	15	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 9)	Full	-	8	15	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND (Figure 9)	Full	-	8	15	ns

Parameter	Symbol	Test Conditions	Temp (°C)	Min ^[2]	Тур	Max ^[2]	Unit
Time to Shutdown ^[8]	t _{SHDN}		Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t _{ZH(SHDN)}	$R_L = 1k\Omega$, $C_L = 15pF$, SW = GND ^{[8][11]} (Figure 9)	Full	-	-	200	ns
Receiver Enable from Shutdown to Output Low	t _{ZL(SHDN)}	$R_L = 1k\Omega, C_L = 15pF,$ SW = $V_{CC}^{[8][11]}$ (Figure 9)	Full	-	-	200	ns

- 1. All currents in to device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 2. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 3. See Figure 11 for more information and for performance over temperature.
- 4. Applies to peak current. See Typical Performance Curves for more information.
- 5. Supply current specification is valid for loaded drivers when DE = 0V.
- 6. Limits established by characterization and are not production tested.
- 7. Keep $\overline{RE} = 0$ to prevent the device from entering SHDN.
- 8. Transceivers are put into shutdown by bringing \overline{RE} high and DE low. If the inputs are in this state for less than 60ns, the parts are ensured not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are ensured to have entered shutdown. See Low Current Shutdown Mode.
- 9. Keep \overline{RE} = V_{CC} , and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 10. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 11. Set the \overline{RE} signal high time >600ns to ensure that the device enters SHDN.

4. Test Circuits and Waveforms




Figure 3. Measurement of Driver Differential Output Voltage with Differential Load




Figure 4. Measurement of Driver Differential Output Voltage with Common-Mode Load





Figure 5. Measurement of Driver Propagation Delay and Differential Transition Times



Parameter	Output	RE	DI	sw	C _L (pF)
t _{HZ}	Y/Z	X	1/0	GND	15
t _{LZ}	Y/Z	Х	0/1	V_{CC}	15
t _{ZH}	Y/Z	0[7]	1/0	GND	100
t _{ZL}	Y/Z	0[7]	0/1	V_{CC}	100
t _{ZH(SHDN)}	Y/Z	1 ^[9]	1/0	GND	100
t _{ZL(SHDN)}	Y/Z	1 ^[9]	0/1	V _{CC}	100




Figure 6. Measurement of Driver Enable and Disable Times




Figure 7. Measurement of Driver Data Rate





Figure 8. Measurement of Receiver Propagation Delay and Data Rate



Parameter	DE	Α	sw
t _{HZ}	0	+1.5V	GND
t _{LZ}	0	-1.5V	V _{CC}
t _{ZH} ^[10]	0	+1.5V	GND
t _{ZL} ^[10]	0	-1.5V	V _{CC}
t _{ZH(SHDN)} ^[11]	0	+1.5V	GND
t _{ZL(SHDN)} ^[11]	0	-1.5V	V _{CC}




Figure 9. Measurement of Receiver Enable and Disable Times

5. Typical Performance Curves

V_{CC} = 5V, T_A = +25°C; Unless otherwise specified




Figure 10. Driver Output High and Low Voltages vs
Output Current




Figure 12. Driver Output Voltages vs Common-Mode Voltage




Figure 14. Driver Output Voltage vs Supply Voltage




Figure 11. Driver Differential Output Voltage vs Output
Current




Figure 13. Driver Differential Output Voltage vs
Temperature




Figure 15. Receiver Output Voltage vs Output Current

 V_{CC} = 5V, T_A = +25°C; Unless otherwise specified (Cont.)




Figure 16. Supply Current vs Data Rate (RAA788150, RAA788152)




Figure 17. Waveforms (RAA788150, RAA788152)




Figure 18. Supply Current vs Data Rate (RAA788153, RAA788155)




Figure 19. Waveforms (RAA788153, RAA788155)




Figure 20. Supply Current vs Data Rate (RAA788156, RAA788158)




Figure 21. Waveforms (RAA788156, RAA788158)

6. Device Description

6.1 Overview

The RAA788150, RAA788153, and RAA788156 are full-duplex RS-485 transceivers, and the RAA788152, RAA788155, and RAA788158 are half-duplex RS-485 transceivers. All transceivers feature a large output signal swing that is 60% higher than standard compliant transceivers. The devices are available in three speed grades suitable for data transmission up to 115kbps, 1Mbps, and 20Mbps.

Each transceiver has an active-high driver enable and an active-low receiver enable function. A shutdown current as low as 70nA can be accomplished by disabling both the driver and receiver for more than 600ns.

6.2 Functional Block Diagram




Figure 22. Block Diagram RAA788150, RAA788153, RAA788156




Figure 23. Block Diagram RAA788152, RAA788155, RAA788158

6.3 Operating Modes

6.3.1 Driver Operation

A logic high at the driver enable pin, DE, activates the driver and causes the differential driver outputs, Y and Z, to follow the logic states at the data input, DI.

A logic high at DI causes Y to turn high and Z to turn low. In this case, the differential output voltage, defined as $V_{OD} = V_Y - V_Z$, is positive. A logic low at DI reverses the output states reverse, turning Y low and Z high, therefore making V_{OD} negative.

A logic low at DE disables the driver, making Y and Z high-impedance. In this condition, the logic state at DI is irrelevant. To ensure the driver remains disabled after device power-up, Renesas recommends connecting DE through a $1k\Omega$ to $10k\Omega$ pull-down resistor to ground.

Outputs Inputs RE DE DI Υ Z **Function** Х Н Н Н L Actively drives bus high Н Χ Н L L Actively drives bus low Driver disabled, outputs high-impedance Т 1 Χ 7 7 Н ı Χ 7* 7* Shutdown mode: driver and receiver disabled for more than 600ns

Table 1. Driver Truth Table

Note: See Shutdown mode explanation in Low Current Shutdown Mode.

6.3.2 Receiver Operation

A logic low at the receiver enable pin, \overline{RE} , activates the receiver and causes its output, RO, to follow the bus voltage at the differential receiver inputs, A and B. Here, the bus voltage is defined as $V_{AB} = V_A - V_B$.

For $V_{AB} \ge -0.05V$, RO turns high, and for $V_{AB} \le -0.2V$, RO turns low. For input voltages between -50mV and -200mV, the state of RO is undetermined; therefore, it could be high or low.

A logic high at \overline{RE} disables the receiver, making RO high-impedance. In this condition, the polarity and magnitude of the input voltage is irrelevant. To ensure the receiver output remains high when the receiver is disabled, it is recommended to connect RO, using a $1k\Omega$ to $10k\Omega$ pull-up resistor to VCC.

To enable the receiver to immediately monitor the bus traffic after device power-up, connect \overline{RE} through a $1k\Omega$ to $10k\Omega$ pull-down resistor to ground.

Inputs		Outputs		
RE	DE	A – B	RO	Function
L	Х	V _{AB} ≥ -0.05V	Н	RO is data-driven high
L	Х	-0.05V > V _{AB} > -0.2V	Undetermined	Actively drives bus low
L	Х	V _{AB} ≤ -0.2V	L	RO is data-driven low
L	Х	Inputs Open/Shorted	Н	RO is failsafe-high
Н	Н	Х	Z	Receiver disabled, RO is high-impedance
Н	L	Х	Z*	Shutdown mode: driver and receiver disabled for more than 600ns

Table 2. Receiver Truth Table

Note: See Shutdown mode explanation in Low Current Shutdown Mode.

6.4 Device Features

6.4.1 Large Output Signal Swing

The RAA78815x family has a 60% larger differential output voltage swing than standard RS-485 transceivers. It delivers a minimum V_{OD} of 2.4V across a 54 Ω differential load, or 1.65V across a 15 Ω differential load. Figure 24 shows that the V_{OD} at 54 Ω is more than 50% higher than that of a standard transceiver.





Figure 24. V-I Characteristic of RAA78815x vs Standard RS-485 Transceiver



Device	R _{CM} (Ω)	1UL (Ω)	# UL	1/8UL (Ω)	# Devices on Bus
Std. RS-485	375	12k	32	96k	256
RAA78815x	188	12k	64	96k	512

Figure 25. Unit Load and Transceiver Drive of RAA78815x vs Standard RS-485 Transceiver

Figure 25 compares the maximum number of unit loads and bus transceivers when choosing an RAA78815x over a standard transceiver. The RS-485 standard specifies a minimum total common-mode load resistance of R_{CM} = 375 Ω between each signal conductor and ground. Because one unit load (1UL) is equivalent to 12k Ω , the total common-mode resistance of 375 Ω yields 12k Ω /375 Ω = 32ULs.

For an RAA78815x transceiver however, R_{CM} can be as small as 188 Ω , resulting in a total common-mode load of $12k\Omega/188\Omega = 64ULs$. This means the driver of an RAA78815x transceiver can drive up to 64 x 1UL transceivers or 512 x 1/8UL transceivers.

The advantages of such superior drive capability are as follows:

- Up to 900mV higher noise immunity (2.4V vs 1.5V V_{OD})
- Up to twice the maximum cable length of standard transceivers (~8000ft vs 4000ft)
- The design of star configurations or other multi-terminated nonstandard network topologies

6.4.2 Driver Overload Protection

The RS-485 specification requires drivers to survive worst case bus contentions undamaged. The RAA78815x transceivers meet this requirement through driver output short-circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate short-circuit current limiters that ensure that the output current never exceeds the RS-485 specification, even at the common-mode voltage range extremes.

In the event of a major short-circuit conditions, the devices also include a thermal shutdown feature that disables the drivers whenever the temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. The receivers stay operational during thermal shutdown.

6.4.3 Full-Failsafe Receiver

The differential receivers of the RAA78815x family are full-failsafe, meaning their outputs turn logic high when:

- The receiver inputs are open (floating) because of a faulty bus node connector
- The receiver inputs are shorted because of an insulation break of the bus cable
- The receiver input voltage is close to 0V because of a terminated bus not being actively driven

Full-failsafe switching is accomplished by offsetting the maximum receiver input threshold to -50mV. Figure 26 shows that, in addition to the threshold offset, the receiver also has an input hysteresis, ΔV_{TH} , of 20mV. The combination of offset and hysteresis allows the receiver to maintain its output high, even in the presence of 140mV_{P-P} differential noise, without the need for external failsafe biasing resistors.






Figure 26. Full-Failsafe Performance with High Noise Immunity

6.4.4 Low Current Shutdown Mode

The RAA78815x transceivers use a fraction of the power required by their bipolar counterparts, but also include a shutdown feature that reduces the already low quiescent I_{CC} to a 70nA trickle. These devices enter shutdown whenever the receiver and the driver are simultaneously disabled ($\overline{RE} = V_{CC}$ and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns ensures that the transceiver does not enter shutdown.

Note: The driver and receiver enable times increase when the transceiver enables from shutdown. See the footnotes, [1] to [11], in the Electrical Specifications.

6.4.5 Hot Plug Function

When the equipment powers up, there is a period of time where the controller driving the RS-485 enable lines is unable to ensure that the driver and receiver outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the RAA78815x devices incorporate a Hot Plug function. During power-up and power-down, the Hot Plug function disables the driver and receiver outputs regardless of the states of DE and $\overline{\text{RE}}$. When V_{CC} reaches ~3.4V, the enable pins are released. This gives the controller the chance to stabilize and drive the RS-485 enable lines to the proper states.

6.4.6 High EFT Immunity

The bus pins of the RAA78815x transceivers withstand ±5kV Electrical Fast Transient (EFT) immunity per IEC61000-4-4. During the EFT test, the EFT generator produces a burst of 75 fast transients that are capacitively coupled onto RS-485 data lines using a capacitive clamp (Figure 27).




Figure 27. Test Setup with Capacitive Clamp

Figure 28. EFT Test Timing

A burst period is 300ms and begins with 75 EFT pulses (t_{Burst}) followed by a break interval (Figure 28). Over a test time of 60 seconds minimum, multiple bursts are applied at a predefined repetition frequency of either 5kHz or

100kHz, therefore, unleashing a minimum of 15000 EFT pulses onto the data link. The RAA78815x transceivers have been tested with both repetition frequencies, 5kHz and 100kHz.

In the test setup, a complete RS-485 data link (driver, receiver and unshielded twisted pair cable) has been tested during data transmission. Afterwards, the devices were tested on an automatic test system (ATE) for parametric performance. The ATE pass criterion requires that a device shows no parametric shift at all.

All RAA78815x transceivers passed the EFT tests with ±5kV test voltage, the highest possible test voltage of an AXOS-5 test system, which places this transceiver family into the highest special test level category of the IEC61000-4-4 standard (Table 3, Test Level X).

Test Level	Test Voltage (kV)	Repetition Frequency (kHz)	Components Passing
1	0.25	5 and 100	RAA788150, RAA188152,
2	0.5	5 and 100	RAA788153, RAA188155, RAA788156, RAA188158
3	1	5 and 100	
4	2	5 and 100	
X	5	5 and 100	

Table 3. EFT Test Level Category for RAA78815x Transceivers


6.4.7 High ESD Protection

The bus pins of the RAA78815x transceivers have on-chip ESD protection against ±16.5kV HBM, ±9kV contact, and ±16.5kV air-discharge according to IEC61000-4-2. The difference between the HBM and IEC ESD ratings lies in the test severity, as both standards aim for different application environments.

HBM ESD ratings are component level ratings, used in semiconductor manufacturing in which component handling can cause ESD damage to a single device. Because component handling is performed in a controlled ESD environment, the ESD stress on a component is drastically reduced. These factors make the HBM test the less severe ESD test.

IEC ESD ratings are system level ratings. These are required in the uncontrolled field environment, where for example, a charged end-user can subject handheld equipment to ESD levels of more than 40kV by touching connector pins when plugging or unplugging cables.

The main differences between the HBM and the IEC 61000-4-2 standards are the number of strikes applied during testing and the generator models (Figure 29), which create differences in all the waveform rise times and peak currents (Figure 30).






Figure 29. Generator Models for HBM and IEC ESD Tests

Figure 30. Difference in Rise-time and Charge Currents between HBM and IEC ESD Transients

The IEC model has 50% higher charge capacitance (C_S) and 78% lower discharge resistance (R_D) than the HBM model, therefore producing shorter transient rise times and higher discharge currents. The ESD ratings of the

RAA78815x transceivers exceed test level 4 of the IEC61000-4-2 standard, which significantly increases equipment robustness.

7. Application Information

7.1 Network Design

Designing a reliable RS-485 network requires the consideration of a variety of factors that ultimately determine the network performance. These include network topology, cable type, data rate and/or cable length, stub length, distance between network nodes, and line termination.

The main difference between network designs is dictated by their modes of data exchange between bus nodes, which can be half-duplex or full-duplex (Figure 31 and Figure 32).




Figure 31. Half-Duplex Bus

Figure 32. Full-Duplex Bus

Half-duplex networks use only a single signal-pair of cables between one master node and multiple slave nodes, allowing the nodes to either transmit or receive data, but never both at the same time. This reduced cabling effort makes these networks well suited for covering long distances of up to several thousands of feet. To maintain high signal integrity, the applied data rates range from as low as 9.6kbps up to 115kbps. This requires transceivers with long driver output transition times, typically in the range of microseconds, to ensure low EMI in the presence of large cable inductances.

To prevent signal reflections of the bus lines, each cable end must be terminated with a resistor, R_T , and this value should match the characteristic cable impedance, Z_0 .

Full-duplex networks, on the other hand, aim for high data throughput. These networks use two signal-pairs to support the simultaneous transmitting and receiving of data. The signal pair denoted as the transmit path connects the driver output of the master node to the receiver inputs of multiple slave nodes. The other pair connects the driver outputs of the slave nodes with the receiver input of the master node.

Because the data flow in the transmit path is unidirectional, the transmit path requires only one termination at the remote cable end, opposite the master node. However, data flow in the receive path is bidirectional; therefore, it requires line termination at both cable ends. Typically, high data throughput also calls for higher data rates in the 1Mbps to 10Mbps range. As cable losses increase with frequency, most full-duplex networks are limited to shorter bus cable lengths of a few hundred feet to maintain signal integrity.

The following sections describe the parameters, previously mentioned, that impact network performance. This discussion applies to both half-and full-duplex network designs.

7.1.1 Cable Type

RS-485 networks use differential signaling over twisted pair cable. The conductors of a twisted pair are equally exposed to external noise. They pick up noise and other electromagnetically induced voltages as common-mode signals, which are effectively rejected by the differential receivers.

For best performance, use industrial RS-485 cables that are of the sheathed, shielded, twisted pair type, (STP), with a characteristic impedance of 120Ω and conductor sizes of 22 to 24 AWG (equivalent to diameters of 0.65mm and 0.51mm, respectively). They are available in single, two, and four signal-pair versions to accommodate the design of half- and full-duplex systems. Figure 33 shows the cross section and cable parameters of a typical UTP cable.




Figure 33. Single Pair STP Cable for RS-485 Applications

7.1.2 Cable Length vs Data Rate

RS-485 and RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. Devices operating at 20Mbps are limited to lengths less than 100ft, while the 115kbps versions can operate at full data rates with lengths of several 1000ft. **Note**: RAA78815x transceivers can cover almost twice the distance of standard compliant RS-485 transceivers.




Figure 34. Data Rate vs Cable Length Guidelines in Feet and Meters

7.1.3 Topologies and Stub Lengths

RS-485 recommends its nodes to be networked in daisy-chain or backbone topology. In these topologies, the participating drivers, receivers, and transceivers connect to a main cable trunk through "short" stubs. A stub being the actual electrical link between transceiver and cable trunk.




Figure 35. Stub Lengths in Daisy Chain (left) and Backbone (right) Topologies

Because daisy chaining brings the cable trunk much closer to the transceiver bus terminals than a backbone design, the stub lengths between the two topologies can differ significantly. To prevent the bus from being overloaded by line terminations, stubs are never terminated. A stub therefore, represents a piece of unterminated transmission line. To eliminate signal reflections on the stub line, you should keep its propagation delay below 1/5 of the driver output rise time, leading to the maximum stub length of:

(EQ. 1)
$$L_{Stub} = v \cdot c \cdot \frac{t_r}{5}$$

where

- c is the speed of light (m/s)
- v is the signal velocity in the cable, expressed as a factor of c
- t_r is the rise time of the driver output (ns)

Applying Equation 1 to the RAA78815x transceivers assuming a velocity of 78%, results in the maximum stub lengths associated with the corresponding transceivers, as shown in Table 4.

Device Data Rate (Mbps) Rise Time (ns) **Maximum Stub Length** RAA788150, RAA788152 0.115 1100 168ft (51m) RAA788153, RAA788155 1 150 23ft (7m) RAA788156, RAA788158 20 8 1.2ft (0.36m)

Table 4. Stub Length as Function of Driver Rise Time

Table 4 proves that transceivers with long driver rise times are well suited for applications requiring long stub lengths and low radiated emission in the presence of increased stub inductance.

7.1.4 Minimum Distance between Nodes

The electrical characteristics of the RS-485 bus are primarily defined by the distributed inductance and capacitance along the bus cable and printed circuit board traces. Adding capacitance to the bus in the form of transceivers and connectors lowers the line impedance and causes impedance mismatches at the loaded bus section.

Input signals arriving at these mismatches are partially reflected back to the signal source, distorting the driver output signal. Ensuring a valid receiver input voltage during the first signal transition from a driver output anywhere on the bus, requires the bus impedance at the mismatches to be $Z_{load} \ge 0.4Z_{nom}$ or $0.4 \times 120\Omega = 48\Omega$. This can be achieved by maintaining a minimum distance between bus nodes of:



(EQ. 2)
$$D_{min} \ge \frac{C_L}{5.25 \cdot C_C}$$

where

- C_L is the lumped load capacitance
- C_C is the distributed cable or PCB trace capacitance per unit length.

Figure 36 shows the relationship for the minimum node spacing as a function of C_C and C_L graphically. Load capacitance includes contributions from the line circuit bus pins, connector contacts, printed circuit board traces, protection devices, and any other physical connections to the trunk line as long as the distance from the bus to the transceiver, known as the stub, is electrically short.

Putting some values to the individual capacitance contributions: 5V transceivers typically possess a capacitance of 7pF, while 3V transceivers have about twice that capacitance at 16pF. Board traces add about 1.3 to 2pF/in depending on their construction.

Connector and suppression device capacitance can vary widely. Media distributed capacitance ranges from 11pF/ft for low capacitance, unshielded, twisted-pair cable up to 22pF/ft for backplanes.




Figure 36. Minimum Distance between Bus Nodes as Function of Cable and Load Capacitance

7.1.5 Failsafe Biasing Termination

As mentioned in Full-Failsafe Receiver, the RAA78815x transceivers are full-failsafe and capable of tolerating up to 140mV_{P-P} of differential noise on a passive bus without needing external failsafe biasing.

However, in harsh industrial environments, such as the factor floors in industrial automation, the differential noise can reach levels of more than $1V_{P-P}$. In this case, external fail-safe biasing at the network line terminations is strongly recommended. Here the termination resistors R_T connect through the biasing resistors R_B to the supply rails VCC and GND.

Short data links (<100m) only require a single failsafe termination at one cable end, while the other end is terminated with the cable characteristic impedance Z_0 (Figure 37, left circuit).




Figure 37. Failsafe Biasing of Short (<100m) and Long (>100m) Data Links

The corresponding resistor values are calculated with Equation 3 to Equation 5.

(EQ. 3)
$$R_B = \frac{V_S/V_{AB} + 1}{0.036}$$

(EQ. 4)
$$R_{T2} = \frac{R_B \cdot 120\Omega}{R_B - 60\Omega}$$

(EQ. 5)
$$R_{T1} = 120\Omega$$

Longer data links (>100m) require two identical failsafe basing networks, one at each cable end, to minimize the differential voltage drop along the bus (Figure 37, right circuit). The resistor values are calculated using Equation 6 and Equation 7:

(EQ. 6)
$$R_B = \frac{2V_S/V_{AB} + 1}{0.036}$$

(EQ. 7)
$$R_T = \frac{R_B \cdot 120\Omega}{R_B - 60\Omega}$$

Equation 3 to Equation 7 apply to the multi-driver applications of half- and full-duplex networks. For single driver applications, the values of R_B and R_T are calculated using Equation 8 and Equation 9.




Figure 38. Failsafe Biasing of a Single-Driver Network

(EQ. 8)
$$R_B = 60\Omega \cdot \frac{V_S}{V_{AB}}$$

(EQ. 9)
$$R_T = \frac{R_B \cdot 120\Omega}{R_B - 60\Omega}$$

For more details on failsafe biasing, see TB509.

7.2 Transient Protection

Although the RAA78815x transceivers have on-chip transient protection circuitry against bursts of Electrical Fast Transients (EFT) and Electrostatic Discharge (ESD), they are vulnerable to surge transients. Surge transients can be caused by lightning strikes or the switching of power systems including load changes and short circuits. Their energy content is up to 8 million times higher than that of ESD transients and therefore, requires the addition of external transient protection.


Because standard RS-485 transceivers have asymmetric stand-off voltages of -9V and +14V, external protection requires a bidirectional Transient Voltage Suppressor (TVS) with asymmetric breakdown voltages. The only device satisfying this requirement is the 400W TVS, SM712.

The SM712 operates across the asymmetrical common-mode voltage range from -7V to +12V. The device protects transceivers against ESD, EFT, and surge transients up to the following levels:

- IEC61000-4-2 (ESD) +15kV (air), +8kV (contact)
- IEC61000-4-4 (EFT) 40A (5/50ns)
- IEC61000-4-5 (Lightning) 12A (8/20µs)

Because the transceiver on-chip protection and the SM712 have a similar switching characteristics, series resistors (R_S) are used to prevent the two protection schemes from interacting with one another.

These resistors can be carbon composite or pulse-proof thick-film resistors which should be inserted between the TVS and the transceiver bus terminals to limit the bus currents into the transceiver during a surge event. Their value should be equal to or less than 20Ω to minimize the attenuation of the bus voltage during normal operation. Figure 39 shows the schematic of a 1kV surge protection example for the RAA788152 and its bill of materials.



Name	Function	Order No.	Vendor
XCVR	5V, 115kbps transceiver	RAA788152	Renesas
TVS	400W (8,20µs), bidirectional TVS	SM712.TCT	Semtech
RS	10Ω, 0.2W, pulse- proof thick-film resistor	CRCW0603- HP e3 series	Vishay

Figure 39. IEC61000-4-5 Level 2 (1kV) Surge Protection and Associated Bill of Materials

For more information on transient protection, see AN1976, AN1977, AN1978, and AN1979 at the Renesas website.

7.3 Layout Guidelines

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3MHz to 3GHz, high-frequency layout techniques must be applied during PCB design.

- 1. For your PCB design to be successful, start with the design of the protection circuit in mind.
- 2. Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- 3. Use VCC and ground planes to provide low-inductance. High-frequency currents follow the path of least inductance and not the path of least impedance.
- 4. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 5. Apply 100nF to 220nF bypass capacitors as close as possible to the VCC pins of the transceiver, UART, and controller ICs on the board.
- 6. Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize the effective via-inductance.
- 7. Use $1k\Omega$ to $10k\Omega$ pull-up/down resistors for the transceiver enable lines to limit noise currents into these lines during transient events.
- 8. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.

7.3.1 Layout Example




Figure 40. RAA788152 Layout Example


8. Package Outline Drawings


For the most recent package outline drawing, see M8.15.


M8.15


8 Lead Narrow Body Small Outline Plastic Package

Rev 5, 4/2021









TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.


For the most recent package outline drawing, see M8.118.


M8.118


8 Lead Mini Small Outline Plastic Package


Rev 5, 5/2021











TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.


For the most recent package outline drawing, see M10.118.


M10.118

10 Lead Mini Small Outline Plastic Package


Rev 2, 5/2021














TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-BA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.


For the most recent package outline drawing, see M14.15.

M14.15


14 Lead Narrow Body Small Outline Plastic Package


Rev 2, 6/20






TOP VIEW







- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 indentifier may be either a mold or mark feature.
- Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.

9. Ordering Information

Part Number ^{[1][2]}	Part Marking	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type (Units) ^[3]	Temp. Range
RAA7881502GSP#AB0	RAA788 1502GSP	14 Ld SOIC	M14.15	Tube	-40 to +85°C
RAA7881502GSP#HB0				Reel, 2.5k	
RAA7881502GSU#AB0	81502	10 Ld MSOP	M10.118	Tube	
RAA7881502GSU#HB0				Reel, 2.5k	
RAA7881522GSP#AB0	7881522	8 Ld SOIC	M8.15	Tube	
RAA7881522GSP#HB0				Reel, 2.5k	
RAA7881522GSU#AB0	81522	8 Ld MSOP	M8.118	Tube	
RAA7881522GSU#HB0				Reel, 2.5k	
RAA7881532GSP#AB0	RAA788 1532GSP	14 Ld SOIC	M14.15	Tube	
RAA7881532GSP#HB0				Reel, 2.5k	
RAA7881532GSU#AB0	81532	10 Ld MSOP	M10.118	Tube	
RAA7881532GSU#HB0				Reel, 2.5k	
RAA7881552GSP#AB0	7881552	8 Ld SOIC	M8.15	Tube	
RAA7881552GSP#HB0				Reel, 2.5k	
RAA7881552GSU#AB0	81552	8 Ld MSOP	M8.118	Tube	
RAA7881552GSU#HB0				Reel, 2.5k	
RAA7881562GSP#AB0	RAA788 1562GSP	14 Ld SOIC	M14.15	Tube	
RAA7881562GSP#HB0				Reel, 2.5k	
RAA7881562GSU#AB0	81562	10 Ld MSOP	M10.118	Tube	
RAA7881562GSU#HB0				Reel, 2.5k	
RAA7881582GSP#AB0	7881582	8 Ld SOIC	M8.15	Tube	
RAA7881582GSP#HB0				Reel, 2.5k	
RAA7881582GSU#AB0	81582	8 Ld MSOP	M8.118	Tube	
RAA7881582GSU#HB0				Reel, 2.5k	

These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100%
matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering
operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.

^{2.} For Moisture Sensitivity Level (MSL), see the Product Options on the RAA788150, RAA788152, RAA788153, RAA788155, RAA788156, and RAA788158 product pages (click the packaging icon). For more information about MSL, see TB363.

^{3.} See TB347 for details about reel specifications.

Table 5. Key Differences of Device Features

Part Number	Duplex	Data Rate (Mbps)	Rise/Fall Time (ns)	Bus EFT (kV)	Bus ESD (kV)	Pin Count
RAA788150	Full	0.115	1100	±5	±10	10, 14
RAA788152	Half	0.115	1100	±5	±16	8
RAA788153	Full	1	150	±5	±10	10, 14
RAA788155	Half	1	150	±5	±16	8
RAA788156	Full	20	8	±5	±10	10, 14
RAA788158	Half	20	8	±5	±16	8

10. Revision History

Revision	Date	Description
1.02	Aug 19, 2021	Updated Figure 34. Updated Ordering Information table.
1.01	Aug 5, 2021	Updated Figures 16, 18, and 20. Updated Note 2 in the ordering information table.
1.00	Jun 15, 2021	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-485 Interface IC category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

LTC1483CN8 LTC1482CN8 SN75976A1MDGGREP SN65HVD24DR SN65HVD70DR SN65HVD1477DGKR SN65HVD1477DGK LTC1685CS8#PBF MAX14770EESA+T LTC486CN#PBF THVD1500DR LTC488CSW#PBF LTC2876HMS8E#PBF LTC485CS8#PBF THVD1550DR LTC1487CN8#PBF LTC489CSW#PBF LTC1485CN8#PBF LTC2861IDE#PBF LTC1686IS8#PBF LTC488CN#PBF LTC1480IN8#PBF ADM3066EARMZ ADM3095EBRZ LTC487IN#PBF LTC1482CMS8#PBF LTC488IN#PBF LTC486IN#PBF LTC1481IN8#PBF ADM3063EARZ ADM3064EARZ-R7 ADM3064EARZ ADM3065ETRMZ-EP ADM3066EBRMZ-R7 ADM3066ETRMZ-EP ADM3095EARZ LTC1687IS#PBF LTC1483IS8#PBF LTC1686CS8#PBF LTC1481CS8#PBF LTC1482CN8#PBF LTC1482CS8#TRPBF LTC2877HDD#PBF LTC485CN8#PBF SP488CS MAX3443ECPA+ LTC1484CN8#PBF LTC1482CN8#PBF LTC1483IN8#PBF LTC1483IS8