RENESAS

RMLV0816BGBG - 4S2

8Mb Advanced LPSRAM (512k word × 16bit)

Description

The RMLV0816BGBG is a family of 8-Mbit static RAMs organized 524,288-word × 16-bit, fabricated by Renesas's high-performance Advanced LPSRAM technologies. The RMLV0816BGBG has realized higher density, higher performance and low power consumption. The RMLV0816BGBG offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is offered in 48-ball fine pitch ball grid array.

Features

- Single 3V supply: 2.4V to 3.6V
- Access time:
  — Power supply voltage from 2.7V to 3.6V: 45ns (max.)
  — Power supply voltage from 2.4V to 2.7V: 55ns (max.)
- Current consumption:
  — Standby: 0.45µA (typ.)
- Equal access and cycle times
- Common data input and output
  — Three state output
- Directly TTL compatible
  — All inputs and outputs
- Battery backup operation

Part Name Information

Part Name	Power supply	Access time	Temperature Range	Package
RMLV0816BGBG-4S2	2.7V to 3.6V	45 ns	-40 ~ +85°C	48-ball FBGA with 0.75mm ball pitch
	2.4V to 2.7V	55 ns		

Pin Arrangement

48-ball FBGA (TOP VIEW)

Pin Description

Pin name	Function
V_{CC}	Power supply
V_{SS}	Ground
A0 to A18	Address input
DQ0 to DQ15	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
OE#	Output enable
WE#	Write enable
LB#	Lower byte select
UB#	Upper byte select
NC	No connection

Block Diagram

Operation Table

CS1#	CS2	WE#	OE#	UB#	LB#	DQ0 to DQ7	DQ8 to DQ15	Operation
H	X	X	X	X	X	High-Z	High-Z	Standby
X	L	X	X	X	X	High-Z	High-Z	Standby
X	X	X	X	H	H	High-Z	High-Z	Standby
L	H	H	L	L	L	Dout	Dout	Read
L	H	H	L	H	L	Dout	High-Z	Lower byte read
L	H	H	L	L	H	High-Z	Dout	Upper byte read
L	H	L	X	L	L	Din	Din	Write
L	H	L	X	H	L	Din	High-Z	Lower byte write
L	H	L	X	L	H	High-Z	Din	Upper byte write
L	H	H	H	X	X	High-Z	High-Z	Output disable

Note 1.   H: V_{IH} L: V_{IL} X: V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	unit
Power supply voltage relative to V_{SS}	V_{CC}	-0.5 to +4.6	V
Terminal voltage on any pin relative to V_{SS}	V_T	-0.5[*2] to V_{CC}+0.3[*3]	V
Power dissipation	P_T	0.7	W
Operation temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Note 2. -3.0V for pulse ≤ 30ns (full width at half maximum)

3. Maximum voltage is +4.6V.

DC Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Supply voltage	V_{CC}	2.4	3.0	3.6	V		
	V_{SS}	0	0	0	V		
Input high voltage	V_{IH}	2.0	—	V_{CC}+0.2	V	Vcc=2.4V to 2.7V	
		2.2	—	V_{CC}+0.2	V	Vcc=2.7V to 3.6V	
Input low voltage	V_{IL}	-0.2	—	0.4	V	Vcc=2.4V to 2.7V	4
		-0.2	—	0.6	V	Vcc=2.7V to 3.6V	4
Ambient temperature range	Ta	-40	—	+85	°C		

Note 4. -3.0V for pulse ≤ 30ns (full width at half maximum)

DC Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	
Input leakage current	$\lvert I_{LI} \rvert$	—	—	1	µA	Vin = V_{SS} to V_{CC}	
Output leakage current	$\lvert I_{LO} \rvert$	—	—	1	µA	CS1# = V_{IH} or CS2 = V_{IL} or OE# = V_{IH} or WE# = V_{IL} or LB# = UB# = V_{IH}, $V_{I/O}$ = V_{SS} to V_{CC}	
Average operating current	I_{CC1}	—	20[*5]	25	mA	Cycle = 55ns, duty =100%, $I_{I/O}$ = 0mA, CS1# = V_{IL}, CS2 = V_{IH}, Others = V_{IH}/V_{IL}	
		—	25[*5]	30	mA	Cycle = 45ns, duty =100%, $I_{I/O}$ = 0mA, CS1# = V_{IL}, CS2 = V_{IH}, Others = V_{IH}/V_{IL}	
	I_{CC2}	—	1.5[*5]	3	mA	Cycle = 1µs, duty =100%, $I_{I/O}$ = 0mA, CS1# ≤ 0.2V, CS2 ≥ V_{CC}-0.2V, V_{IH} ≥ V_{CC}-0.2V, V_{IL} ≤ 0.2V	
Standby current	I_{SB}	—	—	0.3	mA	CS2 = V_{IL}, Others = V_{SS} to V_{CC}	
Standby current	I_{SB1}	—	0.45[*5]	2	µA	~+25°C	Vin = V_{SS} to V_{CC}, (1) CS2 ≤ 0.2V or (2) CS1# ≥ V_{CC}-0.2V, CS2 ≥ V_{CC}-0.2V or (3) LB# = UB# ≥ V_{CC}-0.2V, CS1# ≤ 0.2V, CS2 ≥ V_{CC}-0.2V
		—	0.6[*6]	4	µA	~+40°C	
		—	—	7	µA	~+70°C	
		—	—	10	µA	~+85°C	
Output high voltage	V_{OH}	2.4	—	—	V	I_{OH} = -1mA, Vcc≥2.7V	
	V_{OH2}	2.0	—	—	V	I_{OH} = -0.1mA	
Output low voltage	V_{OL}	—	—	0.4	V	I_{OL} = 2mA, Vcc≥2.7V	
	V_{OL2}	—	—	0.4	V	I_{OL} = 0.1mA	

Note 5. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25ºC), and not 100% tested.

Note 6. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40ºC), and not 100% tested.

Capacitance

(Ta =25°C, f =1MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Input capacitance	C_{in}	—	—	8	pF	Vin =0V	7
Input / output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O}$ =0V	7

Note   7. This parameter is sampled and not 100% tested.

AC Characteristics

Test Conditions (Vcc = 2.4V ~ 3.6V, Ta = -40 ~ +85°C)

- Input pulse levels:
  $V_{IL} = 0.4V$, $V_{IH} = 2.4V$ (Vcc=2.7V to 3.6V)
  $V_{IL} = 0.4V$, $V_{IH} = 2.2V$ (Vcc=2.4V to 2.7V)
- Input rise and fall time: 5ns
- Input and output timing reference level: 1.4V
- Output load: See figures (Including scope and jig)

1.4V

R_L = 500 ohm

DQ

C_L = 30 pF

Read Cycle

Parameter	Symbol	Vcc=2.7V to 3.6V		Vcc=2.4V to 2.7V		Unit	Note
		Min.	Max.	Min.	Max.		
Read cycle time	t_{RC}	45	—	55	—	ns	
Address access time	t_{AA}	—	45	—	55	ns	
Chip select access time	t_{ACS1}	—	45	—	55	ns	
	t_{ACS2}	—	45	—	55	ns	
Output enable to output valid	t_{OE}	—	22	—	30	ns	
Output hold from address change	t_{OH}	10	—	10	—	ns	
LB#, UB# access time	t_{BA}	—	45	—	55	ns	
Chip select to output in low-Z	t_{CLZ1}	10	—	10	—	ns	8,9
	t_{CLZ2}	10	—	10	—	ns	8,9
LB#, UB# enable to low-Z	t_{BLZ}	5	—	5	—	ns	8,9
Output enable to output in low-Z	t_{OLZ}	5	—	5	—	ns	8,9
Chip deselect to output in high-Z	t_{CHZ1}	0	18	0	20	ns	8,9,10
	t_{CHZ2}	0	18	0	20	ns	8,9,10
LB#, UB# disable to high-Z	t_{BHZ}	0	18	0	20	ns	8,9,10
Output disable to output in high-Z	t_{OHZ}	0	18	0	20	ns	8,9,10

Note   8. This parameter is sampled and not 100% tested.

9. At any given temperature and voltage condition, t_{CHZ1} max is less than t_{CLZ1} min, t_{CHZ2} max is less than t_{CLZ2} min, t_{BHZ} max is less than t_{BLZ} min, and t_{OHZ} max is less than t_{OLZ} min, for any device.

10. t_{CHZ1}, t_{CHZ2}, t_{BHZ} and t_{OHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

RENESAS

Write Cycle

Parameter	Symbol	Vcc=2.7V to 3.6V		Vcc=2.4V to 2.7V		Unit	Note
		Min.	Max.	Min.	Max.		
Write cycle time	t_{WC}	45	—	55	—	ns	
Address valid to write end	t_{AW}	35	—	50	—	ns	
Chip select to write end	t_{CW}	35	—	50	—	ns	
Write pulse width	t_{WP}	35	—	40	—	ns	11
LB#,UB# valid to write end	t_{BW}	35	—	50	—	ns	
Address setup time to write start	t_{AS}	0	—	0	—	ns	
Write recovery time from write end	t_{WR}	0	—	0	—	ns	
Data to write time overlap	t_{DW}	25	—	25	—	ns	
Data hold from write end	t_{DH}	0	—	0	—	ns	
Output enable from write end	t_{OW}	5	—	5	—	ns	12
Output disable to output in high-Z	t_{OHZ}	0	18	0	20	ns	12,13
Write to output in high-Z	t_{WHZ}	0	18	0	20	ns	12,13

Note 11. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

12. This parameter is sampled and not 100% tested.

13. t_{OHZ} and t_{WHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

# Timing Waveforms

Read Cycle

Note 14. t_{CHZ1}, t_{CHZ2}, t_{BHZ} and t_{OHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

15. This parameter is sampled and not 100% tested

16. At any given temperature and voltage condition, t_{CHZ1} max is less than t_{CLZ1} min, t_{CHZ2} max is less than t_{CLZ2} min, t_{BHZ} max is less than t_{BLZ} min, and t_{OHZ} max is less than t_{OLZ} min, for any device.

Write Cycle (1) (WE# CLOCK, OE#="H" while writing)

Note 17. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

18. t_{OHZ} and t_{WHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

19. This parameter is sampled and not 100% tested

20. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.

## Write Cycle (2) (WE# CLOCK, OE# Low Fixed)

Note 21. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

22. t_{WHZ} is defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

23. This parameter is sampled and not 100% tested.

24. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.

Write Cycle (3) (CS1#, CS2 CLOCK)

Note 25. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

Write Cycle (4) (LB#, UB# CLOCK)

Note 26. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

Low V$_{CC}$ Data Retention Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions[29]	
V$_{CC}$ for data retention	V$_{DR}$	1.5	—	3.6	V	Vin ≥ 0V, (1) CS2 ≤ 0.2V 　　or (2) CS1# ≥ V$_{CC}$-0.2V, CS2 ≥ V$_{CC}$-0.2V 　　or (3) LB# = UB# ≥ V$_{CC}$-0.2V, 　　　CS1# ≤ 0.2V, CS2 ≥ V$_{CC}$-0.2V	
Data retention current	I$_{CCDR}$	—	0.45[27]	2	μA	~+25°C	V$_{CC}$ = 3.0V, Vin ≥ 0V, (1) CS2 ≤ 0.2V 　　or (2) CS1# ≥ V$_{CC}$-0.2V, 　　　CS2 ≥ V$_{CC}$-0.2V 　　or (3) LB# = UB# ≥ V$_{CC}$-0.2V, 　　　CS1# ≤ 0.2V, 　　　CS2 ≥ V$_{CC}$-0.2V
		—	0.6[28]	4	μA	~+40°C	
		—	—	7	μA	~+70°C	
		—	—	10	μA	~+85°C	
Chip deselect time to data retention	t$_{CDR}$	0	—	—	ns	See retention waveform.	
Operation recovery time	t$_R$	5	—	—	ms		

Note 27. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25ºC), and not 100% tested.

28. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40ºC), and not 100% tested.

29. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB# buffer, UB# buffer and DQ buffer. If CS2 controls data retention mode, Vin levels (address, WE#, CS1#, OE#, LB#, UB#, DQ) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V$_{CC}$-0.2V or CS2 ≤ 0.2V. The other inputs levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high-impedance state.

**Low Vcc Data Retention Timing Waveforms (CS1# controlled)**

CS1# Controlled

V_{CC}

2.4V   2.4V

t_{CDR} t_R

2.0V V_{DR} 2.0V

CS1# ≥ V_{CC} - 0.2V

CS1#

Low Vcc Data Retention Timing Waveforms (CS2 controlled)

CS2 Controlled

V_{CC}

2.4V   2.4V

CS2 t_{CDR} t_R

0.4V V_{DR} 0.4V

CS2 ≤ 0.2V

Low Vcc Data Retention Timing Waveforms (LB#,UB# controlled)

LB#,UB# Controlled

V_{CC}

2.4V   2.4V

t_{CDR} t_R

2.0V V_{DR} 2.0V

LB#,UB# ≥ V_{CC} - 0.2V

LB#,UB#

Rev.	Date	Page	Description	
			Summary	
1.00	2014.11.28	—	First Edition issued	
2.00	2015.06.26	P.1, 4	Standby current I_{SB1} : 25°C 0.6µA ->0.45µA (typ.), 40°C 2µA ->0.6µA (typ.)	
		P.4	Average operating current I_{CC2} : 25°C 2mA ->1.5mA (typ.)	
		P.12	Data retention current I_{CCDR} : 25°C 0.6µA ->0.45µA (typ.), 40°C 2µA ->0.6µA (typ.)	
2.01	2020.02.20	Last page	Updated the Notice to the latest version	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM *category:*

Click to view products by Renesas *manufacturer:*

Other Similar products are found below :

CY6116A-35DMB CY7C1049GN-10VXI CY7C1461KV33-133AXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1460KV25-200BZI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4121KV13-600FCXC GS882Z18CD-150I IS66WVC2M16ECLL-7010BLI 7140LA35PDG CY7C1380KV33-250AXC AS6C8016-55BINTR CY7C1370KV33-250AXC CY7C1370KVE33-167AXI 7140LA100PDG AS7C34096B-10TIN AS6C8016-55TIN IS62WV25616EALL-55TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1460KV25-167BZXI CY7C1315KV18-333BZXC CY7C1370KV25-200AXC 71421LA55JI8 CY62158G30-45ZSXI CY62157G30-45ZSXI RMLV3216AGSD-5S2#AA0 CY62187G30-55BAXI CY62157G30-45ZXI IS61VVPS102436B-200B3LI IS66WVC2M16EALL-7010BLI IS66WVE4M16EALL-70BLI-TR