

# RMWV3216A Series

32Mb Advanced LPSRAM (2M word × 16bit)

R10DS0259EJ0101 Rev.1.01 2020.02.20

## **Description**

The RMWV3216A Series is a family of 32-Mbit static RAMs organized 2,097,152-word × 16-bit, fabricated by Renesas's high-performance Advanced LPSRAM technologies. The RMWV3216A Series has realized higher density, higher performance and low power consumption. The RMWV3216A Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is offered in 48-ball fine pitch ball grid array.

#### **Features**

Single 3V supply: 2.7V to 3.6V
Access time: 55ns (max.)
Current consumption:

— Standby: 1.0μA (typ.)

• Common data input and output

Three state outputDirectly TTL compatible


— All inputs and outputs

• Battery backup operation

#### **Part Name Information**

Part Name	Access time	Temperature Range	Package
RMWV3216AGBG-5S2	55 ns	-40 ~ +85°C	48-ball FBGA with 0.75mm ball pitch

# **Pin Arrangement**




48-ball FBGA (TOP VIEW)

# **Pin Description**

Pin name	Function
Vcc	Power supply
V <sub>SS</sub>	Ground
A0 to A20	Address input
DQ0 to DQ15	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
OE#	Output enable
WE#	Write enable
LB#	Lower byte select
UB#	Upper byte select
NC	No connection

## **Block Diagram**



# **Operation Table**

CS1#	CS2	WE#	OE#	UB#	LB#	DQ0~7	DQ8~15	Operation
Н	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	Stand-by
Х	L	Х	Х	Х	Х	High-Z	High-Z	Stand-by
Х	Χ	Х	Х	Н	Н	High-Z	High-Z	Stand-by
L	Н	Н	L	L	L	Dout	Dout	Read read
L	Н	Н	L	Н	L	Dout	High-Z	Read in lower byte
L	Η	Н	L	L	Н	High-Z	Dout	Read in upper byte
L	Η	L	Х	L	L	Din	Din	Write
L	Н	L	Х	Н	L	Din	High-Z	Write in lower byte
Ĺ	Н	L	Х	Ĺ	Н	High-Z	Din	Write in upper byte
L	Н	Н	Н	Х	Х	High-Z	High-Z	Output disable

Note 1. H:  $V_{IH}$  L: $V_{IL}$  X:  $V_{IH}$  or  $V_{IL}$ 

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6	V
Terminal voltage on any pin relative to Vss	VT	-0.5*2 to Vcc+0.3*3	V
Power dissipation	PT	0.7	W
Operation temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Note 2. -2.0V for pulse ≤ 30ns (full width at half maximum)

3. Maximum voltage is +4.6V.

## **DC Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Supply voltage	Vcc	2.7	3.0	3.6	V	
	Vss	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> +0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	_	0.6	V	4
Ambient temperature range	Та	-40	_	+85	°C	

Note 4. -2.0V for pulse  $\leq 30$ ns (full width at half maximum)

#### **DC Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit		Test conditions	
Input leakage current	I <sub>LI</sub>	_	_	1	μА	Vin = V <sub>SS</sub> to V <sub>CC</sub>		
Output leakage current	<b>I</b> LO	1	_	1	μΑ	CS1# = $V_{IH}$ or CS2 = $V_{IL}$ or OE# = $V_{IH}$ or WE# = $V_{IL}$ or LB# = UB# = $V_{IH}$ , $V_{I/O}$ = $V_{SS}$ to $V_{CC}$		
Average operating current	Icc1	ı	25 <sup>*5</sup>	30	mA	Cycle = 55ns, duty =100%, I <sub>I/O</sub> = 0mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>		
	lcc2	ı	2*5	4	mA	Cycle = 1 $\mu$ s, duty =100%, $I_{I/O}$ = 0mA, CS1# $\leq$ 0.2V, CS2 $\geq$ V <sub>CC</sub> -0.2V, VIH $\geq$ V <sub>CC</sub> -0.2V, VIL $\leq$ 0.2V		
Standby current	I <sub>SB</sub>	_	_	0.3	mA	CS2 = VII	L, Others = Vss to Vcc	
Standby current		ı	1.0 <sup>*5</sup>	6	μΑ	~+25°C	Vin = V <sub>SS</sub> to V <sub>CC</sub> ,	
	laa.	ı	1.6 <sup>*6</sup>	12	μΑ	~+40°C	(1) CS2 ≤ 0.2V or (2) CS1# ≥ V <sub>CC</sub> -0.2V,	
	I <sub>SB1</sub>	ı	5* <sup>7</sup>	24	μΑ	~+70°C	$CS2 \ge V_{CC}-0.2V$ or (3) LB# = UB# $\ge V_{CC}-0.2V$ ,	
		- 1	10 <sup>*8</sup>	32	μΑ	~+85°C	CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V	
Output high voltage	Vон	2.4	_	_	V	I <sub>OH</sub> = -1m	A	
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2mA	<u> </u>	

Note 5. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested.

- 6. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40°C), and not 100% tested.
- 7. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=70°C), and not 100% tested.
- 8. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=85°C), and not 100% tested.

## Capacitance

 $(Ta = 25^{\circ}C, f = 1MHz)$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Input capacitance	C in	_	_	10	pF	Vin =0V	9
Input / output capacitance	C 1/O	_	_	10	pF	V <sub>I/O</sub> =0V	9

Note 9. This parameter is sampled and not 100% tested.

## **AC Characteristics**

Test Conditions (Vcc =  $2.7V \sim 3.6V$ , Ta =  $-40 \sim +85$ °C)


• Input pulse levels:

$$V_{IL} = 0.4V, V_{IH} = 2.4V$$

• Input rise and fall time: 5ns

• Input and output timing reference level: 1.4V

• Output load: See figures (Including scope and jig)



## **Read Cycle**

Parameter	Symbol	Min.	Max.	Unit	Note
Read cycle time	t <sub>RC</sub>	55		ns	
Address access time	taa	_	55	ns	
Chin coloct access time	t <sub>ACS1</sub>	_	45	ns	
Chip select access time	t <sub>ACS2</sub>	_	45	ns	
Output enable to output valid	toe	_	22	ns	
Output hold from address change	toн	10	_	ns	
LB#, UB# access time	t <sub>BA</sub>	_	45	ns	
Chin calcut to autout in law 7	t <sub>CLZ1</sub>	10	_	ns	10,11
Chip select to output in low-Z	t <sub>CLZ2</sub>	10	_	ns	10,11
LB#, UB# enable to low-Z	t <sub>BLZ</sub>	5	_	ns	10,11
Output enable to output in low-Z	toLz	5	_	ns	10,11
Chin decalest to subsuit in high 7	t <sub>CHZ1</sub>	0	18	ns	10,11,12
Chip deselect to output in high-Z	t <sub>CHZ2</sub>	0	18	ns	10,11,12
LB#, UB# disable to high-Z	t <sub>BHZ</sub>	0	18	ns	10,11,12
Output disable to output in high-Z	tонz	0	18	ns	10,11,12

Note 10. This parameter is sampled and not 100% tested.

- 11. At any given temperature and voltage condition,  $t_{CHZ1}$  max is less than  $t_{CLZ1}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{BHZ}$  max is less than  $t_{CLZ2}$  min, and  $t_{CHZ2}$  min, and  $t_{CHZ2}$  min, for any device.
- 12. t<sub>CHZ1</sub>, t<sub>CHZ2</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

## **Write Cycle**

Parameter	Symbol	Min.	Max.	Unit	Note
Write cycle time	twc	55	_	ns	
Address valid to write end	t <sub>AW</sub>	35	_	ns	
Chip select to write end	tcw	35	_	ns	
Write pulse width	twp	35	_	ns	13
LB#,UB# valid to write end	t <sub>BW</sub>	35	_	ns	
Address setup time to write start	tas	0	_	ns	
Write recovery time from write end	twR	0	_	ns	
Data to write time overlap	t <sub>DW</sub>	25	_	ns	
Data hold from write end	t <sub>DH</sub>	0	_	ns	
Output enable from write end tow		5	_	ns	13
Output disable to output in high-Z	Output disable to output in high-Z toHz		18	ns	14,15
Write to output in high-Z	twnz	0	18	ns	14,15

Note 13. twp is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.


A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

- 14. This parameter is sampled and not 100% tested.
- 15. t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

## **Timing Waveforms**


#### **Read Cycle**



Note 16. t<sub>CHZ1</sub>, t<sub>CHZ2</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

- 17. This parameter is sampled and not 100% tested.
- 18. At any given temperature and voltage condition,  $t_{CHZ1}$  max is less than  $t_{CLZ1}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min, for any device.

#### Write Cycle (1) (WE# CLOCK, OE#="H" while writing)




Note 19. twp is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active. A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

- 20. toHz and twHz are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.
- 21. This parameter is sampled and not 100% tested.
- 22. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.

#### Write Cycle (2) (WE# CLOCK, OE# Low Fixed)




Note 23. twp is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active. A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

- 24. t<sub>WHZ</sub> is defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.
- 25. This parameter is sampled and not 100% tested.
- 26. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.

## Write Cycle (3) (CS1#, CS2 CLOCK)




Note 27. twp is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

#### Write Cycle (4) (LB#, UB# CLOCK)



Note 28. twp is the interval between write start and write end.


A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active. A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

# Low Vcc Data Retention Characteristics


Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions*29		
V <sub>CC</sub> for data retention	$V_{DR}$	1.5	ı	3.6	>	Vin ≥ 0V (1) CS2 ≤ 0.2V or (2) CS1# ≥ V <sub>CC</sub> -0.2V, CS2 ≥ V <sub>CC</sub> -0.2V or (3) LB# = UB# ≥ V <sub>CC</sub> -0.2V, CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V		
		_	1.0*30	6	μΑ	~+25°C	V <sub>CC</sub> = 3.0V, Vin ≥ 0V	
Data ratentian current	ICCDR	_	1.6 <sup>*31</sup>	12	μΑ	~+40°C	(1) CS2 ≤ 0.2V or (2) CS1# ≥ V <sub>CC</sub> -0.2V, CS2 ≥ V <sub>CC</sub> -0.2V or	
Data retention current		_	5* <sup>32</sup>	24	μΑ	~+70°C	(3) LB# = UB# ≥ Vcc-0.2V, CS1# ≤ 0.2V,	
		_	10 <sup>*33</sup>	32	μΑ	~+85°C	CS2 ≥ V <sub>CC</sub> -0.2V	
Chip deselect time to data retention	tcdr	0	_	_	ns	Con retartion waveform		
Operation recovery time	t <sub>R</sub>	5	_	_	ms	See retention waveform.		

- Note 29. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB# buffer, UB# buffer and DQ buffer. If CS2 controls data retention mode, Vin levels (address, WE#, CS1#, OE#, LB#, UB#, DQ) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V<sub>CC</sub>-0.2V or CS2 ≤ 0.2V. The other inputs levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high-impedance state.
  - 30. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested.
  - 31. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40°C), and not 100% tested.
  - 32. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=70°C), and not 100% tested.
  - 33. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=85°C), and not 100% tested.


## Low Vcc Data Retention Timing Waveforms (CS1# controlled)



#### Low Vcc Data Retention Timing Waveforms (CS2 controlled)



## Low Vcc Data Retention Timing Waveforms (LB#,UB# controlled)



Revision History	RMWV3216A Series Data Sheet

		Description				
Rev.	Date	Page	Summary			
1.00	2016.01.06	_	First Edition issued			
1.01	2020.02.20	Last page	Updated the Notice to the latest version			

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C1461KV33-133AXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI
IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1460KV25-200BZI CY7C1373KV33-100AXC
CY7C1381KVE33-133AXI CY7C4121KV13-600FCXC GS882Z18CD-150I IS66WVC2M16ECLL-7010BLI 7140LA35PDG
CY7C1380KV33-250AXC AS6C8016-55BINTR CY7C1370KV33-250AXC CY7C1370KVE33-167AXI 7140LA100PDG AS7C34096B10TIN AS6C8016-55TIN IS62WV25616EALL-55TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1460KV25-167BZXI
CY7C1315KV18-333BZXC CY7C1370KV25-200AXC 71421LA55JI8 CY62158G30-45ZSXI CY62157G30-45ZSXI RMLV3216AGSD5S2#AA0 CY62187G30-55BAXI CY62157G30-45ZXI IS61VVPS102436B-200B3LI IS66WVC2M16EALL-7010BLI
IS66WVE4M16EALL-70BLI-TR