# NOT RECOMMENDED FOR NEW DESIGNS Contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

# **DATASHEET**

TW2835

FN7740 Rev. 1.00 May 22, 2017

#### 4-Channel Video and Audio Controller for Security Applications

The TW2835 has four high quality NTSC/PAL video decoders, dual color display controllers and dual video encoders. The TW2835 contains four built-in analog anti-aliasing filters, four 10bit Analog-to-Digital converters, and proprietary digital gain/clamp controller, high quality Y/C separator to reduce cross-noise and high performance free scaler. Four built-in motion, blind and night detectors can increase the feature of security system. The TW2835 has flexible video display/record/playback controller including basic display and MUX functions. The TW2835 also has excellent graphic overlay function that displays bitmap for OSD, single box, 2D array box, and mouse pointer. The built-in channel ID CODEC allows auto decoding and displaying during playback and the additional scaler on the playback supports multi-cropping function of the same field or frame image. The TW2835 contains two video encoders with three 10bit Digital-to-Analog converters to provide 2 composite or S-video. The TW2835 also includes audio CODEC that has four audio Analog-to-Digital converters and one Digital-to-Analog converter. A built-in audio controller can generate digital outputs for recording/mixing and accepts digital input for playback. The TW2835 can be extended up to 8/16 channel video controller using chip-to-chip cascade connection.

#### **Features**

#### **Four Video Decoders**

- Accepts all NTSC(M/N/4.43) / PAL(B/D/G/H/I/K/L/M/N/60) standards with auto detection
- Integrated four video analog anti-aliasing filters and 10 bit CMOS ADCs
- High performance adaptive 4H comb filters for all NTSC/PAL standards
- IF compensation filter for improvement of color demodulation
- Color Transient Improvement (CTI)
- Automatic white peak control
- Programmable hue, saturation, contrast, brightness and sharpness
- High performance horizontal and vertical scaler for each path including playback input
- Fast video locking system for non-realtime application
- Four built-in motion detectors with 16X12 cells and blind and night detectors
- Additional digital input for playback with ITU-R BT.656 standard
- Auto cropping / strobe for playback input with Channel ID decoder
- Supports four channel full D1 record mode

#### **Dual Video Controllers**

- Support full triplex function with 4ch live, 4ch playback display and 4ch record output
- Analog/Digital channel ID CODEC for record and playback application
- Support adaptive median filter for Record
- Supports pseudo 8 channel and/or dual page mode
- Horizontal/Vertical mirroring for each channel
- Last image captured when video-loss detected
- Auto sequence switch with 128 queues and/or manual switch by interrupt for record path
- Channel skip in auto sequence switch for record path when video-loss detected
- Image enhancement for zoomed or still image in display path

- High performance 2X zoom to horizontal and vertical direction for display path
- Extendable up to 8/16 channel video controller using cascade connection
- Quad MUX switch with 32 queues and/or manual control by interrupt for record path
- 64 color bitmap OSD overlay with 720x480 in NTSC / 720x588 resolution in PAL
- Four programmable single boxes and four 2D arrayed boxes overlay
- Mouse pointer overlay

#### **Dual Video Encoders**

- Dual path digital outputs with ITU-R BT.656 standard
- Dual path analog outputs with all analog NTSC/PAL standards
- Programmable bandwidth of luminance and chrominance signal for each path
- Three 10bit video CMOS DACs

#### **Audio CODEC**

- Integrated four audio ADCs and one audio DAC
- Provides multi-channel audio mixed analog output
- Supports a standard I2S interface for record output and playback input
- 8/16 bit audio word length
- Sample audio with 8/16KHz

#### **Applications**

- Analog QUAD/MUX System
- 4/8/16 Channel DVR System
- Car Rear Vision System
- Hair Shop System
- Dental Care System


# **Table of Contents**

Block Diagram	6
Pin Description	7
Analog Interface Pins	7
Digital Video Interface Pins	8
Multi-purpose Pins	9
Digital Audio Interface Pins	9
Memory Interface Pins	10
System Control Pins	11
Power / Ground Pins	
Pin Diagram	13
Functional Description	15
Video Input	15
Analog Video Input	
Anti-aliasing Filter	17
Analog-to-Digital Converter	17
Sync Processing	18
Color Decoding	19
Luminance Processing	21
Chrominance Processing	22
Realtime Record Mode	23
Digital Video Input	24
Digital Video Input Format	24
Channel ID Decoder	25
Cropping and Scaling Function	27
Cropping Function for Live	27
Scaling Function for Live	27
Cropping and Scaling Function for Playback	32
Motion Detection	33
Mask and Detection Region Selection	34
Sensitivity Control	35
Level Sensitivity	35
Spatial Sensitivity	35
Temporal Sensitivity	35
Velocity Control	36
Blind Detection	38

Night Detection	38
Video Control	39
Channel Input Selection	40
Channel Operation Mode	41
Live Mode	41
Strobe Mode	42
Switch Mode	44
Channel Attribute	47
Background Control	47
Boundary Control	47
Blank Control	47
Freeze Control	47
Last Image Captured	48
Horizontal / Vertical Mirroring	48
Field to Frame Conversion	48
Display Path Control	49
Save and Recall Function	49
Image Enhancement	50
Zoom Function	50
Picture Size and Popup Control	51
Full Triplex Function	52
Playback Path Control	53
Frame Record Mode	55
DVR Normal Record Mode	57
DVR Frame Record Mode	58
Record Path Control	60
Normal Record Mode	61
Frame Record Mode	62
DVR Normal Record Mode	63
DVR Frame Record Mode	64
Noise Reduction	65
Channel ID Encoder	66
Channel ID Information	66
Analog Type Channel ID in VBI	69
Digital Type Channel ID in VBI	70
Digital Type Channel ID in Channel Boundary	71
Chip-to-Chip Cascade Operation	72
Channel Priority Control	72
120 CIF/Sec Record Mode	74
240 CIF/Sec Record Mode	75
480 CIF/Sec Record Mode	76
Infinite Cascade Mode for Display Path	77

OSD (On Screen Display) Control	78
2 Dimensional Arrayed Box	78
Bitmap Overlay	81
Single Box	85
Mouse Pointer	85
Video Output	86
Timing Interface and Control	87
Analog Video Output	89
Output Standard Selection	89
Luminance Filter	90
Chrominance Filter	90
Digital-to-Analog Converter	90
Digital Video Output	92
Single Output Mode	92
Dual Output Mode	94
Audio CODEC	95
Multi-Chip Operation	96
Serial Audio Interface	98
Analog Audio Output	101
Host Interface	102
Serial Interface	103
Parallel Interface	105
Interrupt Interface	107
MPP Pin Interface	108
Control Register	109
Register Map	
Recommended Value	
Register Description	
Parametric Information	244
DC Electrical Parameters	244
AC Electrical Parameters	246
Application Schematic	
Package Dimension	
Pavision History	252

## **Block Diagram**



# Pin Description

# **Analog Interface Pins**

Nama	Nun	nber		Paradiation.		
Name	QFP	LBGA	Туре	Description		
VIN0A	166	B12	Α	Composite video input A of channel 0.		
VIN0B	167	C12	Α	Composite video input B of channel 0.		
VIN1A	170	B11	Α	Composite video input A of channel 1.		
VIN1B	171	C11	Α	Composite video input B of channel 1.		
VIN2A	176	B10	Α	Composite video input A of channel 2.		
VIN2B	177	C10	Α	Composite video input B of channel 2.		
VIN3A	180	В9	Α	Composite video input A of channel 3.		
VIN3B	181	C9	Α	Composite video input B of channel 3.		
VAOYX	184	C8	Α	Analog video output.		
VAOCX	186	D8	Α	Analog video output.		
VAOYY	189	C7	Α	Analog video output.		
NC	191	D7	Α	No connection.		
AIN0	197	В6	Α	Audio input of channel 0.		
AIN1	198	C6	Α	Audio input of channel 1.		
AIN2	199	B5	Α	Audio input of channel 2.		
AIN3	200	C5	А	Audio input of channel 3.		
AOUT	194	D5	А	Audio mixing output.		

# **Digital Video Interface Pins**

Name	Nun	nber	Tyma	Description	
Name	QFP	LBGA	Туре	Description	
VDOX [7:0]	8,9, 10,11, 13,14, 15,16	C1,C2, D2,D3, E1,E2, E3,E4	0	Digital video data output for display path. Or link signal for multi-chip connection.	
VDOY [7:0]	33,34, 36,37, 38,39, 40,42	J4,K2, K3,L1, L2,L3, L4,M1	0	Digital video data output for record path.	
CLKVDOX	17	F1	0	Clock output for VDOUTX.	
CLKVDOY	32	J3	0	Clock output for VDOUTY	
HSENC	21	F4	0	Encoder horizontal sync.	
VSENC	20	F3	0	Encoder vertical sync. Or link signal for multi-chip connection.	
FLDENC	19	F2	0	Encoder field flag.	
PBDIN[7:0]	43,44, 45,46, 48,49, 50,51	M2,M3, M4,N2, N3,P1, P2,R1	I	Video data of playback input.	
PBCLK	54	R2	I	Clock of playback input.	

# **Multi-purpose Pins**

Name	Nun	nber	Typo	Description	
Name	QFP	LBGA	Туре	Description	
HLINKI	138	F14	I/O	Link signal for multi-chip connection.	
VLINKI	140	F13	- 1	Link signal for multi-chip connection.	
DLINKI[7:0]	149,148, 147,146, 144,143, 142,141	D14,D15,	I/O	Link signal for multi-chip connection. Or decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
MPP1[7:0]	204,205, 206,207, 2,3, 4,5	A4,B4, C4,A3, B3,C3, A2,B2	I/O	Decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
MPP2[7:0]	152,153, 154,155, 158,159, 160,161	A15,A14,	I/O	Decoder's bypassed data output. Or decoder's timing signal output. Or general purpose input/output.	
CLKMPP1	7	B1	0	Clock output for MPP1 data.	
CLKMPP2	150	C14	0	Clock output for MPP2 data.	

# **Digital Audio Interface Pins**

Name	Nun	nber	T	Description		
Name	QFP	LBGA	Туре			
ACLKR	27	H3	0	Audio serial clock output of record.		
ASYNR	26	H2	0	Audio serial sync output of record.		
ADATR	25	H1	0	Audio serial data output of record.		
ADATM	23	G3	0	Audio serial data output of mixing.		
ACLKP	31	J2	I/O	Audio serial clock input/output of playback.		
ASYNP	30	J1	1/0	Audio serial sync input/output of playback.		
ADATP	28	H4	I	Audio serial data input of playback.		
ALINKI	137	F15	I	Link signal for multi-chip connection.		
ALINKO	22	G2	0	Link signal for multi-chip connection.		

## **Memory Interface Pins**

Name	Nun	nber	Type	Decemention		
Name	QFP	LBGA	Туре	Description		
DATA[31:0]	123,124, 125,126, 127,129, 130,131, 132,134,	L13,K15, K14,J16,	I/O	SDRAM data bus.		
ADDR[10:0]	95,96, 97,98, 100,101, 102,103, 106,107, 108	T15,R15,	0	SDRAM address bus. ADDR[10] is AP.		
BA1	109	N15	0	SDRAM bank1 selection.		
BA0	111	N14	0	SDRAM bank0 selection.		
RASB	113	M15	0	SDRAM row address selection.		
CASB	114	M14	0	SDRAM column address selection.		
WEB	115	M13	0	SDRAM write enable.		
DQM	117	L16	0	SDRAM write mask.		
CLK54MEM	112	M16	0	SDRAM clock.		

# **System Control Pins**


Name	Nun	nber	T	Description
Name	QFP	LBGA	Туре	Description
TEST	164	D12	I	Only for the test purpose. Must be connected to VSSO.
RSTB	73	P7	I	System reset. Active low.
IRQ	72	R7	0	Interrupt request signal.
HDAT[7:0]	62,63, 65,66, 67,68, 69,71	T5,R5, P5,N5, T6,R6, P6,N6	I/O	Data bus for parallel interface. HDAT[7] is serial data for serial interface. HDAT[6:1] is slave address[6:1] for serial interface.
HWRB	61	P4	I	Write enable for parallel interface. VSSO for serial interface.
HRDB	60	R4	I	Read enable for parallel interface. VSSO for serial interface.
HALE	59	P3	I	Address line enable for parallel interface. Serial clock for serial interface.
HCSB1	57	R3	I	Chip select 1 for parallel interface. VSSO for serial interface.
HCSB0	56	Т3	I	Chip select 0 for parallel interface. Slave address[0] for serial interface.
HSPB	55	T2	I	Select serial/parallel host interface.
CLK54I	74	Т8	I	54MHz system clock.

#### **Power / Ground Pins**

Name	Nun	nber	Туре	Description		
INAITIE	QFP	LBGA	Type	Description		
VDDO	18,47, 64,93, 110,139, 157,208	A1,A16, K1,K16, T1,T7, T10,T16	Р	Digital power for output driver 3.3V.		
VDDI	6,24, 41,58, 99,116, 133,151,	D1,D16, G1,G16, N1,N16, T4,T13	Р	Digital power for internal logic 1.8V.		
VDDVADC	165,172, 173,175, 182	A8,A9, A10,A11, A12	Р	Analog power for Video ADC 1.8V.		
VSSVADC	168,169, 174,178, 179	D10,D11, D13, E11, E12	G	Analog ground for Video ADC 1.8V.		
VDDVDAC	185,187, 190	A7,B7, B8	Р	Analog power for Video DAC 1.8V.		
VSSVDAC	183,188, 192	D9,E7, E8,E9, E10	G	Analog ground for Video DAC 1.8V.		
VDDAADC	201	A6	Р	Analog power for Audio ADC 1.8V.		
VSSAADC	196	D6,E6	G	Analog ground for Audio ADC 1.8V.		
VDDADAC	193	A5	Р	Analog power for Audio DAC 1.8V.		
VSSADAC	195	D4,E5	G	Analog ground for Audio DAC 1.8V.		
VSS	1,12, 29,35, 52,53, 70,75, 81,87, 104,105, 122,128, 145,156, 162,163, 202,203	F5~F12, G4~G13, H5~H12, J5~J12, K4~K13, L5~L12, M5~M12, N4,N7, N10,N13	G	Ground.		

#### Pin Diagram

#### 208 QFP Pin Diagram (Top -> Bottom View)



# 256 LBGA Pin Diagram (Top->Bottom View)

,	A	В	С	D	E	F	G	н	J	K	L	М	N	Р	R		
16	VDDO	MPP2 [7]	DLINKI [6]	VDDI	DLINKI [0]	DATA [0]	VDDI	DATA [6]	DATA [10]	VDDO	DQM	CLK 54MEN	VDDI	ADDR [1]	ADDR [2]	VDDO	16
15	MPP2 [5]	MPP2 [6]	DLINKI [7]	DLINKI [4]	DLINKI [1]	ALINKI	DATA [2]	DATA [5]	DATA [9]	DATA [12]	DATA [15]	RASB	BA1	ADDR [0]	ADDR [3]	ADDR [4]	15
14	MPP2 [4]	MPP2 [3]	CLK MPP2	DLINKI [5]	DLINKI [2]	HLINKI	DATA [1]	DATA [4]	DATA [8]	DATA [11]	DATA [14]	CASB	BA0	ADDR [5]	ADDR [6]	ADDR [7]	14
13	MPP2 [2]	MPP2 [1]	MPP2 [0]	VSSV ADC	DLINKI [3]	VLINKI	VSS	DATA [3]	DATA [7]	VSS	DATA [13]	WEB	VSS	ADDR [8]	ADDR [9]	VDDI	13
12	VDD VADC	VIN0A	VIN0B	TEST	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ADDR [10]/AP	DATA [16]	DATA [17]	DATA [18]	12
11	VDD VADC	VIN1A	VIN1B	VSSV ADC	VSSV ADC	VSSV ADC	VSS	VSS	VSS	VSS	VSS	VSS	DATA [19]	DATA [20]	DATA [21]	DATA [22]	11
10	VDD VADC	VIN2A	VIN2B	VSSV ADC	VSSV DAC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [23]	DATA [24]	VDDO	10
9	VDD VADC	VIN3A	VIN3B	VSSV DAC	VSSV DAC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [25]	DATA [26]	DATA [27]	DATA [28]	9
8	VDD VADC	VDD VDAC	VAOYX	VAOCX	VSSV	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DATA [29]	DATA [30]	DATA [31]	CLK54I	8
7	VDD VDAC	VDD VDAC	VAOYY	NC	VSSV DAC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	RSTB	IRQ	VDDO	7
6	VDD AADC	AIN0	AIN1	VSSA ADC	VSSA ADC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	HDAT [0]	HDAT [1]	HDAT [2]	HDAT [3]	6
5	VDD ADAC	AIN2	AIN3	AOUT	VSSA DAC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	HDAT [4]	HDAT [5]	HDAT [6]	HDAT [7]	5
4	MPP1 [7]	MPP1 [6]	MPP1 [5]	VSSA DAC	VDOX [0]	HS ENC	VSS	ADATP	VDOY [7]	VSS	VDOY [1]	PBDIN [5]	VSS	HWRB	HRDB	VDDI	4
3	MPP1 [4]	MPP1 [3]	MPP1 [2]	VDOX [4]	VDOX [1]	VS ENC	ADATN	ACLKR	CLK VDOY	VDOY [5]	VDOY [2]	PBDIN [6]	PBDIN [3]	HALE	HCSB1	HCSB0	3
2	MPP1 [1]	MPP1 [0]	VDOX [6]	VDOX [5]	VDOX [2]	FLD ENC	ALINKO	ASYNF	ACLKP	VDOY [6]	VDOY [3]	PBDIN [7]	PBDIN [4]	PBDIN [1]	PB CLK	HSPB	2
1	VDDO	CLK MPP1	VDOX [7]	VDDI	VDOX [3]	CLK VDOX	VDDI	ADATR	ASYNF	VDDO	VDOY [4]	VDOY [0]	VDDI	PBDIN [2]	PBDIN [0]	VDDO	1
L	Α	В	С	D	E	F	G	Н	J	K	L	М	N	Р	R	T	•

#### **Functional Description**

#### **Video Input**

The TW2835 has 5 input interfaces that consist of 1 digital video input and 4 analog composite video inputs. Four analog video inputs are converted to digital video stream through 10 bits ADC and luminance/chrominance processor in built-in four video decoders. One digital input for playback application are decoded by internal ITU-R BT656 decoder and then fed to video control part and channel ID decoder. Each built-in video decoder has its own motion detector and dual scaler. Four additional scalers are also embedded for playback display application. The structure of video input is shown in the following Fig 1.




Fig 1 The structure of video input

For the special 4ch real-time record application, the TW2835 supports 4 realtime video decoder outputs through the multi-purpose output pins (MPP1[7:0] and MPP2[7:0]).

#### **Analog Video Input**

The TW2835 supports all NTSC/PAL video standards for analog input and contains automatic standard detection circuit. Automatic standard detection can be overridden by writing the value into the IFMTMAN and IFORMAT (0x01, 0x11, 0x21, and 0x31) registers. Even if video loss is detected, the TW2835 can be forced to free-running in a particular video standard mode by IFORMAT register. The Table 1 shows the video input standards supported by TW2835.

Table 1 Video input standards

IFORMAT	PEDEST	Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)
0	0	PAL-BDGHI	625/50	15.625	4.43361875
U	1	PAL-N*	025/50	13.023	4.43361675
1	1	PAL-M*	525/59.94	15.734	3.57561149
2	0	PAL-NC	625/50	15.625	3.58205625
3	0	PAL-60	525/59.94	15.734	4.43361875
4	0	NTSC-J	F2F/F0.04	15 724	2 570545
4	1	NTSC-M*	525/59.94	15.734	3.579545
5	1	NTSC-4.43*	525/59.94	15.734	4.43361875
6	0	NTSC-N	625/50	15.625	3.579545

Notes: \* 7.5 IRE Setup

#### **Anti-aliasing Filter**

The TW2835 contains an anti-aliasing filter to prevent out-of-band frequency in analog video input signal. So there is no need of external components in analog input pin except ac coupling capacitor and termination resistor. The following Fig 2 shows the frequency response of the anti-aliasing filter.




Fig 2. The frequency response of anti-aliasing filter

#### **Analog-to-Digital Converter**

The TW2835 contains four 10-bit ADC (Analog to Digital Converters) to digitize the analog video inputs. Each ADC has two analog switches that are controlled by the ANA\_SW (0x0D, 0x1D, 0x2D, and 0x3D) register. The ADC can also be put into power-down mode by the ADC\_PWDN (0x4C) register.

#### **Sync Processing**

The sync processor of the TW2835 detects horizontal and vertical synchronization signals in the composite video signal. The TW2835 utilizes proprietary technology for locking to weak, noisy, or unstable signals such as those from on air signal or fast forward/backward play of VCR system.

A digital gain and clamp control circuit restores the ac coupled video signal to a fixed dc level. The clamping circuit provides line-by-line restoration of the video pedestal level to a fixed dc reference voltage. In no AGC mode, the gain control circuit adjusts only the video sync gain to achieve desired sync amplitude so that the active video is bypassed regardless of the gain control. But when AGC mode is enabled, both active video and sync are adjusted by the gain control.

The horizontal synchronization processor contains a sync separator, a PLL and the related decision logic. The horizontal sync separator detects the horizontal sync by examining low-pass filtered video input whose level is lower than a threshold. Additional logic is also used to avoid false detection on glitches. The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. In case of missing horizontal sync, the PLL is on free running status that matches the standard raster frequency.

The vertical sync separator detects the vertical synchronization pattern in the input video signals. The field status is determined at vertical synchronization time. When the location of the detected vertical sync is inline with a horizontal sync, it indicates a frame start or the odd field start. Otherwise, it indicates an even field.

#### **Color Decoding**

The digitized composite video data at 2X pixel clock rate first passes through decimation filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image. The following Fig 3 shows the frequency characteristic of the decimation filter.





Fig 3 The frequency characteristic of the decimation Filter

The adaptive comb filter is used for high performance luminance/chrominance separation from NTSC/PAL composite video signals. The comb filter improves the luminance resolution and reduces noise such as cross-luminance and cross-color. The adaptive algorithm eliminates most of errors without introducing new artifacts or noise. To accommodate some viewing preferences, additional chrominance trap filters are also available in the luminance path.






Fig 4 The frequency response of luminance notch filter for NTSC




Fig 5 The frequency response of luminance notch filter for PAL

#### **Luminance Processing**

The luminance signal separated by adaptive comb or trap filter is then fed to a peaking circuit. The peaking filter enhances the high frequency components of the luminance signal via the Y\_PEAK (0x0B, 0x1B, 0x2B, and 0x3B) register. The following Fig 6 shows the characteristics of the peaking filter for four different gain modes.




Fig 6 The frequency characteristic of luminance peaking filter

The picture contrast and brightness adjustment is provided through the CONT (0x09, 0x19, 0x29, and 0x39) and BRT (0x0A, 0x1A, 0x2A, and 0x3A) registers. The contrast adjustment range is from approximately 0 to 200 percent and the brightness adjustment is in the range of  $\pm 25$  IRE.

#### **Chrominance Processing**

The chrominance demodulation is done by first quadrature mixing for NTSC and PAL. The mixing frequency is equal to the sub-carrier frequency of NTSC and PAL. After the mixing, a LPF is used to remove 2X carrier signal and yield chrominance components. The characteristic of LPF can be selected for optimized transient color performance. The Fig 7 is showing the frequency response of chrominance LPF.




Fig 7 The frequency response of chrominance LPF

In case of a mistuned IF source, IF compensation filter makes up for any attenuation at higher frequencies or asymmetry around the color sub-carrier. The gain for the upper chrominance side band is controlled by the IFCOMP (0x46) register. The Fig 8 shows the frequency response of IF-compensation filter.




Fig 8 The frequency characteristics of IF-compensation filter

The ACC (Automatic Color gain Control) compensates for reduced chrominance amplitudes caused by high frequency suppression in video signal. The range of ACC is from –6dB to 30dB approximately. For black & white video or very weak & noisy signals, the internal color killer circuit will turn off the color. The color killing function can also be always enabled or disabled by programming CKIL (0x0C, 0x1C, 0x2C, and 0x3C) register.

The color saturation can be adjusted by changing SAT (0x08, 0x18, 0x28, and 0x38) register. The Cb and Cr gain can be also adjusted independently by programming UGAIN (0x48) and VGAIN (0x49) registers. Likewise, the Cb and Cr offset can be programmed through the U\_OFF (0x4A) and V\_OFF (0x4B) registers. Hue control is achieved with phase shift of the digitally controlled oscillator. The phase shift can be programmed through the HUE (0x07, 0x17, 0x27, and 0x37) register.

#### **Realtime Record Mode**

The TW2835 supports four channel real-time record outputs with full D1 format through the DLINKI and MPP1/2 pins. Four channel real-time record outputs are independent of display and record path mode. The TW2835 also supports H/V/F signals for each channel through the DLINKI and MPP1/2 pins. The output modes of DLINKI and MPP1/2 pins are controlled via the MPP\_MD (1xB0) and MPP\_SET (1xB1, 1xB3, and 1xB5) registers.

#### **Digital Video Input**

The TW2835 supports digital video input with 8bit ITU-R BT.656 standard for playback. This digital input is decoded in built-in ITU-R BT 656 decoder and fed to the scaler block in order to display the scaled video data. The TW2835 supports error correction mode for decoding ITU-R BT.656. The decoded video data are also transferred to channel ID decoder part for auto cropping and strobe function.

#### **Digital Video Input Format**

The timing of digital video input is illustrated in Fig 9.




Fig 9 Timing diagram of ITU-R BT.656 format for digital video input

The SAV and EAV sequences are shown in Table 2.

Table 2 ITU-R BT.656 SAV and EAV code sequence

	Condition	on	656 FVH Value			SAV/EAV Code Sequence					
Field	Vertical	Horizontal	F	V	Н	First	Second	Third	Fourth		
EVEN	Blank	EAV	1	1	1	0xFF	0x00		0xF1		
	Dialik	SAV			0			0x00	0xEC		
EVEN	Active	EAV	1	0	1				0xDA		
		SAV			0				0xC7		
ODD	Blank	EAV	0	1	1				0xB6		
ODD		SAV			0				0xAB		
ODD	Active	EAV	0	0	1				0x9D		
		SAV			0				0x80		

#### **Channel ID Decoder**

The TW2835 provides channel ID decoding function for playback input. The TW2835 supports three kinds of channel ID such as User channel ID, Detection channel ID, and auto channel ID. The User channel ID is used for customized information like system information and date. The Detection channel ID is used for detected information of current live input such as motion, video loss, blind and night detection information. The auto channel ID is employed for automatic identification of picture configuration which includes the channel number, analog switch, event, region enable and field/frame mode information. The TW2835 also supports both analog and digital type channel ID during VBI period. The digital channel ID has priority over analog channel ID. The analog type channel ID decoding is enabled via the VBI\_ENA (1x86) register and the digital type channel ID decoding is operated via VBI\_CODE\_EN (1x86) register. Additionally to detect properly the analog channel ID against noise such as VCR source, the channel ID LPF can be enabled via the VBI\_FLT\_EN (1x86) register. The decoded channel ID information is used for auto cropping / strobe function and can also be read through the host interface. The detailed auto cropping / strobe function for playback input will be described at "Cropping Function" section (page 34) and "Playback Path Control" section (page 57).

For channel ID detection mode, the TW2835 supports both automatic channel ID detection mode and manual channel ID detection mode. For an automatic channel ID detection mode, the playback input should include a run-in clock. But for a manual channel ID detection mode, the playback input can include a run-in clock or not via VBI\_RIC\_ON (1x88) register. In a manual detection mode, the TW2835 has several related register such as the VBI\_PIXEL\_HOS (1x87) to define horizontal start offset, the VBI\_FLD\_OS (1x88) to define line offset between odd and even field, the VBI\_PIXEL\_HW to define pulse width for 1 bit data, the VBI\_LINE\_SIZE (1x89) to define channel ID line size and the VBI\_LINE\_OS (1x89) to define line offset for channel ID. The VBI\_MID\_VAL (1x8A) register is used to define the threshold level between high and low. Even in automatic channel ID detection mode, the line size and bit width can be discriminated by reading the VBI\_LINE\_SIZE and VBI\_PIXEL\_HW (1xCB) register. The Fig 10 shows the relationship between channel ID and register setting.

This channel ID information can be read through the CHID\_TYPE or CHID\_VALID (1x8B), AUTO\_CHID 0/1/2/3 (1x8C~ 1x8F), DET\_CHID 0/1/2/3/4/5/6/7 (1x98~1x9F), and USER\_CHID 0/1/2/3/4/5/6/7 (1x90~1x97) registers. The CHID\_TYPE register discriminates between the Auto channel ID (CHID\_TYPE = "1") and User channel ID (CHID\_TYPE = "0"). The CHID\_VALID register indicates whether the detected channel ID type is valid or not. The AUTO\_CHID, DET\_CHID and USER\_CHID registers are used to check the decoded channel ID data when the VBI\_RD\_CTL (1x88) register value is "1".

Basically the channel ID is located in VBI period and auto strobe and cropping is executed after channel ID decoding. But for some case, the channel ID can be placed in vertical active period instead of VBI period. For this mode, the TW2835 also supports the channel ID decoding function within vertical active period via the VAV\_CHK (1x89) register and manual cropping function via the MAN\_PBCROP (0xC0) register with proper VDELAY value.




Fig 10 The related register for manual channel ID detection

#### **Cropping and Scaling Function**

The TW2835 provides two methods to reduce the amount of video pixel data, scaling and cropping. The scaling function provides video image at lower resolution while the cropping function supplies only a portion of the video image. The TW2835 also supports an auto cropping function for playback input with channel ID decoding. The TW2835 has a free scaler for a variable image size in display path, but has a limitation of image size in record path such as Full / QUAD / CIF format.

#### **Cropping Function for Live**

The cropping function allows only subsection of a video image to be output. The active video region is determined by the HDELAY, HACTIVE, VDELAY and VACTIVE (0x02 ~ 0x06, 0x12 ~ 0x16, 0x22 ~ 0x26, 0x32 ~ 0x36) register. The first active line is defined by the VDELAY register and the first active pixel is defined by the HDELAY register. The VACTIVE register can be programmed to define the number of active lines in a video field, and the HACTIVE register can be programmed to define the number of active pixels in a video line. This function is used to implement for panning and tilt.

The horizontal delay register HDELAY determines the number of pixel delays between the horizontal reference and the leading edge of the active region. The horizontal active register HACTIVE determines the number of active pixels to be processed. Note that these values are referenced to the pixel number before scaling. Therefore, even if the scaling ratio is changed, the active video region used for scaling remains unchanged as set by the HDEALY and HACTIVE register. In order for the cropping to work properly, the following equation should be satisfied.

HDELAY + HACTIVE < Total number of pixels per line

Where the total number of pixels per line is 858 for NTSC and 864 for PAL

To process full size region, the HDELAY should be set to 32 and HACTIVE set to 720 for both NTSC and PAL system.

The vertical delay register (VDELAY) determines the number of line delays from the vertical reference to the start of the active video lines. The vertical active register (VACTIVE) determines the number of lines to be processed. These values are referenced to the incoming scan lines before the vertical scaling. In order for the vertical cropping to work properly, the following equation should be satisfied.

VDELAY + VACTIVE < Total number of lines per field

Where the total number of lines per field is 262 for NTSC and 312 for PAL

To process full size region, the VDELAY should be set to 6 and VACTIVE set to 240 for NTSC and the VDELAY should be also set to 5 and VACTIVE set to 288 for PAL.

#### Scaling Function for Live

The TW2835 includes a high quality free horizontal and vertical down scaler for display path. But the TW2835 cannot use a free scaler function in record path because channel size definition for record path has a limitation such as Full / QUAD / CIF (Please refer to "Record Path Control" section, page 64).



The video images can be downscaled in both horizontal and vertical direction to an arbitrary size. The luminance horizontal scaler includes an anti-aliasing filter to reduce image artifacts in the resized image via the HSFLT (0x80/90/A0/B0, 0x85/95/A5/B5 and 0x8A/9A/AA/BA) register and a 32 poly-phase filter to accurately interpolate the value of a pixel. This results in more aesthetically pleasing video as well as higher compression ratio in bandwidth-limited application.

The following Fig 11 shows the frequency response of anti-aliasing filter for horizontal scaling.




Fig 11 The frequency response of anti-aliasing filter for horizontal scaling

Similarly, the vertical scaler also contains an anti-aliasing filter controlled via the VSFLT (0x80/90/A0/B0, 0x85/95/A5/B5 and 0x8A/9A/AA/BA) register and 16 poly-phase filters for down scaling. The filter characteristics are shown in the Fig 12.




Fig 12 The characteristics of anti-aliasing filter for vertical scaling

Down scaling is achieved by programming the scaling register HSCALE and VSCALE (0x81  $\sim$  0x84, 0x91  $\sim$  0x94, 0xA1  $\sim$  0xA4, 0xB1  $\sim$  0xB4) register. When no scaled video image, the TW2835 will output the number of pixels as specified by the HACTIVE and VACTIVE (0x02  $\sim$  0x06, 0x12  $\sim$  0x16, 0x22  $\sim$  0x26, 0x32  $\sim$  0x36) register. If the number of output pixels required is smaller than the number specified by the HACTIVE/VACTIVE register, the 16bit HSCALE/VSCALE register is used to reduce the output pixels to the desired number.

The following equation is used to determine the horizontal scaling ratio to be written into the 16bit HSCALE register.

$$HSCALE = [N_{pixel\_desired} / HACTIVE] * (2^16 - 1)$$

Where N<sub>pixel\_desired</sub> is the desired number of active pixels per line

For example, to scale picture from full size (HACTIVE = 720) to CIF (360 pixels), the HSCALE value can be found as:

$$HSCALE = [360/720] * (2^16 - 1) = 0x7FFF$$

The following equation is used to determine the vertical scaling ratio to be written into the 16bit VSCALE register.

Where N<sub>line desired</sub> is the desired number of active lines per field

For example, to scale picture from full size (VACTIVE = 240 lines for NTSC and 288 lines for PAL) to CIF (120 lines for NTSC and 144 lines for PAL), the VSCALE value can be found as:

$$VSCALE = [120 / 240] * (2^16 - 1) = 0x7FFF for NTSC$$


$$VSCALE = [144 / 288] * (2^16 - 1) = 0x7FFF for PAL$$

The scaling ratios of popular case are listed in Table 3.

Table 3 HSCALE and VSCALE value for popular video formats

Scaling Ratio	Format	Output Resolution	HSCALE	VSCALE		
1	NTSC	720x480	0xFFFF	0xFFFF		
	PAL	720x576	0xFFFF	0xFFFF		
1/2 (CIF)	NTSC	360x240	0x7FFF	0x7FFF		
1/2 (CIF)	PAL	360x288	0x7FFF	0x7FFF		
1/4 (OCIE)	NTSC	180x120	0x3FFF	0x3FFF		
1/4 (QCIF)	PAL	180x144	0x3FFF	0x3FFF		

The effect of scaling and cropping is shown in Fig 13.







Fig 13 The effect of cropping and scaling

#### **Cropping and Scaling Function for Playback**

The TW2835 supports an auto cropping function with channel ID decoding for playback input. Each channel with the multiplexed playback input can be mapped into the desired position with the auto cropping function.

If the PB\_AUTO\_EN (1x16) = "0", the TW2835 is set to a manual cropping mode so that user can control cropping with VDELAY\_PB and HDELAY\_PB (0x8B~0x8F, 0x9B~9F, 0xAB~AF and 0xBB~BF) register. If the PB\_AUTO\_EN = "1", the TW2835 is set into an auto cropping mode. In this mode, the desired channel can be chosen by PB\_CH\_NUM register (1x16, 1x1E, 1x26, 1x2E) and it will be cropped automatically to horizontal and vertical direction in playback input. The TW2835 has several related registers for this mode such as PB\_CROP\_MD, PB\_ACT\_MD and MAN\_PBCROP (0xC0). The PB\_CROP\_MD defines the record mode of the playback input such as normal record mode or DVR record mode (Please refer to "Record Path Control" section, page 64). The PB\_ACT\_MD defines an active pixel size of horizontal direction such as 720 / 704 / 640 pixels. The MAN\_PBCROP controls the horizontal and vertical starting offset in the auto cropping mode with HDELAY\_PB and VDELAY\_PB registers. It is useful in case that the encoded channel ID is located at vertical active area in ITU-R BT.656 data stream.




 $CH0: PB\_CH\_NUM0 = 0, (cropping H/V) \\ CH1: PB\_CH\_NUM1 = 1, (cropping V) \\ CH2: PB\_CH\_NUM2 = 2, (cropping H) \\ CH3: PB\_CH\_NUM3 = 3, (No cropping) \\ CH3: PB\_C$ 

Fig 14 The effect of auto cropping function

The TW2835 includes four additional free down scaler for playback path so that the video image from playback input can be downscaled to an arbitrary size in both horizontal and vertical direction. Therefore, using this cropping and scaling function, the TW2835 supports free size and positioning function for both live and playback input in display path. The following Fig 15 shows the effect of scaling and cropping operation in playback.

# PB3 PB2 PB1 PB0

Display Scaling Output with New position



 $PB0: PB\_CH\_NUM0 = 0, (cropping H/V + Scaling) \\ PB2: PB\_CH\_NUM1 = 1, (cropping V + Scaling) \\ PB3: PB\_CH\_NUM3 = 3, (No cropping) \\ PB3: PB\_CH\_NUM3 = 3, (No c$ 

Fig 15 The effect of scaling function in playback

#### **Motion Detection**

The TW2835 supports motion detector individually for 4 analog video inputs. The built-in motion detection algorithm uses the difference of luminance level between current and reference field. The TW2835 also supports blind and night input detection for 4 analog video inputs.

To detect motion properly according to situation, the TW2835 provides several sensitivity and velocity control parameters for each motion detector. The TW2835 supports manual strobe function to update motion detection so that it is more appropriate for user-defined motion sensitivity control.

When motion, blind and night input are detected in any video inputs, the TW2835 provides the interrupt request to host via the IRQ pin. The host processor can take the information of motion, blind or night detection by accessing the IRQENA\_MD (1x79), IRQENA\_BD (1x7A) and the IRQENA\_ND (1x7B) register. This status information is updated in the vertical blank period of each input.

The TW2835 also provides the motion, blind and night detection result through the DLINKI and MPP0/1 pin with the control of MPP\_MD (1xB0) and MPP\_SET (1xB1, 1xB3 and 1xB5) register. The TW2835 supports an overlay function to display the motion detection result in the picture with 2D arrayed box.

#### **Mask and Detection Region Selection**

The motion detection algorithm utilizes the full screen video data and detects individual motion of 16x12 cells. This full screen for motion detection consists of 704 pixels and 240 lines for NTSC and 288 lines for PAL. Starting pixel in horizontal direction can be shifted from 0 to 15 pixels using the MD\_ALIGN (2x82, 2xA2, 2xC2, and 2xE2) register.

Each cell can be masked via the MD\_MASK ( $2x86 \sim 2x9D$ ,  $2xA6 \sim 2xBD$ ,  $2xC6 \sim 2xDD$ ,  $2xE6 \sim 2xFD$ ) register as illustrated in Fig 16. If the mask bit in specific cell is programmed to high, the related cell is ignored for motion detection.

		704 Pixels (44 Pixels/Cell)														
(24 Lines/Cell)	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0	MD_ MASK0
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1	MD_ MASK1
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2	MD_ MASK2
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
50Hz	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3	MD_ MASK3
for	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
Lines fo	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4	MD_ MASK4
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
288	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5	MD_ MASK5
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
Cell),	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6	MD_ MASK6
/Sé	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
Lines/C	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7	MD_ MASK7
(20	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
90Hz (	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8	MD_ MASK8
Ö	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
for 6	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9	MD_ MASK9
nes	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10	MD_ MASK10
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]
5	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11	MD_ MASK11
	[0]	[1]	[2]	[3]	[4]	[5]	[6]	[7]	[8]	[9]	[10]	[11]	[12]	[13]	[14]	[15]

Fig 16 Motion mask and detection cell

The MD\_MASK register has different function for reading and writing mode. For writing mode, setting "1" to MD\_MASK register inhibits the specific cell from detecting motion. For reading mode, the MD\_MASK register has three kinds of information depending on the MASK\_MODE (2x82, 2xA2, 2xC2, and 2xE2) register. For MASK\_MODE = "0", the state of MD\_MASK register means the result of VIN\_A motion detection that "1" indicates detecting motion and "0" denotes no motion detection in the cell. For MASK\_MODE = "1", the state of MD\_MASK register means the result of VIN\_B motion detection. For MASK\_MODE = "2 or 3", the state of MD\_MASK register means masking information of cell.

#### **Sensitivity Control**

The motion detector has 4 sensitivity parameters to control threshold of motion detection such as the level sensitivity via the MD\_LVSENS (2x83, 2xA3, 2xC3, and 2xE3) register, the spatial sensitivity via the MD\_SPSENS (2x85, 2xA5, 2xC5, 2xE5) and MD\_CELSENS (2x83, 2xA3, 2xC3, and 2xE3) register, and the temporal sensitivity parameter via the MD\_TMPSENS (2x85, 2xA5, 2xC5, and 2xE5) register.

#### **Level Sensitivity**

In built-in motion detection algorithm, the motion is detected when luminance level difference between current and reference field is greater than MD\_LVSENS value. Motion detector is more sensitive for the smaller MD\_LVSENS value and less sensitive for the larger. When the MD\_LVSENS is too small, the motion detector may be weak in noise.

#### **Spatial Sensitivity**

The TW2835 uses 192 (16x12) detection cells in full screen for motion detection. Each detection cell is composed of 44 pixels and 20 lines for NTSC and 24 lines for PAL. Motion detection from only luminance level difference between two fields is very weak in spatial random noise. To remove the fake motion detection from the random noise, the TW2835 supports a spatial filter via the MD\_SPSENS register which defines the number of detected cell to decide motion detection in full size image. The large MD\_SPSENS value increases the immunity of spatial random noise.

Each detection cell has 4 sub-cells also. Actually motion detection of each cell comes from comparison of sub-cells in it. The MD\_CELSENS defines the number of detected sub-cell to decide motion detection in cell. That is, the large MD\_CELSENS value increases the immunity of spatial random noise in detection cell.

#### **Temporal Sensitivity**

Similarly, temporal filter is used to remove the fake motion detection from the temporal random noise. The MD\_TMPSENS regulates the number of taps in the temporal filter to control the temporal sensitivity so that the large MD\_TMPSENS value increases the immunity of temporal random noise.

#### **Velocity Control**

The motion has various velocities. That is, in a fast motion an object appears and disappears rapidly between the adjacent fields while in a slow motion it is to the contrary. As the built-in motion detection algorithm uses the only luminance level difference between two adjacent fields, a slow motion is inferior in detection rate to a fast motion. To compensate this weakness, MD\_SPEED (2x84, 2xA4, 2xC4, and 2xE4) parameter is used which is controllable up to 64 fields. MD\_SPEED parameter adjusts the field interval in which the luminance level is compared. Thus, for detection of a fast motion a small value is needed and for a slow motion a large value is required. The parameter MD\_SPEED value should be greater than MD TMPSENS value.

Additionally, the TW2835 has 2 more parameters to control the selection of reference field. The MD\_FLD (2x82, 2xA2, 2xC2, and 2xE2) register is a field selection parameter such as odd, even, any field or frame.

The MD\_REFFLD (2x80, 2xA0, 2xC0, and 2xE0) register is provided to control the updating period of reference field. For MD\_REFFLD = "0", the interval from current field to reference field is always same as the MD\_SPEED. It means that the reference filed is always updated every field. The Fig 17 shows the relationship between current and reference field for motion detection when the MD\_REFFLD is "0".




Fig 17 The relationship between current and reference field when MD\_REFFLD = "0"

The TW2835 can update the reference field only at the period of MD\_SPEED when the MD\_REFFLD is high. For this case, the TW2835 can detect a motion with sense of a various velocity. The Fig 18 shows the relationship between current and reference field for motion detection when the MD\_REFFLD = "1".




Fig 18 The relationship between current and reference field when MD\_REFFLD = "1"

The TW2835 also supports the manual detection timing control of the reference field/frame via the MD\_STRB\_EN and MD\_STRB (2x84, 2xA4, 2xC4, and 2xE4) register. For MD\_STRB\_EN = "0", the reference field/frame is automatically updated and reserved on every reference field/frame. For MD\_STRB\_EN = "1", the reference field/frame is updated and reserved only when MD\_STRB = "1". In this mode, the interval between current and reference field/frame depends on user's strobe timing. This mode is very useful for a specific purpose like non-periodical velocity control and very slow motion detection.

The TW2835 also provides dual detection mode for non-realtime application such as pseudo-8ch application via MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. For MD\_DUAL\_EN = 1, the TW2835 can detect dual motion independently for VIN\_A and B Input which is defined by the ANA\_SW (0x0D, 0x1D, 0x2D, and 0x3D) register. In this case, the MD\_SPEED is limited to 31. These motion information can be read via the IRQENA\_MD (1x79) register by the host interface.

### **Blind Detection**

The TW2835 supports blind detection individually for 4 analog video inputs and makes an interrupt of blind detection to host. If video level in wide area of field is almost equal to average video level of field due to camera shaded by something, this input is defined as blind input.

The TW2835 has two sensitivity parameters to detect blind input such as the level sensitivity via the BD\_LVSENS (2x80, 2xA0, 2xC0, and 2xE0) register and spatial sensitivity via the BD\_CELSENS (2x80, 2xA0, 2xC0, and 2xE0) register.

The TW2835 uses total 768 (32x24) cells in full screen for blind detection. The BD\_LVSENS parameter controls the threshold of level between cell and field average. The BD\_CELSENS parameter defines the number of cells to detect blind. For BD\_CELSENS = "0", the number of cell whose level is same as average of field should be over than 60% to detect blind, 70% for BD\_CELSENS = "1", 80% for BD\_CELSENS = "2", and 90% for BD\_CELSENS = "3". That is, the large value of BD\_LVSENS and BD\_CELSENS makes blind detector less sensitive.

The TW2835 also supports dual detection mode for non-realtime application such as pseudo-8ch application via the MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. The host can read blind detection information for both VIN\_A and VIN\_B input via the IRQENA\_BD (1x7A) register.

## **Night Detection**

The TW2835 supports night detection individually for 4 analog video inputs and makes an interrupt of night detection to host. If an average of field video level is very low, this input is defined as night input. Likewise, the opposite is defined as day input.

The TW2835 has two sensitivity parameters to detect night input such as the level sensitivity via the ND\_LVSENS (2x81, 2xA1, 2xC1, and 2xE1) register and the temporal sensitivity via the ND\_TMPSENS (2x81, 2xA1, 2xC1, and 2xE1) register. The ND\_LVSENS parameter controls threshold level of day and night. The ND\_TMPSENS parameter regulates the number of taps in the temporal low pass filter to control the temporal sensitivity. The large value of ND\_LVSENS and ND\_TMPSENS makes night detector less sensitive.

The TW2835 also supports dual detection mode for non-realtime application such as pseudo-8ch application via the MD\_DUAL\_EN (2x83, 2xA3, 2xC3, and 2xE3) register. The host can read night detection information for both VIN\_A and VIN\_B input via the IRQENA\_ND (1x7B) register.

### Video Control

The TW2835 has dual video controllers for display and record path. The TW2835 requires only external 64M SDRAM @ 32bit interface for proper operation. The TW2835 supports 8 channel display mode for display path and 4 channel for record path. The block diagram of video controller is shown in the following Fig 19.




Fig 19 Block diagram of video controller

The TW2835 supports channel blanking, boundary on/off, blink, horizontal/vertical mirroring, and freeze function for each channel. The TW2835 can capture last 4 images automatically for each channel when video loss is detected.

The TW2835 has three operating modes such as live, strobe and switch mode. Each channel can be operated in its individual operating mode. That is, the TW2835 can be operated in multi-operating mode if each channel has different operating mode. Live mode is used to display real time video as QUAD or full live display, strobe mode is used to display non-realtime video with strobe signal from host and switch mode is used to display time-multiplexed video from several channels. For switch mode, the TW2835 supports two different types such as switch live and switch still mode.

The TW2835 also provides four record picture modes such as normal record mode and frame record mode and DVR normal record mode and DVR frame record mode. For record path, channel size and position have a limitation to half or full size in the horizontal and vertical direction.

For display path, the TW2835 can save and recall video through external extended SDRAM and support image enhancement function for non-realtime video such as freezing or playback video and provide high performance 2X zoom function. For record path, the TW2835 supports a noise

reduction filter to reduce the compression data size and channel ID encoding that contains all current picture configurations.

The TW2835 also provides chip-to-chip cascade connection for 8 or 16 channel application.

## **Channel Input Selection**

The channel for display path can select 1 input from 8 video inputs including 4 live video inputs and 4 playback inputs, but the channel for record path can choose 1 input from 4 live video inputs. The live video inputs can be selected via the DEC\_PATH (0x80, 0x90, 0xA0, 0xB0 for display path, 1x60, 1x63, 1x66, 1x69 for record path) register and the playback inputs can be chosen via the PB\_PATH\_EN (1x10/13, 1x18/1B, 1x20/23, 1x28/2B) register. The Fig 20 shows the internal channel input selection.




Fig 20 Channel input selection

### **Channel Operation Mode**

Each channel can be working with three kinds of operating mode such as live, strobe and switch mode via the FUNC\_MODE (1x10, 1x13, 1x18, 1x1B, 1x20, 1x23, 1x28, and 1x2B for display path, 1x60, 1x63, 1x66, and 1x69 for record path) register. The operation mode can be selected individually for each channel so that multi-operating mode can be implemented.

#### **Live Mode**

If FUNC\_MODE is "0", channel is operated in live mode. For the live mode, the video display is updated with real time. This mode is used to display a live video such as QUAD, PIP, and POP.

When changing the picture configuration such as input path, popup priority, PIP, POP, and etc, the TW2835 supports anti-rolling sequence by monitoring channel update with the STRB\_REQ register (1x01 for display path, 1x54 for record path) after changing to strobe operation mode (FUNC\_MODE = "1"). The following Fig 21 shows the sequence to change picture configuration.




Fig 21 The sequence to change picture configuration

The status of STRB\_REQ register can also be read through MPP1/2 pin with control of the MPPMD and MPPSET (1xB0, 1xB1, 1xB3, and 1xB5) register.

### Strobe Mode

If FUNC\_MODE is "1", channel is operated in strobe mode. For strobe mode, video display is updated whenever the TW2835 receives strobe command from host like CPU or Micom. If host doesn't send a strobe command to the TW2835 anymore, the channel maintains the last strobe image until getting a new strobe command. This mode is useful to display non-realtime video input such as playback video with multiplexed signal input and to implement pseudo 8 channel application or dual page mode or panorama channel display. Specially, the TW2835 supports easy interface for pseudo 8channel application that will be covered in display path control section. The TW2835 also supports auto strobe function for auto playback display that will be covered later in auto strobe function section.

Strobe operation is performed independently for each channel via the STRB\_REQ (1x04, 1x54) register. But the STRB\_REQ register has a different mode for reading and writing. Writing "1" into STRB\_REQ in each channel makes the TW2835 updated by each incoming video. The updating status after strobe command can be known by reading the STRB\_REQ register. If reading value is "1", updating is not completed after getting the strobe command. In that case, this channel cannot accept a new strobe command or a disabling strobe command from host. To send a new strobe command, host should wait until STRB\_REQ state is "0". For freeze or non-strobe channel, the TW2835 can ignore the strobe command even though host sends it. In this case, the STRB\_REQ register is cleared to "0" automatically without any updating video. The status of STRB\_REQ register can also be read through MPP1/2 pin with control of the MPPSET (1xB3) register.

When updating video with a strobe command, the TW2835 supports field or frame updating mode via the STRB\_FLD (1x04, 1x54) register. Odd field of input video can be updated and displayed for STRB\_FLD = "0", even field for "1". For "2" of STRB\_FLD register, the TW2835 doesn't care for even or odd field, and updates video by next any field. If the STRB\_FLD register is "3", the strobe command updates video by frame. The following Fig 22 shows the example of strobe sequence for various STRB\_FLD value.




Fig 22 The example of strobe sequence for various STRB\_FLD setting

The timing of strobe operation is related only with input video timing and strobe operation can be performed independently for each channel. So each channel is updated with different timing. The TW2835 provides a special feature as dual page mode using the DUAL\_PAGE (1x01, 1x54) register. Although each channel is updated with different time, all channels can be displayed simultaneously in dual page mode. This means that the TW2835 waits until all channels are updated and then displays all channels with updated video at the same time. When dual page mode is enabled, host should send a strobe command for all channels and host should wait until all channels complete their strobe operations to send a new strobe command. The Fig 23 shows the example of 4 channel strobe sequences for dual page.




Fig 23 The example of 4 channel strobe sequences for dual page mode

#### **Switch Mode**

If FUNC\_MODE is "2", channel is operated in switch mode. The TW2835 supports 2 different switching types such as still switching and live switching mode via the MUX\_MODE (1x06, 1x56) register. For still switching mode, the TW2835 maintains the switched channel video as still image until next switching request, but for live switching mode the TW2835 updates every field of switched channel until next switching request. The live switching mode is used for channel sequencer without any timing loss or disturbing. In switch mode, there is a constraint that the picture size of all switched channel should be same even though their size can be varied. The TW2835 can switch the channel by fields or frames that can be programmed up to 1 field or 1 frame rate. But if the channel is on freeze state, skip mode or disabled, the TW2835 ignores the request for switch mode.

# Switch Trigger Mode

To operate the switching function properly, the channel switching should be requested with triggering that has three kinds of mode such as internal triggering from internal field counter, external triggering from external host or pin and interrupted triggering like alarm. The triggering mode can be selected by the TRIG\_MODE (1x56) register. The TW2835 supports all triggering mode in record path, but provides only interrupt triggering mode in display path.

The TW2835 contains 128 depth internal queues that have channel sequence information with internal or external triggering. Actual queue size can be defined by the QUE\_SIZE (1x57) register. The channel switching sequence in the internal queue is changed by setting "1" to QUE\_WR (1x5A) register after defining the queue address with the QUE\_ADDR (1x5A) register and the channel switching information with the MUX\_WR\_CH (1x59) register. The QUE\_WR register will be cleared automatically after updating queue. The channel sequence information can be read via the CHID\_MUX\_OUT (1x0A for display path, 1x5E for record path) register. The following Fig 24 shows the structure of switching operation.




Fig 24 The structure of switching operation when QUE\_SIZE = 7

For internal triggering mode, the switching period can be specified in the QUE\_PERIOD (1x58) register that has 1 ~ 1024 field range. The internal field counter can be reset at anytime using the QUE\_CNT\_RST (1x5B) register and restarted automatically after reset. To reset an internal

queue position, set "1" to QUE\_POS\_RST (1x5B) register and then the queue position will be restarted after reset. Both QUE\_CNT\_RST and QUE\_POS\_RST register can be cleared automatically after set to "1". The following Fig 25 shows an illustration of QUE\_POS\_RST and QUE\_CNT\_RST. The next queue position can be read via the QUE\_ADDR (1x5A) register.




Fig 25 The illustration of QUE\_POS\_RST and QUE\_CNT\_RST

For external triggering mode, the request of channel switching comes from the EXT\_TRIG (1x59) register or TRIGGER pin that is controlled by the PIN\_TRIG\_MD (1x56) register. Like internal triggering mode, writing "1" to the QUE\_POS\_RST register can reset the queue position in external triggering mode.

For interrupt triggering, host can request the channel switching at anytime via the INTR\_REQ (1x07, 1x59) register. The switching channel is defined by the INTR\_CH (1x07 for display path) or MUX\_WR\_CH (1x59 for record path) registers. Because the interrupted trigger has a priority over internal or external triggering in record path, the channel defined by the MUX\_WR\_CH can be inserted into the programmed channel sequence immediately.

## Switching Sequence

The TW2835 also provides various switching types as odd field, even field or frame switching via the MUX\_FLD (1x06, 1x56) register. For MUX\_FLD = "0", it is working as field switching mode with only odd field, but with only even field for MUX\_FLD = "1". For MUX\_FLD = "2" or "3", it is working as frame switching with both odd and even field.

Actually the channel switching is executed just before vertical sync of video output in field switching mode or before vertical sync of only odd field in frame switching mode. So all register for switching should be set before that time. Otherwise, the control values will be applied to the next field or frame. Likewise, the switching channel information is updated just before vertical sync of video output in field switching or before vertical sync of only odd field in frame switching mode.

Basically the switching sequence takes 4 field duration to display the switching channel from any triggering (field or frame). The host can read the current switching channel information through the MUX\_OUT\_CH (1x08, 1x6E) register. The TW2835 also supports external pin output for this channel information with DLINKI and MPP1/2 pin via the MPP\_MD and

MPP\_SET (1xB0, 1xB1, 1xB3, and 1xB5) register. The switching channel information can also be discriminated by the channel ID in the video stream. The following Fig 26 shows the illustration of channel switching with internal triggering.




Fig 26 The illustration of switching sequence when QUE\_SIZE = 3, QUE\_PERIOD = 1

The following Fig 27 shows the illustration of channel switching with the combination of internal triggering and interrupted triggering mode.




Fig 27 The interrupted switching sequence when QUE\_SIZE = 3, QUE\_PERIOD = 1

The TW2835 supports the skip function of the switching queue for switch mode in record path. In single chip application, the auto skip function of the switching queue can be supported if the MUX\_SKIP\_EN (1x5B) register is "1" and the NOVID\_MODE is "1" or "3". But in the chip-to-chip cascaded application, the skip function should be forced with the MUX\_SKIP\_CH (1x5C, 1x5D) register because the switching queue for whole channels is located in the lowest slaver device but cannot get the no-video information from the other chips. The QUAD MUX function in chip-to-chip cascade application will be covered in the "Chip-to-Chip Cascade Operation (page 76)".

### **Channel Attribute**

The TW2835 provides various channel attributes such as channel enabling, popup enabling, boundary selection, blank enabling, freeze, horizontal/vertical mirroring for both display and record path. As special feature, the TW2835 supports the last image capture function, save and recall function, image enhancement and playback input selection for display path. For last image capture mode, channel can be blanked or boundary can be blinked automatically on video loss state.

## **Background Control**

Summation of all active channel regions can be called as active region and the rest region except active region is defined as background region. The TW2835 supports background overlay and the overlay color is controlled via the BGDCOL (1x0F, 1x5F) register.

## **Boundary Control**

The TW2835 can overlay channel boundary on each channel region using the BOUND (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and it can be blinked via the BLINK (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register when BOUND is high. The boundary color of channel can be selected through the BNDCOL (1x0F, 1x5F) register. The blink period can be also controlled through the TBLINK (1x01, 1x52) register.

### **Blank Control**

Each channel can be blanked with specified color using the BLANK (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and the blank color can be specified via the BLKCOL (1x0F, 1x3F) register.

### Freeze Control

Each channel can capture last 4 field images whenever freeze function is enabled and display 1 field image out of the captured 4 field images using the FRZ\_FLD (1x0F, 1x3F) register. The freeze function can be enabled or disabled independently for each channel via the FREEZE (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register. The TW2835 also supports frame freeze function via the FRZ\_FRAME (1x01, 1x52) register, and 1 frame image out of the captured 2 frame images using the FRZ\_FLD (1x0F, 1x3F) register.



## **Last Image Captured**

When video loss has occurred or gone, the TW2835 provides 4 kinds of indication such as bypass of incoming video, channel blank, capture of last image, and capture of last image with blinking channel boundary depending on the NOVID\_MODE (1x05, 1x55) register. This function is working automatically on video loss. The capturing last image is same as freeze function described above. User can select 1 field image out of captured 4 filed images via the FRZ\_FLD (1x0F, 1x5F) register which is shared with freeze function. The TW2835 has frame freeze function via the FRZ\_FRAME (1x01, 1x52) register, and 1 frame image out of the captured 2 frame images using the FRZ\_FLD (1x0F, 1x3F) register.

### **Horizontal / Vertical Mirroring**

The TW2835 supports image-mirroring function for horizontal and/or vertical direction. The horizontal mirroring is achieved via the H\_MIRROR (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register and the vertical mirroring is attained via the V\_MIRROR (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, and 1x2C for display path, 1x61, 1x64, 1x67, and 1x6A for record path) register. It is useful for a reflection image in the horizontal and vertical direction from dome camera or car-rear vision system.

#### **Field to Frame Conversion**

If the displayed channel size is half size of the video input in vertical direction, the video input can be separated into two (odd/even) fields according to the line numbers such as odd line for odd field and even line for even field. With this conversion, the vertical resolution of the video input can be enhanced compared with simple half vertical scaling, but the field rate is reduced to half. This mode can be enabled via the FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D for display path, 1x62, 1x65, 1x68 and 1x6B for record path) register.



## **Display Path Control**

The TW2835 can save images in external memory and recall them to display. This function can be working in display path. The TW2835 also supports the special filter to enhance image quality in display path for non-realtime video display such as frozen image, recalled image from saved images or playback input with multiplexed video source. The TW2835 provides high performance 2X zoom function in the vertical and horizontal direction.

The TW2835 supports any kind of picture configuration for display path with arbitrary picture size, position and pop-up control. The TW2835 also provides 8 channel display function for full triplex application (Display + Record + Playback) and the pseudo 8ch display function for non-realtime application.

### Save and Recall Function

The save/recall function can be working independently for each channel and the number of the saved images depends on the picture size and field type. The TW2835 can save image only in live channel so that it cannot be saved in frozen channel. If channel is working on strobe operating mode, this channel can be saved with new strobe command. For switch operating mode, the channel can be saved only on switching time because this channel can be updated at this moment. But, the save function cannot be working simultaneously with 1 ~ 5 frame bitmap page mode because both regions are overlapped with each other.

To save image, several parameters should be controlled that are the SAVE\_FLD, SAVE\_HID, SAVE\_ADDR (1x02) and SAVE\_REQ (1x03) registers. The SAVE\_FLD determines field or frame type for image to be saved. Even though the channel to be saved is hidden by upper layer picture, it can be saved using the SAVE\_HID register that makes no effect on current display. The saving function is requested by writing "1" to the SAVE\_REQ register and this register will be cleared when saving is done. Before it is cleared, the TW2835 cannot accept new saving request. The SAVE\_ADDR register defines address where an image will be saved. Because 4M bits is allocated for each 1 field image, SAVE\_ADDR can have range with 4 ~ 11 because the first 0~ 3 and last 12 ~ 15 addresses are reserved for normal operation so that it cannot be used for saving function.

To recall the saved video image, several parameters are required such as RECALL\_FLD (1x03), RECALL\_EN (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, 1x2C) and RECALL\_ADDR (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, 1x2D) registers. If the RECALL\_EN is "1", the TW2835 recalls the saved image that is located at the RECALL\_ADDR in external memory and displays it just like incoming video. The RECALL\_FLD register determines 1 field or 1 frame mode to display.

The following Fig 28 illustrates the relationship between external SDRAM size and SAVE\_ADDR / RECALL\_ADDR.






Fig 28 The relationship between SDRAM size and image Size

## Image Enhancement

In non-realtime video such as frozen image, recalled image from saved images and playback input with multiplexed video source, the line flicker noise can be found in image because it displays same field image for both odd and even field. The embedded filter in the TW2835 can remove effectively this line flicker noise and be enabled via the ENHANCE (1x11, 1x14, 1x19, 1x1C, 1x21, 1x24, 1x29, 1x2C) register for each channel. This filter coefficient can be controlled via the FR\_EVEN\_OS and FR\_ODD\_OS (1x0B) register. The TW2835 also supports an automatic image enhancement mode via the AUTO\_ENHANCE (1x05) register that is checking the channel operation mode such as recalling the saved or frozen image and then enabling the enhancement filter.

### **Zoom Function**

The TW2835 supports high performance 2X zoom function in the vertical and horizontal direction for display path. The zoom function can be working in any operation mode such as live, strobe and switch mode. Conventional system also has zoom function, but it has a very poor quality due to line flicker noise even though interpolation filter is adapted. The TW2835 provides high quality zoom characteristics using a high performance interpolation filter and image enhancement technique. When zoom is executed, the image enhancement is operated automatically and the zoom filter coefficient can be controlled via the ZM\_EVEN\_OS and ZM\_ODD\_OS (1x0B) register.

The zoomed region will be defined with the ZOOMH (1x0D) and ZOOMV (1x0E) registers and can be displayed via the ZMBNDCOL, ZMBNDEN, ZMAREAEN, ZMAREA (1x0C) register. The zoom operation is enabled via the ZMENA (1x0C) register.

The TW2835 also supports only horizontal direction zoom via the H\_ZM\_MD (1x0C) register. This mode is useful to display full size from playback input with CIF format (360x240 @ NTSC, 360x288 @ PAL). In this mode, ZOOMV register is useless because vertical direction has no meaning in this mode.

## **Picture Size and Popup Control**

Each channel region can be defined using its own PICHL (1x30, 1x34, 1x38, 1x3C, 1x40, 1x44, 1x48, and 1x4C), PICHR (1x31, 1x35, 1x39, 1x3D, 1x41, 1x45, 1x49, and 1x4D), PICVT (1x32, 1x36, 1x3A, 1x3E, 1x42, 1x46, 1x4A, and 1x4E), and PICVB (1x33, 1x37, 1x3B, 1x3F, 1x43, 1x47, 1x4B, and 1x4F) register. If more than 2 channels have same region, there will be a conflict of what to display for that area. Generally the TW2835 defines that the channel 0 has priority over channel 7. So if a conflict happens between more than 2 channels, the channel 0 will be displayed first as top layer and then channel 1 and 2 and 3 are hidden beneath.

The TW2835 also provides a channel pop-up attribute via the POP\_UP (1x10, 1x13, 1x18, 1x1B, 1x20, 1x23, 1x28, and 1x2B) register to give priority for another display. If a channel has pop-up attribute, it will be displayed as top layer. This feature is used to configure PIP (Picture-In-Picture) or POP (Picture-Out-Picture). The following Fig 29 shows the channel definition and priority for display path.




Fig 29 The channel position and priority in display path

## **Full Triplex Function**

The TW2835 provides a full triplex function that implies to support four channel live, four channel playback display and four channel record output. The playback input is selected via the PB\_PATH\_EN (1x10, 1x13, 1x18, 1x1B, 1x20, 1x23, 1x28, and 1x2B) register for display path and the selected channel is updated automatically from the channel ID decoder via the PB\_CH\_NUM (1x16, 1x1E, 1x26, and 1x2E) register. The auto-cropping and auto-strobe mode is very useful to display the playback input with multiplexed or dual page video format. (A detailed description for playback path is referred to "Playback Path Control" Chapter, page 57) The TW2835 also supports pseudo 8 channel display mode with any picture configuration for non-realtime application. The TW2835 has a respective strobe request bit for each channel (STRB\_REQ, 1x03 register) so that the channel is updated easily by host after the analog switch is changed. The following Fig 30 shows an illustration of pseudo 8-channel system.




Fig 30 Pseudo 8 channel display operation

## **Playback Path Control**

The TW2835 supports the playback function for variable record mode input such as normal record mode, frame record mode, DVR normal record mode, and DVR frame record mode. The TW2835 also provides auto cropping and auto strobe function for playback input through auto channel ID decoding. The auto strobe function implies that the selected channel is updated automatically from the playback input of the time-multiplexed full D1, CIF or Quad record format.

If the channel operation mode is live mode (FUNC\_MODE = "0"), the playback input can be bypassed in display path, but the auto cropping function from the channel ID decoder is available to separate each channel from the multi-channel format such as QUAD (Auto cropping function is described in "Cropping Function" section, page 34). The displayed channel can be selected via the PB CH NUM (1x16, 1x1E, 1x26, and 1x2E) register.

If the channel operation mode is strobe mode (FUNC\_MODE = "1"), the auto strobe function is used to update the channel automatically for the playback input of the time-multiplexed full D1, CIF or Quad record format through channel ID decoder. The auto strobe function is enabled by the PB\_AUTO\_EN (1x16) and PB\_CH\_NUM (1x16, 1x1E, 1x26, and 1x2E) register and can also be used for pseudo 8 channel display of playback input with the dual page mode or pseudo 8 channel MUX mode.

The TW2835 supports event strobe mode with event information in auto channel ID. It makes the channel updated whenever event information in auto channel ID is detected. The event strobe mode can be enabled via the EVENT\_PB (1x16, 1x1E, 1x26, and 1x2E) register.

The TW2835 provides an anti-rolling function for the case of changing the picture configuration in playback application through the PB\_STOP (1x16, 1x1E, 1x26, and 1x2E) register. If the PB\_STOP is set to high in strobe operation mode (FUNC\_MODE = "1"), the channel is not updated until the PB\_STOP is set to low after picture configuration is changed.

To remove the image shaking from the playback input of frame switching mode, the TW2835 also supports frame to field conversion in auto strobe mode via the FLD\_CONV (1x16, 1x1E, 1x26, and 1x2E) register. It makes the channel updated with only 1 field even though the playback input is made up of frame.

#### Normal Record Mode

The TW2835 provides various playback functions for normal record mode input. For playback input of live mode, the FUNC\_MODE should be set to "0" and then it can be bypassed and displayed in live mode. For playback input of multiplexed record format, the FUNC\_MODE should be set into "1" and then the auto strobe function is used for automatic display of the selected channel. The following Fig 31 shows the examples of playback function for normal record mode using bypass, auto cropping, scaling, repositioning, and popup control.




Fig 31 The examples of the playback function for normal record mode

The following Fig 32 shows the various display examples for various playback input format using auto strobe function.




Fig 32 The example of auto strobe function for normal record mode

#### Frame Record Mode

The TW2835 supports the playback function for frame record mode input. The playback input of frame record mode is formed with 1 frame so that the vertical lines of each playback channel have twice as many as the normal record mode. So if the displayed channel size is half size of the playback input in vertical direction, the playback input can be separated into two (odd/even) fields according to the line numbers such as odd line for odd field and even line for even field. With this conversion, the vertical resolution of the playback input can be enhanced compared with simple half vertical scaling of the playback input. This mode can be enabled via the FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register.

The following Fig 33 shows the various display examples with auto cropping, auto strobe, and scaling function for playback input using frame record mode.




Fig 33 The examples of the playback function for frame record mode

The following Fig 34 shows the illustration of this conversion from frame record mode to normal display mode in playback application.




Fig 34 The conversion from frame record mode to normal display mode

The TW2835 also supports only horizontal zoom mode via the H\_ZM\_MD (1x0C) register. This mode is useful to display the playback input of frame record mode to full size image. The following Fig 35 shows the illustration of this conversion in playback application.




Fig 35 The conversion from frame record mode to full image

#### **DVR Normal Record Mode**

If the playback input is the DVR normal record mode, it cannot be displayed directly because it is special mode not for display but for record to compression part. The TW2835 supports the conversion from this DVR normal record mode to normal display mode via the DVR\_IN (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register. For auto cropping function of the playback with this mode, the PB\_CROP\_MD (0x38) register should be set into "1" to crop the 1/4 vertical picture size (Please refer to "Cropping and Scaling Function for Playback" section in Page 34).

The following Fig 36 shows the illustration of conversion from DVR normal record mode to normal display mode in playback application.




Fig 36 The conversion from DVR normal record mode to normal display mode

The TW2835 supports all channel attributes in this mode except the scaling function for vertical direction. So the picture size in this mode will be fixed to Quad (360x120).

### **DVR Frame Record Mode**

The TW2835 also provides the conversion from DVR frame record mode to normal display mode using combination of frame record mode and DVR normal record mode via the DVR\_IN and FIELD\_OP (1x12, 1x15, 1x1A, 1x1D, 1x22, 1x25, 1x2A, and 1x2D) register. The following Fig 37 shows the illustration of conversion from DVR frame record mode to normal display mode in playback application.




Fig 37 The conversion from DVR frame record mode to normal display mode

Like DVR normal record mode, all channel attributes can be supported, but the scaling function cannot be supported in this mode. So the channel size will be fixed to Quad size. To implement PIP or POP application with smaller size than Quad, only odd line data is used with channel size definition, scaling and enhancement function.

Like frame record mode, the only horizontal zoom mode is useful to display the playback input of DVR frame record mode to full size image via the DVR\_IN and H\_ZM\_MD (1x0C) register. The following Fig 38 shows the illustration of this conversion from DVR frame record mode to normal display mode for full image in playback application.




Fig 38 The conversion from DVR frame record mode to normal display mode for full image

### **Record Path Control**

The TW2835 supports 4 record modes such as normal record mode, frame record mode, DVR record mode and DVR frame record mode. The DVR record mode and DVR frame record mode generate continuous video stream for each channel and transfer it to compression part (M-JPEG or MPEG) so that they are very useful for DVR application. The frame record mode can be used to record each channel with full vertical resolution. Especially the TW2835 includes a noise reduction filter in record path so that it can reduce spot noise and then provide less compression file size.

The record mode is selected via the DIS\_MODE and FRAME\_OP (1x51) register. If the FRAME\_OP is "0", the DIS\_MODE = "0" stands for normal record mode and the DIS\_MODE = "1" represents DVR record mode. If the FRAME\_OP is "1", the DIS\_MODE = "0" stands for frame record mode and the DIS\_MODE = "1" represents DVR frame record mode.

The TW2835 supports high performance free scaler vertically and horizontally in display path, but has the size and position limitation such as Full / Quad / CIF in record path. The TW2835 also provides four channel real-time record mode with full D1 format using DLINKI and MPP1/2 pin.

### **Normal Record Mode**

Each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal and vertical half size (QUAD), "1" for horizontal full size and vertical half size, "2" for horizontal half size and vertical full size, and "3" for horizontal and vertical full size. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for only horizontal half offset, "2" for only vertical half offset, and "3" for horizontal and vertical half offset. The channel size and location should be defined within the full picture size. (i.e. PIC\_SIZE = "3" & PIC\_POS = "2" is not allowed)

The horizontal full size of picture is controlled via the SIZE\_MODE (1x51) register such as "0" for 720 pixels, "1" for 702 pixels, and "2" for 640 pixels. Likewise, the vertical full size is selected by the SYS5060 (1x00) register such as "0" for 240 lines and "1" for 288 lines.

If more than 2 channels have same region, there will be a conflict of what to display for that area. Generally the TW2835 defines that the channel 0 has priority over channel 3. So if a conflict happens between more than 2 channels, the channel 0 will be displayed first as top layer and then the channel 1, 2 and 3 are hidden beneath. The TW2835 also provides a channel pop-up attribute via the POP\_UP (1x60, 1x63, 1x66, and 1x69) register to give priority for another display. If a channel has pop-up attribute, it will be displayed as top layer. The following Fig 39 shows the example of the channel position and size control in normal record mode.




Fig 39 The channel position and size control in normal record mode

### Frame Record Mode

The frame record mode is similar to normal record mode except that the definition of picture size is extended to frame area and only one field data can be output in 1 frame. The odd or even field selection is controlled via the FRAME\_FLD (1x51) register. Like normal record mode, each channel position and size are defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal half size and vertical full size, "1" for horizontal and vertical full size, but "2" or "3" is not allowed. That is, the channel size for vertical direction supports only one field size. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for only horizontal half offset, "2" for only vertical 1 field offset, and "3" for horizontal half picture offset and vertical 1 field offset. The channel size and location should be defined within the full picture size. In frame record mode, the TW2835 also supports the full operation mode such as live, strobe or switch operation and provides a pop-up attribute via the POP\_UP register. The Fig 40 shows the example of the channel position and size control in frame record mode.




Fig 40 The channel position and size control in frame record mode

### **DVR Normal Record Mode**

The DVR normal record mode outputs the continuous video stream for compression part (M-JPEG or MPEG) in DVR application. Like normal record mode, each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register.

The channel size is defined via the PIC\_SIZE register such as "0" for horizontal and vertical half size (QUAD), "1" for horizontal full size and vertical half size, "2" for horizontal half size and vertical full size, and "3" for horizontal and vertical full size. The channel position is defined via the PIC\_POS register such as "0" for no vertical offset, "1" for vertical 1/4 picture offset, "2" for vertical 1/2 picture offset and "3" for vertical 3/4 picture offset. The channel size and location should be defined within the full picture size. In DVR normal record mode, the TW2835 also supports the full operation mode such as live, strobe or switch operation and provides a pop-up attribute via the POP\_UP register. But the channel boundary is not supported in DVR normal record mode. The following Fig 41 shows the example of the channel position and size control in DVR normal record mode.




Fig 41 The channel position and size control for DVR normal record mode

### **DVR Frame Record Mode**

The DVR frame record mode is the combination of frame record mode and DVR normal record mode. The odd or even field selection is controlled via the FRAME\_FLD (1x51) register like frame record mode. The TW2835 also supports the full operation mode such as live, strobe or switch operation, but the channel boundary is not supported in DVR frame record mode.

Like frame record mode, each channel position and size can be defined using its own PIC\_SIZE (1x6C), and PIC\_POS (1x6D) register. The channel size is defined via the PIC\_SIZE register such as "0" for horizontal half size and vertical full size, "1" for horizontal and vertical full size, but "2" or "3" is not allowed. The channel position is defined via the PIC\_POS register such as "0" for no horizontal and vertical offset, "1" for vertical half offset, "2" for vertical 1 field offset, and "3" for vertical 1 and half field offset. The channel size and location should be defined within the full picture size. The following Fig 42 shows the example of DVR frame record mode.




Fig 42 The channel position and size control for DVR frame record mode

#### **Noise Reduction**

The TW2835 includes a noise reduction filter in record path and the characteristic can be controlled via the TM\_WIN\_MD (1x52), MEDIAN\_MD, TM\_SLOP, and TM\_THR (1x50) register. But this noise reduction filter is only available for normal record mode.

The TM\_WIN\_MD register defines window type to reduce spot noise as "0" for 3X3 matrix, "1" for cross matrix, "2" for multiplier matrix, and "3" for vertical bar matrix. The MEDIAN\_MD defines the noise reduction filter mode as "0" for adaptive threshold median filter mode, "1" for normal median filter mode. For adaptive threshold median filter mode, the TW2835 has cross-correlation detector for noise detection. If cross-correlation value is over than TM\_THR of noise threshold level, the noise reduction filter will be operated according to the graph defined by the TM SLOP register.

The following Fig 43 shows the slope control for adaptive threshold median filter mode.




Fig 43 The slope control for adaptive threshold median filter mode

The TW2835 supports the noise reduction filter for each channel via the NR\_EN (1x60, 1x63, 1x66, and 1x69) register. The TW2835 also supports auto noise reduction filter mode via the AUTO\_NR\_EN (1x55) register that is enabled when night is detected. Additionally the TW2835 has programmable black level of luminance component in record path to reduce the black spot noise via the LIM\_656\_Y (0xC1, and 0xC2) register.



### **Channel ID Encoder**

The TW2835 supports the channel ID encoding to detect the picture information in video stream for record path. The TW2835 has three kinds of channel ID such as User channel ID, Detection channel ID and Auto channel ID. The User channel ID is used for customized information such as system information and date. The Detection channel ID is used for detected information of current live input such as motion, video loss, blind and night detection. The Auto channel ID is employed for automatic identification of picture configuration such as video input path number with cascaded stage, analog switch, event, region enable, and field/frame mode information. The TW2835 also supports both analog and digital type channel ID during VBI period.

#### **Channel ID Information**

The channel ID can be composed of 8 byte User channel ID, 8 byte Detection channel ID and 4 byte Auto channel ID. The User channel ID is defined by user and may be used for system information, date and so on. The Detection channel ID is used for the detected information such as video loss state, motion, blind and night detection. The Auto channel ID is used to identify the current picture configuration. Basically the Auto channel ID has 4 byte data that contains 4 region channel information in one picture such as QUAD split image. That is, each region has 1 byte channel information. The Auto channel ID format is described in the following Table 4.

Bit	Name	Function
7	REG_EN	Region Enable Information
6	EVENT	New Event Information
5	FLDMODE	Sequence Unit (0 : Frame, 1 : Field)
4	ANAPATH	Analog switch information
[3:2]	CASCADE	Cascaded Stage Information
[1:0]	VIN_PATH	Video Input Path Number (depending on DEC_PATH_Y)

Table 4. The Auto channel ID information

The REG\_EN is used to indicate whether the corresponding 1/4 region is active or blank. The EVENT is used to denote the updating information of each channel in live, strobe or switch operation. Especially the EVENT information is very useful for switch operation or non-realtime application such as pseudo 8ch or dual page mode because each channel can be updated whenever EVENT is detected. The FLDMODE is used to denote the sequence unit such as frame or field. The ANAPATH is used to identify the analog switch information in the channel input path. The ANAPATH information is required for non-realtime application such as pseudo 8ch, dual page or pseudo 8channel MUX application using analog switch. The CASCADE is used to indicate the cascaded stage of channel in chip-to-chip cascaded application. The VIN\_PATH information is used to indicate the video input path of channel.

Four bytes of Auto channel ID can be distinguished by its order. The first byte of Auto channel ID defines the left top region channel. Likewise the second byte defines the right top, the third byte defines the left bottom and the fourth byte defines the right bottom region channel in one picture. The following Fig 44 shows the example of Auto channel ID for various recording output formats.




Fig 44 The example of auto channel ID for various record output formats

The Detection channel ID consists of 2 bytes because each channel requires 4 bits for video loss, motion, blind and night detection information. The detailed Detection channel ID format is described in the following Table 5.

Table 5. The Detection channel ID information

Bit	Name	Function
3	NOVID	Video loss Information (0 : Video is Enabled, 1 : Video loss)
2	MD_DET	Motion Information (0 : No Motion, 1 : Motion)
1	BLIND_DET	Blind Information (0 : No Blind, 1 : Blind)
0	NIGHT_DET	Night Information (0 : Day, 1 : Night)

In analog channel ID type, 4 byte information can be inserted in one line so that only the half line is required for 1 chip detection channel ID, but two lines are always reserved for detection channel ID in case of cascaded application. For cascaded application, max 8 bytes are needed for detection channel ID information. The order of those channel ID depends on the cascaded stage via the LINK\_NUM (1x00) register. That is, the master chip information (LINK\_NUM = "0") is output at first order and the last slave chip information (LINK\_NUM = "3") at last. The TW2835 also supports non-realtime detection channel ID format via the VIS\_DM\_MD (1x83) register. The non-realtime detection channel ID requires 4 bytes for 8 channel information. So one line is used for it and the order is that VIN\_A information (ANA\_SW = "0") is output at first and VIN\_B information at last.

## **Analog Type Channel ID in VBI**

The TW2835 supports the analog type channel ID during VBI period. The analog channel ID can include an Auto channel ID, Detection channel ID and User channel ID. Each channel ID can be enabled via the VIS\_AUTO\_EN, AUTO\_RPT\_EN, VIS\_DET\_EN, VIS\_USER\_EN (1x80) registers. The Auto channel ID requires one line basically, but can need one more line for repetition. Both Detection channel ID and User channel ID require two lines so that total six lines are used for analog type channel ID.

The vertical starting position of analog channel ID is controlled by the VIS\_LINE\_OS (1x83) register with 1 line unit and the horizontal starting position is defined via VIS\_PIXEL\_HOS(1x81) register with 2 pixel unit. The pixel width of each bit is controlled by the VIS\_PIXEL\_WIDTH (1x82) register and the magnitude of each bit is defined by the VIS\_HIGH\_VAL/VIS\_LOW\_VAL (1x84/1x85) register.

The analog channel ID consists of run-in clock, channel ID data, type and parity bit. The run-in clock insertion is enabled via the VIS\_RIC\_EN (1x80) register. The channel ID data can include 4 byte information and the channel ID type contains 3 bits that "0" is meant for Auto channel ID, "1" for repeated channel ID, "2" for Detection channel ID of master and first slave stage chip, "3" for Detection channel ID of second and third slave chip, "4" for User channel ID of VIS\_MAN0~3, and "5" for User channel ID of VIS\_MAN4~8. The parity is 1 bit width and used for even parity. The analog channel ID is located right after digital channel ID line. The following Fig 45 shows the illustration of analog channel ID.




Fig 45 The illustration of analog channel ID

## **Digital Type Channel ID in VBI**

The TW2835 also provides the digital type channel ID during VBI period. It's useful for DSP application because the channel ID can be inserted in just 1 line with special format. The digital channel ID is located before analog channel ID line. The digital channel ID can be enabled via the VIS\_CODE\_EN (1x80) register.

The digital channel ID is inserted in Y data in ITU-R BT.656 stream and composed of ID # and channel information. The ID # indicates the index of digital type channel ID including the Start code, Auto/Detection/User channel ID and End code. The ID # has  $0 \sim 63$  index and each channel information of 1 byte is divided into 2 bytes of 4 LSB that takes "50h" offset against ID # for discrimination. The Start code is located in ID#  $0 \sim 1$  and the Auto channel ID is situated in ID#  $2 \sim 9$ . The Detection channel ID is located in ID #  $10 \sim 25$  and the User channel ID is situated in ID #  $26 \sim 41$ . The End code occupies the others. The digital channel ID is repeated more than 5 times during horizontal active period. The following Fig 46 shows the illustration of the digital channel ID.




Fig 46 The illustration of the digital channel ID in VBI period

## **Digital Type Channel ID in Channel Boundary**

The TW2835 also supports the extra type of digital channel ID in horizontal boundary of each channel. This information can be used for very easy memory management of each channel in DSP solution because this digital channel ID information includes not only the channel information but also line number of picture. The Auto channel ID format is described in the following Table 6.

Table 6 The digital channel ID information in active area

Bit	Name	Function
[15:7]	LINENUM	Active Line number
6	FIELD	Field Polarity Information
5	REG_EN	Region Enable Information
4	ANAPATH	Analog switch information
[3:2]	CASCADE	Cascade Stage Information
[1:0]	VIN_PATH	Video Input Path Number (depending on DEC_PATH_Y)

This digital channel ID is enabled in the horizontal active area by setting "1" to the CH\_START (1x55) register. The following Fig 47 shows the digital channel ID in channel boundary.




Fig 47 The digital channel ID format in channel boundary

### **Chip-to-Chip Cascade Operation**

The TW2835 supports chip-to-chip cascade connection up to 4 chips for 16-channel application and also provides the independent operation for display and record path. That is, the display path can be operated with cascade connection even though the record path is working in normal operation. Likewise, the cascade connection of record path is limited within 4 chips while the infinite cascade connection of display path can be supported for more than 16-channel application.

In cascade operation, the TW2835 transfers all information of slaver chips to master chip including video data, zoom factors, switching information and 2D box except overlay information such as single box, mouse pointer and bitmap information. Therefore, the master chip should be controlled for overlay and the lowest slaver chip should be controlled for the others such as video data, zoom control and switching queue.

### **Channel Priority Control**

When 2 channels are overlapped in chip-to-chip cascade operation for display path, there is a priority with the following order such as popup attributed channel of master device, popup attributed channel of slaver device, non-popup attributed channel of master device and non-popup attributed channel of slaver device. Using this popup attribute, the TW2835 can implement the channel overlay such as PIP, POP, and full D1 format channel switching in chip-to-chip cascade connection.

For QUAD multiplexing record output in chip-to-chip cascade application, the popup priority of the channel is controlled via the QUAD\_MUX queue. The QUAD\_MUX operation is enabled via the POS\_CTL\_EN (1x70) register and the operation mode should be set into strobe operation (FUNC\_MODE = "1"). If the POS\_CTL\_EN is "0", the channel position is defined via the PIC\_POS (1x6D) register and the priority from top to bottom layer is controlled by the popup attribute like the display path. If the POS\_CTL\_EN is "1", the channel position and priority is controlled by the pre-defined queue or interrupt.

The TW2835 supports the interrupt triggering via the POS\_INTR (1x70), POS\_CH (1x73, 1x74) register and also provides the internal or external triggering mode for the QUAD\_MUX operation. The triggering mode is selected via the POS\_TRIG\_MODE (1x70) register such as "0" for external trigger mode and "1" for internal trigger mode.

The QUAD\_MUX queue size can be defined by the POS\_QUE\_SIZE (1x71) register. To change the channel popup sequence in internal queue, the POS\_QUE\_WR (1x75) register should be set to "1" after defining the queue address with the POS\_QUE\_ADDR (1x75) register and the channel number with the POS\_CH (1x73, 1x74) register. The POS\_QUE\_WR register will be cleared automatically after updating queue. The QUAD\_MUX queue is shared with the normal switching queue so that the maximum queue size for QUAD\_MUX is 32 (=128/4) depth.

The QUAD\_MUX switching period can be defined via the POS\_QUE\_PERIOD (1x72) register that has 1 ~ 1024 period range in the internal triggering mode. The switching period unit is controlled via the POS\_FLD\_MD (1x71) register as field or frame. If switching period unit is frame, switching will occur at the beginning of odd field. The internal field counter can be reset at anytime using the POS\_CNT\_RST (1x75) register that will be cleared automatically after set

to "1". To reset an internal queue position, the POS\_QUE\_RST (1x75) register should be set to "1" and will be cleared automatically after set to "1". The structure of QUAD\_MUX switching operation is shown in the following Fig 48.




Fig 48 The structure of QUAD\_MUX switching operation when POS\_SIZE = 7

For QUAD\_MUX switching operation by field unit, the TW2835 supports an auto strobe mode for channel to be updated automatically with specific field data. The STRB\_FLD (1x04, 1x54) register is used to select specific field data in strobe mode and the STRB\_AUTO (1x07, 1x57) register is used to update it automatically.

The QUAD\_MUX operation has several limitations. The first is that the channel region should not be overlapped with other channel region via the PIC\_SIZE and PIC\_POS register. The second is that the channel position and popup property in live or strobe operation mode can be controlled by the popup/position control. But the channel position and priority in switch operation mode is determined by the QUAD\_MUX queue. The third is that the POS\_CH register in QUAD\_MUX queue should be set as the following sequence that is the left top, right top, left bottom and right bottom position in the picture. The POS\_CH register includes the cascade stage and channel number information.

#### 120 CIF/Sec Record Mode

For chip-to-chip cascade connection, the DLINKI, VLINKI and HLINKI pin in master chip should be connected to VDOUTX, VSENC and HSENC pin in slaver chips. So the VDOUTX, VSENC and HSENC output pin is only available in master device when cascaded.

The TW2835 has several registers for cascade operation such as the LINK\_EN, LINK\_NUM, LINK\_LAST (1x00) and SYNC\_DEL (1x7E) register. For lowest slaver chip, both LINK\_LAST\_X and LINK\_LAST\_Y should be set to "1". To receive the cascade data from slaver chip, either LINK\_EN\_X or LINK\_EN\_Y should be set to "1". To transfer the cascade data properly among the chips, the LINK\_NUM and SYNC\_DEL should be set properly in accordance with its order. The information of switching channel can be taken from master chip via the channel ID in video stream output or by reading the MUX\_OUT\_CH (1x08, 1x6E) register. The information of switching channel can also be taken from the lowest slaver chip via the MPP1/2 pins. The following Fig 49 illustrates the cascade connection for 120 CIF/Sec record mode.




Fig 49 The cascade connection for 120 CIF/sec record mode

#### 240 CIF/Sec Record Mode

The TW2835 supports 240 CIF/Sec record mode in chip-to-chip cascade connection. In this case, the display path is composed of 4 chip cascade stage, but the record path consists of 2 chip cascade stage. That is, two lowest slaver chips for record path should be set with the LINK\_LAST\_Y = "1" and the switching channel information can be taken from two master chips for record path via the channel ID in video stream or by reading the MUX\_OUT\_CH (1x6E) register. The following Fig 50 illustrates the cascade connection for 240 CIF/Sec record mode.




Fig 50 The cascade connection for 240 CIF/sec record mode

#### 480 CIF/Sec Record Mode

The TW2835 also supports 480 CIF/Sec record mode in chip-to-chip cascade connection. In this case, the display path is composed of 4 chip cascade stage, but the record path has no cascade connection. Even though the record path has no cascade connection, the LINK\_NUM should be set properly in accordance with its cascade order for correct channel number in channel ID and the LINK\_EN\_Y should be set to "0" or the LINK\_LAST\_Y should be set to "1". The TW2835 transfers the slaver chip information to master chip such as zoom control and 2D box only for display path and the switching channel information for record path can be taken from each chip via the channel ID in video stream or by reading the MUX\_OUT\_CH (1x6E) register. The following Fig 51 illustrates the cascade connection for 480 CIF/Sec record mode.




Fig 51 The cascade connection for 480 CIF/Sec record mode

# **Infinite Cascade Mode for Display Path**

In normal cascade connection, the master chip has LINK\_NUM = "0" and the lowest slaver chip has LINK\_NUM = "3". The master chip can output both display and record path, but the slaver device can output only record path. To implement more than 16 channel application, the TW2835 also provides the infinity cascade connection for display path. That is, the video data and popup information can be transferred to next cascade chip even though the master chip is set with LINK\_NUM = "0" and the slaver chip with LINK\_NUM = "3" for display path. This mode can be enabled via the T\_CASCADE\_EN (1x7F) register.

The following Fig 52 illustrates the multiple cascade connection for display path. In this example, the display path in the last master chip can output 32 channel video and the record path can implement "480 CIF/sec" with lower 4 chips and "120 CIF/sec" with upper 4 chips.




Fig 52 Infinite cascade mode for display path

# **OSD (On Screen Display) Control**

The TW2835 provides various overlay layers such as 2D box layer, bitmap layer, single box layer and mouse pointer layer that can be overlaid on display and record path independently. The following Fig 53 shows the overlay block diagram.




Fig 53 Overlay block diagram

The bitmap data can be downloaded from host and supported up to 2 fields \* 6 pages for display path and 2 field \* 1 page for record path. The TW2835 supports four single and 2D arrayed boxes that are programmable for size, position and color.

Dual analog video outputs and dual digital video outputs can enable or disable a bitmap, single box and mouse pointer overlay respectively. The overlay priority of OSD is shown in Fig 54. The various OSD overlay function is very useful to build GUI interface.




Fig 54 The overlay priority of OSD layer

# 2 Dimensional Arrayed Box

The TW2835 supports four 2D arrayed boxes that have programmable cell size up to 16x16. The 2D arrayed box can be used to make table menu or display motion detection information via the 2DBOX\_MODE (2x60, 2x68, 2x70, 2x78) register. The 2D arrayed box is displayed on each path by the 2DBOX\_EN (2x60, 2x68, 2x70, and 2x78) register.

For each 2D arrayed box, the number of row and column cells is defined via the 2DBOX\_HNUM and 2DBOX\_VNUM (2x66, 2x6E, 2x76, and 2x7E) registers. The horizontal and vertical location of left top is controlled by the 2DBOX\_HL (2x62, 2x6A, 2x72, and 2x7A) register and the 2DBOX\_VT (2x64, 2x6C, 2x74, and 2x7C) registers. The horizontal and vertical size of each cell is defined by the 2DBOX\_VW (2x65, 2x6D, 2x75, and 2x7D) registers and the 2DBOX\_HW (2x63, 2x6B, 2x73, and 2x7B) registers. So the whole size of 2D arrayed box is same as the sum of cells in row and column.

The boundary of 2D arrayed box is enabled by the 2DBOX\_BNDEN (2x61, 2x69, 2x71, and 2x79) register and its color is controlled via the 2DBOX\_BNDCOL (2x5F) register which selects one of 4 colors such as 0% black, 25% gray, 50% gray and 75% white.

Especially the TW2835 provides the function to indicate cursor cell inside 2D arrayed box. The cursor cell is enabled by the 2DBOX\_CUREN (2x60, 2x68, 2x70, and 2x78) register and the displayed location is defined by the 2DBOX\_CURHP and 2DBOX\_CURVP (2x67, 2x6F, 2x77, and 2x7F) registers. Its color is a reverse color of cell boundary. It is useful function to control motion mask region.

The plane of 2D arrayed box is separated into mask plane and detection plane. The mask plane represents the cell defined by MD\_MASK (2x86 ~ 2x9D, 2xA6 ~ 2xBD, 2xC6 ~ 2xDD, 2xE6 ~ 2xFD) register. The detection plane represents the motion detected cell excluding the mask cells among whole cells. The mask plane of 2D arrayed box is enabled by the 2DBOX MSKEN (2x60, 2x68, 2x70, 2x78) register and the detection plane is enabled by the 2DBOX\_DETEN (2x60, 2x68, 2x70, 2x78) register. The color of mask plane is controlled by the MASK\_COL (2x5B ~ 2x5E) register and the color of detection plane is defined by the DET COL (2x5B ~ 2x5E) register which selects one out of 12 fixed colors or 4 user defined colors using the CLUT (2x13 ~ 2x1E) register. The mask plane of 2D arrayed box shows the mask information according to the MD MASK registers automatically and the additional narrow boundary of each cell is provided to display motion detection via the 2DBOX\_DETEN register and its color is a reverse cell boundary color. The plane can be mixed with video data by the 2DBOX MIX (2x60, 2x68, 2x70, 2x78) register and the alpha blending level is controlled as 25%, 50%, and 75% via the ALPHA\_2DBOX (2x1F) register. Even in the horizontal / vertical mirroring mode, the video data and motion detection result can be matched via the 2DBOX HINV and 2DBOX VINV (2x81, 2xA1, 2xC1, 2xE1) registers.

The TW2835 has 4 2D arrayed boxes so that 4 video channels can have its own 2D arrayed box for motion display mode. To overlay mask information and motion result on video data properly, the scaling ratio of video should be matched with 2D arrayed box size.

The following Fig 55 shows the 2D arrayed box of table mode and motion display mode.






Fig 55 The 2D arrayed box in table mode and motion display mode

In case those several 2D arrayed boxes have same region, there will be a conflict of what to display for that region. Generally the TW2835 defines that 2D arrayed box 0 has priority over other 2D arrayed box. So if a conflict happens between more than 2 2D arrayed boxes, 2D arrayed box 0 will be displayed first as top layer and 2D arrayed box 1, box 2, and box 3 are hidden beneath that are not supported for pop-up attribute like channel attribute.

# **Bitmap Overlay**

The TW2835 has bitmap overlay function for display and record path independently. Each bitmap overlay function block consists of display RAM, lookup table (LUT) and overlay control block. The display RAM stores the downloaded bitmap data from host via the OSD\_BUF\_DATA (2x00 ~ 2x03) registers by 4 dot unit for display path and 8 dot unit for record path. Actually, the downloaded bit map data consists of index and attributes such as mix and blink. The TW2835 can support max 6 frame bit map pages for display path, and 1 frame for record path. But to extend the bit map page to 1 ~ 5 frame page, the save function is not allowed because those frame pages are overlapped with save function page.

The TW2835 has the respective display RAM for display and record path and supports full bitmap overlay with 720 x 576/480 dot resolution for both paths. Each dot has its own attributes such as mix, blink, and LUT index (6 bits for display path and 2 bits for record path). The mix attribute makes character mixed with video data and blink attribute gets character to be blinked with the period defined by the BLK\_TIME (2x1F) register. The index attribute selects the displayed color out of 64 colors in display path and 4 colors in record path. If the index is 0xFFh for display path and 0xFh for record path, the dot is disabled and cannot be displayed on the picture. The lookup table (LUT) converts the index into the real displayed color (Y/Cb/Cr). The relationship between the OSD\_BUF\_DATA and the displayed location is shown in the following Fig 56.




Fig 56 The relationship between the OSD\_BUF\_DATA and the displayed location

MIX BLINK

1bit 1bit

\* Bitmap Attribute
If 8'hFF = Bitmap Off

INDEX

6bit

Display RAM for display path Display RAM for record path OSD \*\*\* HPOS (0 ~ 179) OSD\_\*\*\*\_HPOS (0 ~ 89) OSD\_\*\*\*\_VPOS (0 ~ 287) 287) ~ 0) SOA/ For Record Path For Display Path 8 Pixels/(32 Bit) X 90/H X 288/V 4 Pixels/(32 Bit) X 180/H X 288 /V X 2/Frame X 6/Page X 2/Frame X 1/Page OSD Bitmap Attribute Bitmap Attribute

The following Fig 57 shows the structure of the display RAM in display and record path.

Fig 57 The structure of the display RAM

MIX BLINK INDEX

\* Bitmap Attribute 4'hF = Bitmap Off

2hit

1bit 1bit

The TW2835 support two method for downloading in display RAM such as using internal buffer and using graphic acceleration via the OSD\_ACC\_EN (2x0A) register. The internal buffer usage is normal method to download a bit map data by 4 ~ 64 dot for display path and 8 ~ 128 dot for record path through the OSD\_BUF\_DATA, OSD\_BUF\_ADDR and OSD\_BUF\_WR (2x04) register. The horizontal starting position for downloading bitmap in display RAM is defined by the OSD\_START\_HPOS (2x05) register with 4 dot unit for display path and 8 dot unit for record path. The vertical starting position for downloading bitmap is defined by the OSD\_START\_VPOS (2x07, 2x09) register with 1 line unit. The MSB of the OSD\_START\_VPOS selects the field of downloading as "0" is for odd field and "1" is for even field. The writing data size of internal buffer is defined by the OSD\_BL\_SIZE (2x0A) register and the writing path of internal buffer is selected by the OSD\_MEM\_PATH (2x0A) register ("0" for display path and "1" for record path). The download processing is started by the OSD\_MEM\_WR (2x0A) register that will be cleared automatically when downloading is finished.

The graphic acceleration is useful for single writing, box, line drawing and clearing bitmap data because it will automatically fill in specific display RAM area via the OSD\_BUF\_DATA. For the graphic acceleration, the OSD\_START\_HPOS, OSD\_START\_VPOS, OSD\_MEM\_PATH and OSD\_MEM\_WR registers except the OSD\_BL\_SIZE register are shared with internal buffer. Additionally the horizontal and vertical ending positions are defined by the OSD\_END\_HPOS (2x06) and OSD\_END\_VPOS (2x08) register. For proper graphic acceleration, the graphic acceleration region may be separated into multiple regions like 16 x A + B. That is, the "A" region can be divided by 16 unit (1unit is 8 dot for display path, 4 dot for record path) and the remained region can be less than 16 unit. So if the region can not be divided by 16 unit, the graphic acceleration should be performed two times independently. The graphic acceleration is started by the OSD\_MEM\_WR (2x0A) register that will be cleared automatically when graphic acceleration is finished.

Bitmap Downloading Bitmap Downloading **LUT** write using internal Buffer using Graphic Acceleration (Downloading Start) (Downloading Start) LUT Write Start Write OSD\_BUF\_DATA Write OSD\_BUF\_ADDR Set OSD\_BUF\_WR Write OSD\_INDEX\_Y Write OSD\_INDEX\_CB Write OSD\_BUF\_DATA Write OSD START HPOS 9 Write OSD\_INDEX\_CR Write OSD\_INDEX\_ADDR Set OSD\_INDEX\_WR Write OSD\_END\_HPOS Write OSD\_START\_VPOS Write OSD END VPOS multiple region Write OSD\_MEM\_PATH Write OSD\_MEM\_PAGE Buffer Write End ? Set OSD ACC EN Set OSD\_MEM\_WR Nο LUT Write End ? Yes For Write OSD\_START\_HPOS Yes No Write OSD\_START\_VPOS OSD\_MEM\_WR = 0 ? LUT Write End Write OSD BL SIZE Write OSD\_MEM\_PATH Write OSD\_MEM\_PAGE Yes Clear OSD ACC EN Set OSD\_MEM\_WR Change OSD\_START\_HPOS Change OSD\_END\_HPOS Set OSD\_MEM\_WR remained No OSD MEM WR = 0 ? No OSD\_MEM\_WR = 0 Yes Bitmap Write End Yes Yes (Downloading End) ( Downloading End )

The Fig 58 shows the flowchart for downloading data to display RAM and lookup table.

Fig 58 The flowchart for downloading data to display RAM

The field of bitmap is selected by the OSD\_FLD (2x0F) register for display and record path. For OSD\_FLD = "1" or "2", only one field data is displayed for both fields, but for OSD\_FLD = "3", frame data is displayed so that the bitmap resolution can be enhanced 2 times in vertical direction. For display path, the TW2835 can read the bitmap data from the extended page of display RAM via the OSD\_RD\_PAGE (2x0F) register. It's useful to change bitmap data from pre-downloaded bitmap page.

The blink period is controlled via the TBLINK\_OSD (2x1F) register as "0" for 0.25 sec, "1" for 0.5 sec, "2" for 1 sec, and "3" for 2 sec period. The alpha blending level is also controlled via ALPHA\_OSD (2x1F) register as 25%, 50%, and 75%.

The TW2835 supports dual color LUT (Look-Up Table) with Y/Cb/Cr color space for display and record path via the OSD\_INDEX\_Y (2x0B), OSD\_INDEX\_CB (2x0C) and OSD\_INDEX\_CR (2x0D) register. The OSD\_INDEX\_ADDR (2x0E) register controls the writing position of LUT as "0 ~ 63" is for LUT of display path and "64 ~ 67" for record path. The update processing of color LUT is started by the OSD\_INDEX\_WR (2x0E) register that will be cleared automatically when downloading is finished.

The TW2835 also provides bitmap overlay function between display and record path via the OSD\_OVL\_MD (2x38) register as "0" for no overlay, "1" for low priority overlay, "2" for high priority overlay, and "3" for only the other path overlay. The following Fig 59 shows the bitmap overlay function between display and record path.




Fig 59 The bitmap overlay function between display and record path

# Single Box

The TW2835 provides 4 single boxes that can be used for picture masking or box cursor. Each single box has programmable location and size parameters with the BOX\_HL (2x22, 2x28, 2x2D, 2x34), BOX\_HW (2x23, 2x29, 2x2E, 2x35), BOX\_VT (2x24, 2x2A, 2x2F, 2x36) and BOX\_VW (2x25, 2x2B, 2x30, 2x37) registers. The BOX\_HL is the horizontal location of box with 2 pixel unit and the BOX\_HW is the horizontal size of box with 2 pixel unit. The BOX\_VT is the vertical location of box with 1 line unit and the BOX\_VW is the vertical size of box with 1 line unit.

The BOX\_PLNEN (2x20, 2x26, 2x2B, 2x32) register enables each plane color and its color is defined by the BOX\_PLNCOL (2x21, 2x27, 2x2C, 2x33) register, which selects one out of 12 fixed colors or 4 user defined colors using the CLUT (2x13 ~ 2x1E) register. Each box plane can be mixed with video data via the BOX\_PLNMIX (2x20, 2x26, 2x2B, 2x32) register and the alpha blending level is controlled via the ALPHA\_BOX (2x1F) register.

The color of box boundary is enabled via the BOX\_BNDEN (2x20, 2x26, 2x2B, 2x32) register and its color is defined by the BOX\_BNDCOL (2x20, 2x26, 2x2B, 2x32) registers.

In case that several boxes have same region, there will be a conflict of what to display for that region. Generally the TW2835 defines that box 0 has priority over box 3. So if a conflict happens between more than 2 boxes, box 0 will be displayed first as top layer and box 1 to box 3 are hidden beneath that are not supported for pop-up attribute unlike channel display.

#### **Mouse Pointer**

The TW2835 supports the mouse pointer that has attributes such as pointer enabling, pointer location, blink and sub-layer enabling. The mouse pointer can be overlaid on both display and record path independently.

The mouse pointer is located in the full screen according to the CUR\_HP (2x11) register with 2 pixel step and CUR\_VP (2x12) register with 1 line step. Two kinds of mouse pointer are provided through the CUR\_TYPE (2x10) register. The CUR\_SUB (2x10) register determines a pointer inside area to be filled with 100% white or to be transparent and the CUR\_BLINK (2x10) register controls a blink function of mouse. Actually the CUR\_ON (2x10) register enables or disables the mouse pointer for display and record path independently.

# **Video Output**

The TW2835 supports dual digital video outputs with ITU-R BT.656 format and 2 analog video outputs with built-in video encoder at the same time. Dual video controllers generate 4 kinds of video data such as the display path video data with/without OSD and the record path video data with/without the OSD. The CCIR\_IN (1xA0) register selects one of 4 video data for the digital video output and ENC\_IN (1xA0) register selects one of 4 video data for the analog video output as shown in Fig 60.




Fig 60 Video output selection

The TW2835 supports all NTSC and PAL standards for analog output, which can be composite video, or S-video video for both display and record path. All outputs can be operated as master mode to generate timing signal internally or slave mode to be synchronized with external timing.

# **Timing Interface and Control**

The TW2835 can be operated in master or slave mode via the ENC\_MODE (1xA4) register. In master mode, the TW2835 can generate all of timing signals internally while the TW2835 receives all of timing signals from external device in slaver mode. The polarity of horizontal, vertical sync and field flag can be controlled by the ENC\_HSPOL, ENC\_VSPOL and ENC\_FLDPOL (1xA4) registers respectively for both master and slave mode. In slave mode, the TW2835 can detect field polarity from vertical sync and horizontal sync via the ENC\_FLD (1xA4) register or can detect vertical sync from the field flag via the ENC\_VS (1xA4) register. The detailed timing diagram is illustrated in the following Fig 61.




Fig 61 Horizontal and vertical timing control

The TW2835 provides or receives the timing signal through the HSENC, VSENC and FLDENC pins. To adjust the timing of those pins from video output, the TW2835 has the ENC\_HSDEL (1xA6), ENC\_VSDEL and ENC\_VSOFF (1xA5) registers which control only the related signal

timing regardless of analog and digital video output. Likewise, by controlling the ACTIVE\_VDEL (1xA7) and ACTIVE\_HDEL (1xA8) registers, only active video period can be shifted on horizontal and vertical direction independently. The shift of active video period produces the cropped video image because the timing signal is not changed even though active period is moved. So this feature is restricted to adjust video location in monitor for example.

To control the analog video timing differently from digital video output, the ACTIVE\_MD (1xA8) register can be used. For ACTIVE\_MD = "1", both analog and digital output timing can be controlled together, but for ACTIVE\_MD = "0", the active delay of only analog video output can be controlled independently.

In cascade application, these timing related register should be controlled with same value for all cascade chips and be operated as only master mode because HSENC and VSENC pin is dedicated to cascade purpose. (Please refer to "Chip-to-Chip Cascade Operation" section on page 76)

# **Analog Video Output**

The TW2835 supports analog video output using built-in video encoder, which generates composite or S-video with three 10 bit DAC for display and record path. The incoming digital video are adjusted for gain and offset according to NTSC or PAL standard. Both the luminance and chrominance are band-limited and interpolated to 27MHz sampling rate for digital to analog conversion. The NTSC output can be selected to include a 7.5 IRE pedestal. The TW2835 also provides internal test color bar generation.

# **Output Standard Selection**

The TW2835 supports various video standard outputs via the SYS5060 (1x00) and ENC\_FSC, ENC\_PHALT, ENC\_PED (1xA9) registers as described in the following Table 7.

Table 7 Analog output video standards

Format		Specification		Register						
FOIIIIat	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)	SYS5060	ENC_FSC	ENC_PHALT	ENC_PED			
NTSC-M	525/59.94	15.734	3.579545	0	0	0	1			
NTSC-J	525/59.94	15.754		U	U		0			
NTSC-4.43	525/59.94	15.734	4.43361875	0	1	0	1			
NTSC-N	625/50	15.625	3.579545	1	0	0	0			
PAL-BDGHI	625/50	15.625	4.43361875	1	1	1	0			
PAL-N	625/50	15.625	4.43301073	ı	'	1	1			
PAL-M	525/59.94	15.734	3.57561149	0	2	1	0			
PAL-NC	625/50	15.625	3.58205625	1	3	1	0			
PAL-60	525/59.94	15.734	4.43361875	0	1	1	0			

If the ENC\_ALTRST (1xA9) register is set to "1", phase alternation can be reset every 8 field so that phase alternation keeps same phase every 8 field.

#### **Luminance Filter**

The bandwidth of luminance signal can be selected via the YBW (1xAA) register as shown in the following Fig 62.




Fig 62 Characteristics of luminance filter

# **Chrominance Filter**

The bandwidth of chrominance signal can be selected via the CBW (1xAA) register as shown in the following Fig 63.




Fig 63 Characteristics of chrominance Filter

#### **Digital-to-Analog Converter**

The digital video data from video encoder is converted to analog video signal by DAC (Digital to Analog Converter). The analog video signal format can be selected for each DAC independently via the DAC\_OUT\_SEL (1xA1, 1xA2) register like the following Table 8. Each DAC can be

disabled independently to save power by the DAC\_PD (1xA1, 1xA2) register. The video output gain can also be controlled via the VOGAIN (0x41, 0x42) register.

Table 8 The available output combination of DAC

	Path		Record			
Format		No Output	No Output CVBS Lu		Chroma	CVBS
	VAOYX	0	0	0	0	Х
Ouptput	VAOCX	0	0	0	0	Х
	VAOYY	0	0	Х	X	0

A simple reconstruction filter is required externally to reject noise as shown in the Fig 64.




Fig 64 Example of reconstruction filter

# **Digital Video Output**

The digital output data of ITU-R BT.656 format is synchronized with CLKVDOX/Y pin which is 27MHz for single output or 54MHz for dual output. Each digital data of display and record path can be output through VDOX and VDOY pin respectively on single output mode. For the dual output mode, both display and record path output can come out through only one VDOX or VDOY pin. The active video level of the ITU-R BT.656 can be limited to 1 ~ 254 via the CCIR\_LMT (1xA4) register. In case that channel ID is located in active video period, the CCIR\_LMT should be set to low for proper digital channel ID operation.

The following Table 9 shows the ITU-R BT.656 SAV and EAV code sequence.

Table 9 ITU-R BT.656 SAV and EAV code sequence

	Li	ne	Condition			FVH FVH			SAV/EAV Code Sequence														
	From	То	Field	Vertical	Horizontal	F	V	Н	First	Second	Third	Fourth											
	523	2	E\/EN	Dlank	EAV	4	_	1				0xF1											
	(1 <sup>*1</sup> )	3	EVEN	Blank	SAV	1	1	0				0xEC											
	4	19	ODD	Blank	EAV	0	1	1				0xB6											
	4	19	ODD	DIATIK	SAV	U	'	0				0xAB											
60Hz (525Lines)	20	259	ODD	Active	EAV	0	0	1				0x9D											
25Li	20	(263*1)	ODD	Active	SAV	U	U	0	0xFF	0x00	0x00	0x80											
z (5)	260	265	ODD	Blank	EAV	0	1	1	OXI I	0,00	0,000	0xB6											
H09	(264 <sup>*1</sup> )	200	ODD	Diank	SAV	Ü	ľ	0				0xAB											
	266	282	EVEN	Blank	EAV	- 1 1 - 1 0	1	1	1				0xF1										
	200	202	LVLIV	Biarik	SAV		'	0				0xEC											
	283	522	EVEN	Active	EAV		0	1				0xDA											
	200	(525*1)	LVLIV	7101170	SAV		Ů	0				0xC7											
	1	22	ODD	Blank	EAV	0	1	1				0xB6											
	·			Biarik	SAV	Ŭ		0				0xAB											
	23	310	ODD	Active	EAV	0	0	1				0x9D											
	20	010	000	7101170	SAV		Ů	0				0x80											
nes	311	312	ODD	Blank	EAV	0	1	1				0xB6											
50Hz (625Lines)		0.2		Diam	SAV	Ŭ		0	0xFF	0x00	0x00	0xAB											
9) zı	313	335	EVEN	Blank	EAV	1	1	1	OXI I	ολοσ	OXOO	0xF1											
50F	010	000	LVLIV	Biarik	SAV	'	'	0				0xEC											
	336	623	623	623	623	623	623	623	623	623	623	623	623	EVEN	Active	EAV	1	0	1				0xDA
	- 000	020	_ v _ i v	7101170	SAV	<u>'</u>	Ŭ	0				0xC7											
	624	625	EVEN	Blank	EAV	1	1	1				0xF1											
	024	020	LVLIV	DIGITIK	SAV	'		0				0xEC											

Note 1. The number of () is ITU-R BT. 656 standard. The TW2835 also supports this standard by CCIR\_STD register (1xA8 Bit[6]).

The TW2835 also supports ITU-R BT.601 interface through the VDOX and VDOY pin.

# **Single Output Mode**

For the single output mode, each digital output data in display and record path can be output at 27MHz ITU-R BT 656 interface through VDOX and VDOY pin that are synchronized with CLKVDOX and CLKVDOY. The output data is selected by the CCIR\_OUT (1xA3) register which

selects the display path data for "0" and record path data for "1". The timing diagram of single output mode for ITU-R BT.656 interface is shown in the following Fig 65.




Fig 65 Timing diagram of single output mode for 656 Interface

The TW2835 also supports 13.5MHz ITU-R BT 601 interface through VDOX and VDOY pin via the CCIR\_601 (1xA3) register. The output data is selected via the CCIR\_OUT register which chooses the display path data for "0" and record path data for "1". The timing diagram of single output mode for ITU-R BT 601 interface is shown in the following Fig 66.




Fig 66 Timing diagram of single output mode for 601 Interface

The video output is synchronized with CLKVDOX and CLKVDOY pins whose phase and frequency can be controlled by the ENC\_CLK\_FR\_X, ENC\_CLK\_FR\_Y, ENC\_CLK\_PH\_X and ENC\_CLK\_PH\_Y (1xAD) registers.

# **Dual Output Mode**

The TW2835 also supports dual output mode that is time-multiplexed with display and record path data at 54MHz clock rate. The sequence is related with the CCIR\_OUT (1xA3) register that the display path data precedes the record path for CCIR\_OUT = "2" and the record path data precedes the display path for CCIR\_OUT = "3". This mode is useful to reduce number of pins for interface with other devices. The timing diagram of dual output mode for ITU-R BT 656 interface is illustrated in the Fig 67.




Fig 67 Timing diagram of dual output mode for 656 Interface

The TW2835 also supports dual output mode with 13.5MHz ITU-R BT 601 interface that is timing multiplexed to 27MHz through VDOX and VDOY pin via the CCIR\_601 (1xA3) register. The sequence is determined by the CCIR\_OUT register like 54MHz ITU-R BT.656 interface. The timing diagram of single output mode for ITU-R BT 601 interface is shown in the following Fig 68.




Fig 68 Timing diagram of dual output mode for 601 Interface

The video output is synchronized with CLKVDOX and CLKVDOY pins whose polarity and frequency can be controlled by the ENC\_CLK\_FR\_X, ENC\_CLK\_FR\_Y, ENC\_CLK\_PH\_X and ENC\_CLK\_PH\_Y registers.

# **Audio CODEC**

The audio codec in the TW2835 is composed of 4 audio Analog-to-Digital converters, 1 Digital-to-Analog converter, audio mixer, digital serial audio interface and audio detector shown as the Fig 69. The TW2835 can accept 4 analog audio signals and 1 digital serial audio data and produce 1 mixing analog audio signal and 2 digital serial audio data.




Fig 69 Block Diagram of Audio Codec

The level of analog audio input signal AIN0 ~ AIN3 can be adjusted respectively by internal programmable gain amplifiers that are defined via the AIGAIN0, AIGAIN1, AIGAIN1 and AIGAIN3 (0x60, 0x61) registers and then sampled by each Analog-to-Digital converters. The digital serial audio input data through the ACLKP, ASYNP and ADATP pin are used for playback function. To record audio data, the TW2835 provides the digital serial audio output via the ACLKR, ASYNR and ADATR pin.

The TW2835 can mix all of audio inputs including analog audio signal and digital audio data according to the predefined mixing ratio for each audio via the MIX\_RATIO1 ~ MIX\_RATIO4 and MIX\_RATIOP (0x6E, 0x6F, and 0x70) registers. This mixing audio output can be provided through the analog and digital interfaces. The embedded audio Digital-to-Analog converter supports the analog mixing audio output whose level can be controlled by programmable gain amplifier via the AOGAIN (0x70) register. The ADATM pin supports the digital mixing audio output and its digital serial audio timings are provided through the ACLKR and ASYNR pins that are shared with the digital serial audio record timing pins.

# **Multi-Chip Operation**

The TW2835 can be operated with the cascaded connection up to 16 chips that accept 64 channel audio inputs. The Fig 70 shows the example of 16 channel audio connection using 4 chips.

Each stage chip can accept 4 analog audio signals so that four cascaded chips through the ADATP and ADATM pin will be 16 channels audio controller. The first stage chip provides 16ch digital serial audio data for record. Even though the first stage chip has only 1 digital serial audio data pin ADATR for record, the TW2835 can generate 16 channel data simultaneously using multi-channel method. Also, each stage chip can support 4 channel record outputs that are corresponding with analog audio inputs. This first stage chip can also output 16 channel mixing audio data by the digital serial audio data and analog audio signal. Each chip accepts the digital serial audio data for playback and converts it to analog signal through the Digital-to-Analog Converter.




Fig 70 Connection for Multi-chip Operation

#### **Serial Audio Interface**

There are 3 kinds of digital serial audio interfaces in the TW2835, the first is a recording output, the second is a mixing output and the third is a playback input. These 3 digital serial audio interfaces follow a standard I2S or DSP interface as shown in the Fig 71.




Fig 71 Timing Chart of Serial Audio Interface

#### **Playback Input**

The serial interface using the ACLKP, ASYNP and ADATP pins accepts the digital serial audio data for the playback purpose. The ACLKP and ASYNP pins can be operated as master or slaver mode. For master mode, these pins work as output pin and generate the standard audio clock and synchronizing signal. For slaver mode, these pins are input mode and accept the standard audio clock and synchronizing signal. The ADATP pin is always input mode regardless of operating mode. One of audio data in left or right channel should be selected for playback audio by the PB\_LRSEL (0x6C). The sampling frequency, bit width and number of audio bit are defined by the PB\_SAMRATE, PB\_BITWID and PB\_BITRATE (0x6C) register.

# **Record Output**

To record audio data, the TW2835 provides the digital serial audio data through the ACLKR, ASYNR and ADATR pins. The RM\_SAMRATE, RM\_BITWID and RM\_BITRATE(0x62) registers define the sampling frequency, bit width and number of audio bit. Even though the standard I2S and DSP format can have only 2 audio data on left and right channel, the TW2835 can provide an extended I2S and DSP format which can have 16 channel audio data through ADATR pin. The R\_MULTCH (0x63) defines the number of audio data to be recorded by the ADATR pin. The Fig 72 shows the digital serial audio data organization for multi-channel audio.




Fig 72 Timing Chart of Multi-channel Audio Record

The following Table 10 shows the sequence of audio data to be recorded for each mode of the R\_MULTCH (0x63) register. The sequences of 0  $\sim$  F do not mean actual audio channel number but represent sequence only. The actual audio channel should be assigned to sequence 0  $\sim$  F by the R\_SEQ\_0  $\sim$  R\_SEQ\_F (0x64  $\sim$  0x6B) register. When the ADATM pin is used for record via the R\_ADATM (0x63) register, the audio sequence of ADATM is showed also in Table 10.

Table 10 Sequence of Multi-channel Audio Record

I2S Format																	
R_MULTCH	Pin	Left Channel							Right Channel								
0	ADATR	0								8							
0	ADATM	F								7							
4	ADATR	0	1							8	9						
1	ADATM	F	Е							7	6						
2	ADATR	0	1	2	3					8	9	A	В				
2	ADATM	F	Е	D	С					7	6	5	4				
3	ADATR	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
3	ADATM	F	Е	D	С	В	A	9	8	7	6	5	4	3	2	1	0
DSP Format																	
R_MULTCH	Pin	Left/Right Channel															
							L	_eft/F	Right	t Cha	anne	l					
0	ADATR	0	1				L	_eft/l	Right	t Cha	anne						
0	ADATR ADATM	0 F	1 E				L	_eft/F	Right	t Cha	anne						
				2	3			_eft/F	Right	t Cha	anne						
0	ADATM	F	E	2 D	3 C			_eft/F	Right	t Cha	anne						
1	ADATM ADATR	F 0	E 1			4	5	_eft/F	7	t Cha	anne						
	ADATM ADATR ADATM	F 0 F	E 1 E	D	С	4 B				t Cha	anne						
1	ADATM ADATM ADATR	F 0 F 0	E 1 E 1	D 2	C 3		5	6	7	t Cha	9	A	В	C	D	E	F

# **Mix Output**

The digital serial audio data on the ADATM pin has 2 different audio data which are mixing audio and playback audio. The mixing digital serial audio data is the same as analog mixing output. The sampling frequency, bit width and number of audio for the ADATM pin are same as the ADATR pin because the ACLKR and ASYNR pins are shared with the ADATR and ADATM pins.

# **Analog Audio Output**

The embedded audio Digital-to-Analog converter supports the analog mixing audio output whose level can be controlled via the AOGAIN (0x70) register. The audio DAC output can be disabled to save power by the ADAC\_PD (0x4C) register. A simple reconstruction filter is required externally to reject noise as shown in the Fig 64.




Fig 73 Example of audio DAC reconstruction filter

# **Host Interface**

The TW2835 provides serial and parallel interfaces that can be selected by HSPB pin. When HSPB is low, the parallel interface is selected, the serial interface for high. Some of the interface pins serve a dual purpose depending on the working mode. The pins HALE and HDAT [7] in parallel mode become SCLK and SDAT pins in serial mode and the pins HDAT [6:1] and HCSB0 in parallel mode become slave address in serial mode respectively. Each interface protocol is shown in the following figures.

.

Table 11 Pin assignments for serial and parallel interface

Pin Name	Serial Mode	Parallel Mode
HSPB	HIGH	LOW
HALE	SCLK	AEN
HRDB	Not Used (VSSO)	RENB
HWRB	Not Used (VSSO)	WENB
HCSB0	Slave Address[0]	CSB0
HCSB1	Not Used (VSSO)	CSB1
HDAT[0]	Not Used (VSSO)	PDATA[0]
HDAT[1]	Slave Address[1]	PDATA[1]
HDAT[2]	Slave Address[2]	PDATA[2]
HDAT[3]	Slave Address[3]	PDATA[3]
HDAT[4]	Slave Address[4]	PDATA[4]
HDAT[5]	Slave Address[5]	PDATA[5]
HDAT[6]	Slave Address[6]	PDATA[6]
HDAT[7]	SDAT	PDATA[7]

#### **Serial Interface**

HDAT [6:1] and HCSB0 pins define slave address in serial mode. Therefore, any slave address can be assigned for full flexibility. The Fig 74 shows an illustration of serial interface for the case of slave address (Read: "0x85", Write: 0x84").




Fig 74 The serial interface for the case of slave address. (Read: "0x85", Write: "0x84")

The TW2835 has total 3 pages for registers (1 page can contain 256 registers) so that the page index [1:0] is used for selecting page of registers. Page 0 is assigned for video decoder, Page 1 is for video controller / encoder and Page 2 is for OSD / motion detector / Box / Mouse pointer.

The detailed timing diagram is illustrated in the Fig 75 and Fig 76.

The TW2835 also supports automatic index increment so that it can read or write continuous multi-bytes without restart. Therefore, the host can read or write multiple bytes in sequential order without writing additional slave address, page index and index address. The data transfer rate on the bus is up to 400K bits/s.




Fig 75 Write timing of serial interface




Fig 76 Read timing of serial interface

# **Parallel Interface**

In parallel interface, page of registers can be selected by CSB0 and CSB1 pins, which are working as page index [1:0] in serial interface. Page number 0 is selected by CSB1 = "0" and CSB0 = "0", page number 1 is by CSB1 = "0" and CSB0 = "1", and page number 2 is by CSB1 = "1" and CSB0 = "0". The TW2835 also supports automatic index increment for parallel interface. The writing and reading timing is shown in the Fig 77 and Fig 78 respectively. The detail timing parameters are in Table 12.




Fig 77 Write timing of parallel interface with auto index increment mode




Fig 78 Read timing of parallel interface with auto index increment mode

Table 12 Timing parameters of parallel interface

Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	Tsu(1)	10			ns
PDATA setup until AEN,WENB active	Tsu(2)	10			ns
AEN, WENB, RENB active pulse width	Tw	40			ns
CSB hold after WENB, RENB inactive	Th(1)	60			ns
PDATA hold after AEN,WENB inactive	Th(2)	20			ns
PDATA delay after RENB active	Td(1)			12	ns
PDATA delay after RENB inactive	Td(2)	60			ns
CSB inactive pulse width	Tcs	60			ns
RENB active delay after AEN inactive RENB active delay after RENB inactive	Trd	60			ns

# **Interrupt Interface**

The TW2835 provides the interrupt request function via an IRQ pin. Any video loss, motion, blind, and night detection will make IRQ pin high or low whose polarity can be controlled via the IRQ\_POL (1x76) register. The host can distinguish what event makes interrupt request to IRQ pin by reading the status of IRQENA\_NOVID (1x78), IRQENA\_MD (1x79), IRQENA\_BD (1x7A) and IRQENA\_ND (1x7B) registers that have different function for reading and writing. For writing mode, setting "1" to those registers enables to detect the related event. For reading mode, the state of those registers has two kinds of information depending on the IRQENA\_RD (1x76) register. For IRQENA\_RD = "1", the state of those registers indicates the written value on the writing mode. For IRQENA\_RD = "0", the state of those registers denotes the related event status. The interrupt request will be cleared automatically by reading those registers when the IRQENA\_RD is "0". The following Fig 79 is show an illustration of the interrupt sequence.




Fig 79 the illustration of Interrupt Sequence

The TW2835 also provides the status of video loss, motion, blind and night detection for individual channel through the MPP0/1 pins with the control of the MPPSET (1xB0, 1xB1, 1xB3, 1xB5) register.

#### **MPP Pin Interface**

The TW2835 provides the multi-purpose pin through the DLINKI and MPP1/2 pin that is controlled via the MPP\_MD, MPP\_SET, MPP\_DATA (1xB0 ~ 1xB5) register. But, DLINK pin is also used for cascaded interconnection in cascaded application. The following Table 13 shows the detailed mode with the control of the related register.

Table 13 MPP Pin Interface Mode

MPP_MD	MPP_SET	I/O	MPP_DATA	Remark		
	0	In	Input Data from Pin	Default		
	1		Strobe_det_c			
	2		CHID_MUX[3:0]	Conture noth		
	3		CHID_MUX[7:4]	Capture path		
0	4		Mux_out_det[15:12]			
0	5 – 7	Out	-	Reserved		
	8		Strobe_det_d	Display Path		
	9 – 13		-	Reserved		
	14		{1'b0, H, V, F}	BT. 656 Sync		
	15		{hsync, vsync, field, link}	Analog Encoder Sync		
1	0	Out	Write Data to Pin	GPP I/O Mode		
'	1	In	Input Data from Pin	GFF I/O IVIOGE		
	0		Decoder H Sync			
	1		Decoder V Sync	Bit[3:0] : VIN3 ~ VIN0		
	2		Decoder Field Sync			
	3		Decoder Ch 0/1 [7:4]	MSB for Ch 0/1		
	4		Decoder Ch 0/1 [3:0]	LSB for Ch 0/1		
	5		Decoder Ch 2/3 [7:4]	MSB for Ch 2/3		
	6		Decoder Ch 2/3 [3:0]	LSB for Ch 2/3		
2	7	Out	-	Reserved		
	8	Out	Novid_det_m			
	9		Md_det_m	For VINA		
	10		Bd_det_m	$(ANA\_SW = 0)$		
	11		Nd_det_m			
	12		Novid_det_s			
	13		Md_det_s	For VINB		
	14		Bd_det_s	(ANA_SW = 1)		
	15		Nd_det_s			

The TW2835 also supports four channel real-time record output using MPP1 and MPP2 pin. The video output is synchronized with CLKMPP1 and CLKMPP2 pins whose polarity and frequency can be controlled via the DEC\_CLK\_FR\_X, DEC\_CLK\_FR\_Y, DEC\_CLK\_PH\_X and DEC\_CLK\_PH\_Y registers.

# **Control Register**

# Register Map

### For Video Decoder

	A -1 -1										
		ress		BIT7	BIT6	BIT5	BIT4	BIT3	BIT		
VIN0	VIN1	VIN2	VIN3								
0x00	0x10	0x20	0x30		DET_FORMAT *		DET_COLOR *	LOCK_COLOR *	LOCK_		
0x01	0x11	0x21	0x31	IFMTMAN		IFORMAT		AGC	PEDI		
0x02	0x12	0x22	0x32					′_XY [7:0]			
0x03	0x13	0x23	0x33	HACTIVE_XY [7:0]							
0x04	0x14	0x24	0x34				′_XY [7:0]				
0x05	0x15	0x25	0x35		_XY [7:0]						
0x06	0x16	0x26	0x36	0	0	VACTIVE_XY[8]	VDELAY_XY[8]		_XY [9:8]		
0x07	0x17	0x27	0x37					UE			
0x08	0x18	0x28	0x38					AT			
0x09	0x19	0x29	0x39					DNT			
0x0A	0x1A	0x2A	0x3A					RT			
0x0B	0x1B	0x2B	0x3B	YBWI		IBMD	YPEAK_MD				
0x0C	0x1C	0x2C	0x3C	0	0		ILL				
0x0D	0x1D	0x2D	0x3D	0	0	0	0	ANA_SW	SW_R		
0x0E	0x1E	0x2E	0x3E	0	0	0	1	0	0		
		40		PB_S	SDEL		K_REF		K_RNG		
		41		MPPCLK_OEB		VOGAINCX		0			
		42		0	0	0	0	0			
		43		0	1	0	0		ΓIME		
		:44		1	0		7		IDTH		
		45		FLDN		VSMODE	FLDPOL	HSPOL	VSP		
		46		IFC	OMP 1		.PF ORE	ACCTIME			
		47		0	0						
		48						GAIN			
		49						GAIN			
		4A						OFF			
		4B						OFF	,		
		4C		0	0	ADAC_PD	AADC_PD	VADC_PD3	VADC		
		4D		0	0	0	0		D_MD		
		4E		0	0	0	0	0	1		
		4F		0	0	0	0	0	0		
		:50		0	0	0	0	0	0		
		:51		1	0	0	0	0	0		
		:52		0	0	0	0	0	1		
		:53		0	0	0	0	0	0		
		:54		0 0 0 0 0					0		
		:55		FLD AIGAIN1							
	0x	:60			1						

### For Video Decoder

	Δdc	Iress									
VINO	VIN1	VIN2	VIN3	BIT7	BIT6	BIT5	BIT4	BIT3	BIT		
VII 10		k61	VIII		AIG	AIN3					
		(62		M_P	BSEL	M_RLSWAP	RM_BITRATE	RM_DATMOD	RM_SAI		
	0)	ĸ63		0	0	0	0	0	R_AD		
		<b>k</b> 64				EQ_1 EQ 3					
		<b>&lt;</b> 65									
		k66		R_SEQ_5							
		k67		R_SEQ_7							
-		k68		R_SEQ_9 R_SEQ_B							
		к <u>69</u> к6А	$\longrightarrow$			EQ_B EQ_D					
		(6B				EQ_D EQ_F					
		(6C		0	PB MASTER	PB LRSEL	PB_BITRATE	PB DATMOD	PB_SAN		
		(6D		0	0	MIX DERATIO	1 5_51110.012	T B_B/(TMOB	MIX N		
		6E				RATIO1					
	0)	к6F				RATIO3					
		k70			AOGAIN						
		k71		0	1	MIX_MODE		•	MIX_OL		
		k72		0	0	0	0	0	0		
	0x73 0x74			0	0	0	0	0	0		
0,400		0xA0	0xB0	0	OPATH X	0	0	0	0 LT_X		
0x80 0x81	0x90 0x91	0xA0 0xA1	0xB0 0xB1	DEC_P	ΆΙΠ_Χ	U	-	X [15:8]	LI_X		
0x81	0x92	0xA1	0xB1		VSCALE_X[7:0]						
0x83	0x93	0xA3	0xB3	HSCALE_X[1.5]							
0x84	0x94	0xA4	0xB4		HSCALE_X[13.6]						
0x85	0x95	0xA5	0xB5	0	0	0		T_PB			
0x86	0x96	0xA6	0xB6					_PB [15:8]			
0x87	0x97	0xA7	0xB7				VSCALE	_PB [7:0]			
0x88	0x98	0xA8	0xB8					_PB [15:8]			
0x89	0x99	0xA9	0xB9					_PB [7:0]			
A8x0	0x9A	0xAA	0xBA	0/1	/2/3	VSCALE_Y	HSCALE_Y		LT_Y		
0x8B	0x9B	0xAB	0xBB 0xBC					Y_PB[7:0]			
0x8C 0x8D	0x9C 0x9D	0xAC 0xAD	0xBC					E_PB[7:0] /_PB[7:0]			
0x8E	0x9E	0xAD 0xAE	0xBD 0xBE					г_РБ[7:0] Е РВ[7:0]			
0x8F	0x9F	0xAE	0xBF	0	0	VACTIVE_PB[8]	VDELAY PB[8]		E_PB[9:8]		
OXOI		(C0	OXDI	0	PB FLDPOL	0	0	MAN PBCROP	PB_CR0		
		C1		LIM_656_PB	LIM_656_X	-	LIM_656_Y1				
		C2		0	LIM_656_DEC	LIM_656_Y3					
		C3				BGNDCOL	AUTOBO				
		C4									
		C5		PAL_DLY_Y							
		C6		1	1	1	1				
	0xC7			1	1	1	1	1	1		

### For Video Decoder

Address				BIT7	BIT6	BIT5	BIT4	ВІТ3	ВП
VIN0	VIN1	VIN2	VIN3	DII <i>I</i>	DIIO	ыз	D114	ыз	DI
0xC8				0	0	0	0	0	FLD_OF
	0xC9 0			0	1	1	1	1	
	0x	0xCA 0 OUT_CHID 0					0	1	1
	Ωx	FF					0x	28*	

Notes

- 1. "\*" stand for read only register
- 2. VIN0 ~ VIN3 stand for video input 0 ~ video input 3.

# For Video Controller (Display path)

Address CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7	BIT7	BIT6	BIT5	BIT4	BIT3		
1x00	SYS_5060	OVERLAY	LINK_LAST_X	LINK_LAST_Y	LINK_EN_X		
1x01	0	0	0	TBLINK	FRZ_FRAME	I	
1x02	RECALL_FLD	SAVE	_FLD	SAVE_HID			
1x03				SAVE	_REQ		
1x04				STRE	3_REQ		
1x05		_MODE	0	0	0	Αl	
1x06	MUX_MODE	0	MUX	_FLD	0		
1x07	STRB_AUTO	0	0	INTR_REQX			
1x08			UT_CH0				
1x09		MUX_OUT_CH2					
1x0A				CHID_M	UX_OUT		
1x0B		ZM_EVEN_OS ZM_ODD_OS			FR_EV	EN	
1x0C	ZMENA	H_ZM_MD	ZMBN	ZMBNDEN			
1x0D					OMH		
1x0E		ZOOMV					
1x0F		_FLD	BND	BGD			
1x10   1x18   1x20   1x28   1x13   1x1B   1x23   1x2B	CH_EN	POP_UP		_MODE	ANA_PATH_SEL	F	
1x11 1x19 1x21 1x29 1x14 1x1C 1x24 1x2C	RECALL_CH	FRZ_CH	H_MIRROR	V_MIRROR	ENHANCE		
1x12	0	0	FIELD_OP	DVR_IN			
1x16	PB_AUTO_EN	FLD_CONV	PB_STOP	EVENT_PB			
1x17   1x1F   1x27   1x2F   1x17   1x1F   1x27   1x2F	0	0					
1x30 1x34 1x38 1x3C 1x40 1x44 1x48 1x4C					CHL		
1x31 1x35 1x39 1x3D 1x41 1x45 1x49 1x4D					HR		
1x32 1x36 1x3A 1x3E 1x42 1x46 1x4A 1x4E					CVT		
1x33 1x37 1x3B 1x3F 1x43 1x47 1x4B 1x4F				PIC	CVB		

Notes 1. "\*" stand for read only register

2. CH0 ~ CH7 stand for channel 0 ~ channel 7.

# For Video Controller (Record path)

CH0		ress CH2	СНЗ	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2
0110		50	0.10	MEDIAN MD	TM_S	SLOP			TM THE
		51		0	FRAME OP	FRAME FLD	DIS MODE	0	0
		52		TBLINK	FRZ FRAME	TM W	IN MD	0	0
		53		0	-0	0	- 0	0	0
	1x	54		0	FRAME_OP			•	
	1x	55		NOVID	MODE	0	CH_START	0	AUTO_NR
	1x	56		MUX_MODE	TRIG_MODE	MUX	_FLD	PIN_TR	RIG_MD
		57		STRB_AUTO					
	1x58						QUE_PE	RIOD[7:0]	
	1x59			QUE_PE	RIOD[9:8]	EXT_TRIG	INTR_REQY		
		5A		QUE_WR				QUE_ADDR	
		5B		0	Q_POS_RD_CTL	Q_DATA	_RD_CTL	MUX_SKIP_EN	ACCU_TR
	1x5C						MUX_SKIF	P_CH[15:8]	
	1x5D							P_CH[7:0]	
	1x5E						UX_OUT		
	1x5F			FRZ <sub>.</sub>	Z_FLD BNDCOL POP_UP FUNC_MODE			BGD	COL
1x60	60 1x63 1x66 1x69			CH_EN	POP_UP FRZ_CH 0	FUNC_MODE		NR_EN_DM	NR_EN
1x61	1x64		1x6A	0	FRZ_CH	H_MIRROR	V_MIRROR	0	BLANK
x62		1x68	1x6B	0	0	FIELD_OP	0	0	
		6C		PIC_S	SIZE3	PIC_S PIC_I	SIZE2		SIZE1
		6D			POS3 MUX_O	PIC_I	POS1		
		6E 6F				<u>N</u>			
		ю <del>г</del> 70		DOC OTL EN	MUX_OUT_CH2   POS_TRIG_MODE		0		
		70		POS_CIL_EN	PIODIO:01	POS_IRIG	PO5_INTR	U	POS_RD_0
		72		PU5_PE	KIOD[9:8]	JE_PER[7:0]			
		73			POS	FER[7.0]			
		.73 .74			POS				
		75		POS OUE WR	POS_CNT_RST				POS_QUE_A
		76		IRQENA RD	0	0	0	0	0
		77		II (QEI W_ICE	Ŭ	Ŭ		ERIOD	Ü
		78			IRQENA	NOVID_S			IR
		79				A MD S			I
	1x	7A			IRQEN	 A_BD_S			
		7B				A_ND_S			
	1x	7C			DET_NC	DVID_PB		0	0
	1x	7D		0	0	0	0	0	0
		7E		1		SYNC_DEL			
		7F		MEM_INIT	0	T_CASCADE_EN	0	0	1
		80		VIS_ENA	VIS_AUTO_EN	AUTO_RPT_EN			VIS_CODE
		81					VIS_PIX	EL_HOS	
		82		VIS_FI		0			VIS_PIXEL_V
		83		0	VIS_DM_MD	0			VIS_LINE_
	1x84						VIS_HI	GH_VAL	

# For Video Controller (Record path)

Address CH0 CH1 CH2 CH3	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2			
1x85					W_VAL				
1x86	AUTO_VBI_DET	0	VBI_ENA	VBI_CODE_EN	VBI_RIC_ON	VBI_FLT_			
1x87				VBI_PIX	EL_HOS				
1x88	VBI_FI	_D_OS	VAV_CHK			VBI_PIXEL_V			
1x89		VBI_SIZE				VBI_LINE_			
1x8A					_VALUE				
1x8B		DET_CHID_TYPE/(3'b0, auto_valid, det_valid, user_v							
1x8C	AUTO_CHID0								
1x8D	AUTO_CHID1								
1x8E					_CHID2				
1x8F					_CHID3				
1x90					_CHID0				
1x91				USER_					
1x92					_CHID2				
1x93				USER_	USER_CHID3				
1x94					_CHID4				
1x95					_CHID5				
1x96					_CHID6				
1x97				USER_	_CHID7				
1x98					CHID0				
1x99				DET_	CHID1				
1x9A					CHID2				
1x9B	DET_CHID3								
1x9C					CHID4				
1x9D					CHID5				
1x9E					CHID6				
1x9F				DET_	CHID7				

Notes 1. "\*" stand for read only register
2. CH0 ~ CH3 stand for channel 0 ~ channel 3.

# For Video Output

Address	ВІТ7	BIT6	BIT5	BIT4	BIT3	BIT2	
1xA0	ENC	IN_X	ENC.	IN_Y	CCIR	_IN_X	
1xA1	DAC_PD_CX	0	DAC_C	DUT_YX	DAC_PD_YX	0	
1xA2	1		DAC_OUT_YY		DAC_PD_YY	0	
1xA3	CCIR_601_X	0		OUT_X	CCIR601_Y	0	
1xA4	ENC_MODE	CCIR_LMT	ENC_VS	ENC_FLD	CCIR_FLDPOL	ENC_HSP	
1xA5	ENC_\	VSOFF			ENC_'	VSDEL	
1xA6				ENC_HS	DEL[7:0]		
1xA7	ENC_HS	SDEL[9:8]	TST_FSC_FREE			ACTIVE_VI	
1xA8	ACTIVE_MD	CCIR_STD			ACTIVE	_HDEL	
1xA9	ENC.	_FSC	0	0	1	ENC_PHA	
1xAA	ENC_0	ENC_CBW_X		YBW_X	ENC_0	CBW_Y	
1xAB	0	HOUT	VOUT	FOUT	ENC_BAR_X	ENC_CKILI	
1xAC	ENC_CL	ENC_CLK_FR_X		K_PH_X		E	
1xAD	ENC_CL	_K_FR_Y	ENC_CL	.K_PH_Y		E	
1xAE	DEC_CL	_K_FR_X	DEC_CL	.K_PH_X		D	
1xAF		_K_FR_Y	DEC_CL	.K_PH_Y		D	
1xB0	0	0	MPP	MD2	MPP	MD1	
1xB1		MPP0_S	ET_MSB			N	
1xB2		MPP0_D/	ATA_MSB			М	
1xB3		MPP1_S	ET_MSB			Λ	
1xB4		MPP1_D	ATA_MSB			М	
1xB5		MPP2_S	SET_MSB			N	
1xB6		MPP2_D/	ATA_MSB			М	
1xB7	MEM_INIT_DET	0	0	0	0	0	
1xB8					)		
1xB9	0	0	0	0	0	0	
1xBA	0	0	0	0	0	0	
1xBB	0 0		0	0	0	0	
1xBC	0	-		0	0	0	
1xBD		0		Ö	0		
1xBE		0		0	0		
1xBF		0		0	0		

Notes 1. "\*" stand for read only register

# For Character and Mouse Overlay

		BIT6	BIT5	BIT4	BIT3	BIT2			
2x00				OSD_BUF_	DATA[31:24]				
2x01				OSD_BUF_I					
2x02				OSD_BUF_					
2x03				OSD BUF					
2x04	OSD_BUF_WR	OSD_BUF_RD_MD	0	0	• •	OS			
2x05				OSD_STA	RT_HPOS				
2x06				OSD_EN	D_HPOS				
2x07				OSD_STAR	T_VPOS[7:0]				
2x08				OSD_END	VPOS[7:0]				
2x09		OSD_B	OSD_STAR	T_VPOS[9:8]					
0x0A	OSD_MEM_WR	OSD_ACC_EN		OSD_WR_PAGE					
0x0B		OSD_INDEX_Y							
0x0C				OSD_IN	DEX_CB				
2x0D				OSD_IN	DEX_CR				
2x0E	OSD_INDEX_WR				OSD_INDEX_ADDR				
2x0F	0		OSD_RD_PAGE		OSD_	FLD_X			
2x10	CUR_ON_X	CUR_ON_Y	CUR_TYPE	CUR_SUB	CUR_BLINK	0			
2x11				CUR	R_HP				
2x12				CUR					
2x13				CLU	T0_Y				
2x14				CLUT	O_CB				
2x15				CLUT	0_CR				
2x16				CLU'	T1_Y				
2x17				CLUT	1_CB				
2x18				CLUT					
2x19				CLU					
2x1A				CLUT					
2x1B				CLUT					
2x1C				CLU'					
2x1D	-	·	·	CLUT		·			
2x1E		·		CLUT		·			
2x1F	TBLIN	K_OSD	ALPH/	A_OSD	ALPHA	_2DBOX			

Notes

# For Single Box

	Add	dress		BIT7	ВІТ6	BIT5	BIT4	ВІТ3	BI		
B0	B1	B2	B3		DITO	ыз	DI14	ыз	DI		
2x20	2x26	2x2C	2x32	BOX_B	NDCOL	BOX_PLNMIX_Y	BOX_BNDEN_Y	BOXPLNEN_Y	BOX_PLI		
2x21	2x27	2x2D	2x33		BOX_P	LNCOL		BOX_HL[0]	BOX_F		
2x22	2x28	2x2E	2x34				BOX_I	HL[8:1]			
2x23	2x29	2x2F	2x35				BOX_F	HW[8:1]			
2x24	2x2A	2x30	2x36				BOX_'	VT[8:1]			
2x25	2x2B	2x31	2x37	BOX_VW[8:1]							
	2	x38		0	0	0	0	OVL_	MD_X		

Notes 1. B0 ~ B3 stand for single box 0 to 3.

# For 2D Arrayed Box Overlay

	Add	ress		BIT7	ВІТ6	DITE	BIT4	BIT3	BIT2			
2DB0	2DB1	2DB2	2DB3	ВП	ВПО	BIT5	B114	BII3	BIIZ			
	2x	5B			MASKAR	EA0_COL						
	2x	5C			MASKAR	EA1_COL						
	2x	5D			MASKAR	EA2_COL						
	2x	5E			MASKAR	EA3_COL						
	2x	5F		MDBND	3_COL	MDBND	02_COL	MDBND1_COL				
2x60	2x68	2x70	2x78	2DBOX_EN_X	2DBOX_EN_Y	2DBOX_MODE	2DBOX_CUREN	2DBOX_MIX				
2x61	2x69	2x71	2x79	2DBOX_HINV	2DBOX_VINV	MASKAREA_EN	DETAREA_EN	2DBOX_BND_EN	0			
2x62	2x6A	2x72	2x7A				2DBOX	_HL[8:1]				
2x63	2x6B	2x73	2x7B				2DBO	X_HW				
2x64	2x6C	2x74	2x7C				2DBOX	_VT[8:1]				
2x65	2x6D	2x75	2x7D		2DBOX_VW							
2x66	2x6E	2x76	2x7E		2DBOX_HNUM							
2x67	2x6F	2x77	2x7F		2DBOX_CURHP							

Notes 1. 2DB0 ~ 2DB3 stand for 2D arrayed box 0 to 3.

## **For Motion Detector**

	Add	ress		BIT7	BIT6	BIT5	BIT4	BIT3	DIT
VIN0	VIN1	VIN2	VIN3	BIII	ВПО	BIID	B114	ВПЗ	BIT2
2x80	2xA0	2xC0	2xE0	MD_DIS	MD_REFFLD	BD_CE	LSENS		
2x81	2xA1	2xC1	2xE1	_	ND_L\	/SENS			
2x82	2xA2	2xC2	2xE2	MD_MASH					
2x83	2xA3	2xC3	2xE3	MD_CEI	LLSENS	MD_DUAL_EN			MD_LVS
2x84	2xA4	2xC4	2xE4	MD_STRB_EN	MD_STRB			MD_S	PEED
2x85	2xA5	2xC5	2xE5		MD_TM	IPSENS		_	
2x86	2xA6	2xC6	2xE6						
2x88	2xA8	2xC8	2xE8						
2x8A	2xAA	2xCA	2xEA						
2x8C	2xAC	2xCC	2xEC						
2x8E	2xAE	2xCE	2xEE						
2x90	2xB0	2xD0	2xF0				MD MA	SK[15:8]	
2x92	2xB2	2xD2	2xF2				IVID_IVIA	ON[10.0]	
2x94	2xB4	2xD4	2xF4						
2x96	2xB6	2xD6	2xF6						
2x98	2xB8	2xD8	2xF8						
2x9A	2xBA	2xDA	2xFA						
2x9C	2xBC	2xDC	2xFC						
2x87	2xA7	2xC7	2xE7		•	•		•	•
2x89	2xA9	2xC9	2xE9						
2x8B	2xAB	2xCB	2xEB						
2x8D	2xAD	2xCD	2xED						
2x8F	2xAF	2xCF	2xEF						
2x91	2xB1	2xD1	2xF1				MD M/	ASK[7:0]	
2x93	2xB3	2xD3	2xF3				IVID_IVIA	1) AON[1.U]	
2x95	2xB5	2xD5	2xF5						
2x97	2xB7	2xD7	2xF7						
2x99	2xB9	2xD9	2xF9						
2x9B	2xBB	2xDB	2xFB						
2x9D	2xBD	2xDD	2xFD						
2x9E	2xBE	2xDE	2xFE	DET_NOVID_S	DET_MD_S	DET_BD_S	DET_ND_S	DET_NOVID_M	DET_MD

Notes 1. VIN0 ~ VIN3 stand for video input 0 ~ video input 3.

### **Recommended Value**

For Video Decoder

	Add	ress		NTSC				PAL			
VIN0	VIN1	VIN2	VIN3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
0x00	0x10	0x20	0x30	8'h00				8'h00			
0x01	0x11	0x21	0x31	C8				88			
0x02	0x12	0x22	0x32	20				20			
0x03	0x13	0x23	0x33	D0				D0			
0x04	0x14	0x24	0x34	06				05			
0x05	0x15	0x25	0x35	F0				20			
0x06	0x16	0x26	0x36	08				28			
0x07	0x17	0x27	0x37	80				80			
0x08	0x18	0x28	0x38	80				80			
0x09	0x19	0x29	0x39	80				80			
0x0A	0x1A	0x2A	0x3A	80				80			
0x0B	0x1B	0x2B	0x3B	02				82			
0x0C	0x1C	0x2C	0x3C	06				06			
0x0D	0x1D	0x2D	0x3D	00				00			
0x0E	0x1E	0x2E	0x3E	11				11			
	0x	40		00				00			
	0x	41		77				77			
	0x	42		77				77			
	0x	43		45				45			
	0x	44		A0				A0			
	0x	45		D2				D2			
	0x	46		2F				2F			
	0x	47		64				64			
	0x	48		80				80			
	0x	49		80				80			
	0x4	4A		82				82			
	0x4	4B		82				82			
	0x4	4C		00				00			
	0x4	4D		0F				0F			
	0x4	4E		05				05			
	0x4	4F		00				00			
	0x	50		00				00			
	0x	51		80				80			
	0x	52		06				06			
	0x	53		00				00			
	0x	54		00				00			
	0x	55		00				00			
	0x	60		88				88			
	0x	61		88				88			
	0x	62	·	00				00			
	0x			00				00			
	0x	64		10				10			
	0x			32				32			
	0x	66		54				54			
	0x67							76			
	0x68							98			
	0x69			BA DC				BA			
	0x6A							DC			

	Add	ress			NT	SC			P	AL .	
VIN0	VIN1	VIN2	VIN3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
*****		6B	7 11 10	FE	1 011	0 011	10 011	FE	1 011	0 011	10 011
	0x			00				00			
	0x			00				00			
	0x			88				88			
	0x	6F		88				88			
	0x	70		88				88			
	0x	71		54				54			
	0x	72		00				00			
	0x	73		00				00			
	0x	74		00				00			
0x80	0x90	0xA0	0xB0	00/40/	01/41/	06/46/	0B/4B/	00/40/	01/41/	06/46/	0B/4B/
0x81	0x91	0xA1	0xB1	80/C0 FF	81/C1 7F	86/C6 55	8B/CB 3F	80/C0 FF	81/C1 7F	86/C6 55	8B/CB 3F
0x81	0x91	0xA1	0xB1	FF	FF	55	FF	FF	FF	55	FF
0x83	0x92 0x93	0xA2 0xA3	0xB2	FF	7F	55	3F	FF	7F	55	3F
0x84	0x94	0xA3 0xA4	0xB3	FF	FF	55	FF	FF	FF	55	FF
0x85	0x94 0x95	0xA4 0xA5	0xB4 0xB5	00	01	06	0B	00	01	06	0B
0x86	0x96	0xA5 0xA6	0xB6	FF	7F	55	3F	FF	7F	55	3F
0x87	0x97	0xA0	0xB7	FF	FF	55	FF	FF	FF	55	FF
0x88	0x98	0xA7	0xB8	FF	7F	55	3F	FF	7F	55	3F
0x89	0x99	0xA9	0xB9	FF	FF	55	FF	FF	FF	55	FF
				00/40/	31/71/	- 55	- ' '	00/40/	31/71/	- 55	11
0x8A	0x9A	0xAA	0xBA	80/C0	B1/F1	-	-	80/C0	B1/F1	-	-
0x8B	0x9B	0xAB	0xBB	00				00			
0x8C	0x9C	0xAC	0xBC	D0				D0			
0x8D	0x9D	0xAD	0xBD	00				00			
0x8E	0x9E	0xAE	0xBE	F0				20			
0x8F	0x9F	0xAF	0xBF	08				28			
		C0		00				00			
	0x			00				00			
	0x			00				00			
	0x			07				07			
		C4		00				00			
	0x			00 F0				FF	00	00	00
	0xC6							F0			
	0xC7						1	FF			
	0xC8							00			
	0xC9							3C			
	0x(			0F			1	0F			
	0x	FE		28				28			

### For Video Controller

	Addı	ress		NTSC				PAL				
CH0	CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH	
	1x	00	<u>-</u>	8'h00				8'h80				
	1x(	01		00				00				
	1x(	02		00				00				
	1x(	03		00				00				
	1x(	04		00				00				
	1x			80				80				
	1x			00				00				
	1x(			00				00				
	1x(			00				00				
	1x(			00				00				
	1x(			00				00				
	1x(			D7				D7				
	1x(			00				00				
	1x( 1x(			00				00				
	1x(			00 A7				00 A7				
	1x			80				80				
	1x			81				81				
	1x			82				82				
	1x			83				83				
1x11	1x19	1x21	1x29	02				02				
1x12	1x1A	1x22	1x2A	00				00				
1x13	1x1B	1x23	1x2B	00				00				
1x14	1x1C	1x24	1x2C	00				00				
1x15	1x1D	1x25	1x2D	00				00				
1x16	1x1E	1x26	1x2E	00				00				
1x17	1x1F	1x27	1x2F	00				00				
	1x			00	00	00	00	00	00	00	00	
	1x			B4	5A	3C	2D	B4	5A	3C	2D	
	1x			00	00	00	00	00	00	00	00	
	1x			78	3C	28	1E	90	48	30	24	
	1x			00	5A	3C	2D	00	5A	3C	2D	
	1x			B4	B4	78	5A	B4	B4	78	5A	
	1x:			00	00	00	00	00	00	00	00	
	1x3			78	3C	28	1E	90	48	30	24	
	1x3			00	00	78 P4	5A	00	00 5 A	78 P4	5A	
	1x3			B4 00	5A 3C	B4 00	87 00	B4 00	5A 48	B4 00	87 00	
				78	78	28	1E	90	90	30	24	
	1x3B 1x3C				5A	00	87	00	5A	00	87	
	1x3D				B4	3C	B4	B4	B4	3C	B4	
<u> </u>	1x3E				3C	28	00	00	48	30	00	
	1x3F				78	50	1E	90	90	60	24	
	1x40 ~ 1x4F							00	- 50	- 50		
	1x50							00		<del> </del>		
	1x51							00				
	1x52							00				
1x53				00				00				
1x54				00				00				
	1x55							80				

	Addr	ess			NT	SC			P	AL .	
CH0	CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5			00				00			
	1x5	ξE		00				00			
	1x5	iF.		A7				A7			
	1x60					-	-	80		-	-
	1x63					-	-	81		-	-
	1x66					-	-	82		-	-
	1x69			83		-	-	83		-	-
1x61	1x64	1x67	1x6A	02		-	-	-			
1x62	1x65	1x68	1x6B	00		-	-	-			
	1x6	iC		00	FF	-	-	00	FF	-	-
	1x6	iD .		00	E4	-	-	00	E4	-	-
	1x6	Ε		00				00			
	1x6	SF.		00				00			
	1x7	<b>'</b> 0		00				00			
	1x7	<b>'</b> 1		00				00			
	1x7	<b>'</b> 2		00				00			
	1x7	<b>'</b> 3		00				00			
	1x7	<b>'</b> 4		00				00			
	1x7	<b>'</b> 5		00				00			
	1x7	<b>'</b> 6		00				00			
	1x7	77		00				00			
	1x7	<b>'</b> 8		00				00			
	1x7	<b>'</b> 9		00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			00				00			
	1x7			88				88			
	1x7			84				84			
	1x8			FF				FF			
	1x8			00				00			
	1x8			51				51			
	1x8			07 EB				07			
	1x84							EB			
	1x85							10			
	1x86			A8				A8			
	1x87 1x88			00				00			
	1x88 1x89			51				51			
	1x89 1x8A			E7				E7			
				80				80			
	1x8B			00				00			
	1x8C			00				00			
	1x8D 1x8E							00			
				00				00			
	1x8F							00			

A	ddress			NT	SC		PAL				
CH0 CH1	CH2	CH3	1 CH	4 CH	9 CH	16 CH	1 CH	4 CH	9 CH	16 CH	
1x9	0 ~ 1x9F	_	00				00				
	1xA0		77				77				
		23				23					
		D0				D0					
	1xA3		01				01				
		C0				C0					
	1xA4 1xA5						10				
	1xA6		00				00				
	1xA7		0D				0D				
	1xA8		20				20				
	1xA9		09				4C				
	1xAA		AA				AA				
	1xAB		00				00				
		00				00					
		00				00					
	1xAE						00				
	1xAF						00				
1xB		00				00					

Notes 1. Blanks have the same value of 1 CH.

2. All values are Hexa format.

### For Motion Detector

	Add	ress		NTSC	PAL
VIN0	VIN1	VIN2	VIN3	NISC	PAL
2x80	2xA0	2xC0	2xE0	8'h17	8'h17
2x81	2xA1	2xC1	2xE1	88	88
2x82	2xA2	2xC2	2xE2	08	08
2x83	2xA3	2xC3	2xE3	6A	6A
2x84	2xA4	2xC4	2xE4	07	07
2x85	2xA5	2xC5	2xE5	24	24

Notes 1. All values are Hexa format.

### **Register Description**

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x00								
1	0x10		DET_		DET_	LOCK_	LOCK_	LOCK_	LOCK_
2	0x20		FORMAT		COLOR	COLOR	GAIN	OFST	HPLL
3	0x30								

DET\_FORMAT Status of video standard detection (Read only)

- 0 PAL-B/D
- 1 PAL-M
- 2 PAL-N
- 3 PAL-60
- 4 NTSC-M
- 5 NTSC-4.43
- 6 NTSC-N

DET\_COLOR Status of color detection (Read only)

- 0 Color is not detected
- 1 Color is detected

LOCK\_COLOR Status of locking for color demodulation loop (Read only)

- O Color demodulation loop is not locked
- Color demodulation loop is locked

LOCK\_GAIN Status of locking for AGC loop (Read only)

- 0 AGC loop is not locked
- 1 AGC loop is locked

LOCK\_OFST Status of locking for clamping loop (Read only)

- 0 Claming loop is not locked
- 1 Claming loop is locked

LOCK\_HPLL Status of locking for horizontal PLL (Read only)

- 0 Horizontal PLL is not locked
- 1 Horizontal PLL is locked

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x01								
1	0x11	IFMTMAN		IFORMAT		۸۵۵	DEDECT	DET_	DET_
2	0x21	IFIVITIVIAIN		IFURIVIAT		AGC	PEDEST	NONSTD *	FLD60 *
3	0x31								

Notes: \* Read only bits

IFMTMAN Setting video standard manually with IFORMAT

- Detect video standard automatically according to incoming video signal (default)
- 1 Video standard is selected with IFORMAT

IFORMAT Force the device to operate in a particular video standard when IFMTMAN

is high or to free-run in a particular video standard on no-video status when

IFMTMAN is low

0 PAL-B/D (default)

1 PAL-M

2 PAL-N

3 PAL-60

4 NTSC-M

5 NTSC-4.43

6 NTSC-N

AGC Enable the AGC

0 Disable the AGC (default)

1 Enable the AGC

PEDEST Enable gain correction for 7.5 IRE black (pedestal) level

0 No pedestal level (0 IRE is ITU-R BT.656 code 16) (default)

1 7.5 IRE setup level (7.5 IRE is ITU-R BT.656 code 16)

DET\_NONSTD Status of non-standard video detection (Read only)

0 The incoming video source is standard

1 The incoming video source is non-standard

DET\_FLD60 Status of field frequency of incoming video (Read only)

0 50Hz field frequency

1 60Hz field frequency

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_	LIA CITIVI	E_XY[9:8]	שחבו אע	/ VVI0-01
2	0x26	U	U	XY[8]	XY[8]	ПАСПТИ	^1[9.0]	HUELAT	′_XY[9:8]
3	0x36								
0	0x02								
1	0x12				HDELAY				
2	0x22				HULLAT				
3	0x32								

HDELAY\_XY

This 10bit register defines the starting location of horizontal active pixel for display / record path. A unit is 1 pixel. The default value is decimal 32.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_	⊔∧CITI\/I	E_XY[9:8]	UDEL AV	_XY[9:8]
2	0x26	U	U	XY[8]	XY[8]	ПАСПТУ	=_∧1[9.0]	HDELAT	^1[9.0]
3	0x36								
0	0x03								
1	0x13				LIACTIVE	. VVI7-01			
2	0x23				HACTIVE	[			
3	0x33								

HACTIVE\_XY

This 10bit register defines the number of horizontal active pixel for display / record path. A unit is 1 pixel. The default value is decimal 720.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06						-		
1	0x16	0	0	VACTIVE_	VDELAY_	LIA CITIVI	E_XY[9:8]	שחבו אע	/ VV[0-0]
2	0x26	U	U	XY[8]	XY[8]	ПАСПТИ	=_∧1[9.0]	HUELAT	′_XY[9:8]
3	0x36								
0	0x04								
1	0x14				VDEL AV				
2	0x24				VUELAT	_XY[7:0]			
3	0x34								

VDELAY\_XY This 9bit register defines the starting location of vertical active for display / record path. A unit is 1 line. The default value is decimal 6.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x06								
1	0x16	0	0	VACTIVE_	VDELAY_	⊔∧CITI\/I	E_XY[9:8]	שחבו אע	_XY[9:8]
2	0x26	U	U	XY[8]	XY[8]	HACHIVI	^1[8.0]	TIDELAT	^1[9.0]
3	0x36								
0	0x05								
1	0x15				\/ACTI\/E	: VV[7:0]			
2	0x25				VACTIVE	_XY[7:0]			
3	0x35								

VACTIVE\_XY This 9bit register defines the number of vertical active lines for display / record path. A unit is 1 line. The default value is decimal 240.

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x07								
1	0x17				Ш	ır			
2	0x27				П	JE			
3	0x37								

HUE Control the hue information. The resolution is 1.4° / LSB.

0 -180°

:

128 0° (default)

: : 255 180°

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	0x08												
1	0x18		SAT										
2	0x28				3/	41							
3	0x38												

SAT Control the color saturation. The resolution is 0.8% / LSB.

0 0%

: :

128 100 % (default)

: :

255 200 %

Page 127 of 253

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	0x09												
1	0x19		CONT										
2	0x29					JIN I							
3	0x39												

CONT Control the contrast. The resolution is 0.8% / LSB.

0 0%:

128 100 % (default)

: : 255 200 %

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0	0x0A												
1	0x1A		BRT										
2	0x2A				Dr	<b>X</b> I							
3	0x3A												

BRT Control the brightness. The resolution is 0.2IRE / LSB.

0 -25 IRE

: :

128 0 (default)

: :

255 25 IRE

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	0x0B									
1	0x1B	YBWI	COMBMD		YPEAK_	YPEAK_GN				
2	0x2B	LDAAI	COIV	טואוט	MD		TPEA	K_GN		
3	0x3B									

YBWI Select the luminance trap filter mode

0 Narrow bandwidth trap filter mode (default)

1 Wide bandwidth trap filter mode

COMBMD Select the adaptive comb filter mode

0,1 Adaptive comb filter mode (default)

2 Force trap filter mode

3 Not supported

YPEAK\_MD Select the luminance peaking frequency band

0 4~5 MHz frequency band (default)

1 2~4 MHz frequency band

YPEAK\_GN Control the luminance peaking gain

0 No peaking (default)

1 12.5 %

2 25 %

3 37.5 %

4 50 %

5 62.5 %

6 75%

7 87.5 %

8 100 %

9 112.5 %

10 125 %

11 137.5 %

12 150 %

13 162.5 %

14 175 %

15 187.5 %

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x0C								
1	0x1C	0	0	CK	71.1		CTI	CN	
2	0x2C	0	U	CN	ILL		CII	_GN	
3	0x3C								

CKIL

Control the color killing mode

- 0,1 Auto detection mode (default)
- 2 Color is always alive
- 3 Color is always killed

CTI\_GN

Control the CTI gain

- 0 No CTI
- 1 12.5 %
- 2 25 %
- 3 37.5 %
- 4 50 %
- 5 62.5 %
- 6 75 % (default)
- 7 87.5 %
- 8 100 %
- 9 112.5 %
- 10 125 %
- 11 137.5 %
- 12 150 %
- 13 162.5 %
- 14 175 %
- 15 187.5 %

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x0D								
1	0x1D	0	0	0	0	ANIA C\A/	SW_	۱۸/۵۲۸	K MD
2	0x2D	U	U	U	0	ANA_SW	RESET	WPEA	יע־ואוס
3	0x3D								

ANA\_SW Control the analog input channel switch

0 VIN\_A channel is selected (default)

1 VIN\_B channel is selected

SW\_RESET Reset the system by software except control registers.

This bit is self-clearing in a few clocks after enabled.

0 Normal operation (default)

1 Enable soft reset

WPEAK\_MD Select the automatic white peak control mode.

0 No automatic white peak control (default)

1 Suppress the excessive white peak level into WPEAK\_REF level

2 Increase the low level into WPEAK\_REF level

3 Suppress and Increase the input level into WPEAK\_REF level

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x0E								
1	0x1E	0	0	0	4	0	0	0	4
2	0x2E	U	U	U	ı	U	U	U	1
3	0x3E								

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x40	PB_S	SDEL	WPEA	K_REF	WPEA	<_RNG	WPEAH	<_TIME

PB\_SDEL

Control the start point of active video from ITU-R BT.656 digital playback input

- 0 No delay (default)
- 1 1ck delay of 27MHz
- 2 2ck delay of 27MHz
- 3 3ck delay of 27MHz

WPEAK\_REF

Control the white peak reference level for automatic white peak control

- 0 100 IRE (default)
- 1 110 IRE
- 2 130 IRE
- 3 140 IRE

WPEAK\_RNG

Control the range of automatic white peak control

- 0 -3 ~ 3 dB (default)
- 1  $-6 \sim 6 \text{ dB}$
- $2,3 9 \sim 9 \, dB$

WPEAK\_TIME

Control the time constant of automatic white peak control loop

- 0 Slower (default)
- 1 Slow
- 2 Fast
- 3 Faster

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x41	MPPCLK_ OEB		VOGAINCX		0	VOGAINYX		
0x42			0				VOGAINYY	

MPPCLK\_OEB Control the tri-state of CLKMPP1/2 output pins

0 Outputs are Tri-state (default)

1 Outputs are enabled

VOGAIN Control the gain of analog video output for each DAC

0 90.625 %

1 93.75 %

2 96.875 %

3 100 %

4 103.125 %

5 106.25 %

6 109.375 %

7 112.5 %

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x43	0	1	0	0	GNT	IME	OST	IME

GNTIME Control the time constant of gain tracking loop

0 Slower

1 Slow (default)

2 Fast

3 Faster

OSTIME Control the time constant of offset tracking loop

0 Slower

1 Slow (default)

2 Fast

3 Faster

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x44	1	0			HSW	IDTH		

#### HSWIDTH

Define the width of horizontal sync output.

A unit is 1 pixel. The default value is decimal 32.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x45	FLDN	FLDMODE		FLDPOL	HSPOL	VSPOL	1	0

#### **FLDMODE**

Select the field flag generation mode

- 0 Field flag is detected from incoming video
- 1 Field flag is generated from small accumulator of detected field
- 2 Field flag is generated from medium accumulator of detected field
- Field flag is generated from large accumulator of detected field (default)

#### VSMODE

Control the VS and field flag timing

- 0 VS and field flag is aligned with vertical sync of incoming video (default)
- 1 VS and field flag is aligned with HS

**FLDPOL** 

Select the FLD polarity

0 Odd field is high

1 Even field is high (default)

**HSPOL** 

Select the HS polarity

0 Low for sync duration (default)

1 High for sync duration

**VSPOL** 

Select the VS polarity

0 Low for sync duration (default)

1 High for sync duration

Note: 0x45 Bit 1:0 default value after reset is 2'b00. The firmware need to always set it to 2'b10.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x46	IFC	OMP	CL	.PF	ACC <sup>-</sup>	TIME	APC <sup>-</sup>	TIME

IFCOMP Select the IF-compensation filter mode

0 No compensation (default)

1 +1 dB/ MHz

2 +2 dB/ MHz

3 +3 dB/ MHz

CLPF Select the Color LPF mode

0 550KHz bandwidth

1 750KHz bandwidth (default)

2 950KHz bandwidth

3 1.1MHz bandwidth

ACCTIME Control the time constant of auto color control loop

0 Slower

1 Slow

2 Fast

3 Faster (default)

APCTIME Control the time constant of auto phase control loop

0 Slower

1 Slow

2 Fast

3 Faster (default)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x47	0	1	C_C	ORE	0		CDEL	

C\_CORE

Coring to reduce the noise in the chrominance

- 0 No coring
- 1 Coring value is within 128 +/- 1 range
- 2 Coring value is within 128 +/- 2 range (default)
- 3 Coring value is within 128 +/- 4 range

**CDEL** 

Adjust the group delay of chrominance path relative to luminance

- 0 -2.0 pixel
- 1 -1.5 pixel
- 2 -1.0 pixel
- 3 -0.5 pixel
- 4 0.0 pixel (default)
- 5 0.5 pixel
- 6 1.0 pixel
- 7 1.5 pixel

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x48				U_G	SAIN			

U\_GAIN Adjust gain for U (or Cb) component. The resolution is 0.8% / LSB.

0 0%

: :

128 100 % (default)

. .

255 200 %

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x49				V_G	AIN			

V\_GAIN Adjust gain for V (or Cr) component. The resolution is 0.8% / LSB.

0 0%

. .

128 100 % (default)

: :

255 200 %

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4A				U_(	OFF			

U\_OFF

U (or Cb) offset adjustment register. The resolution is 0.4% / LSB.

0 -50 %

: :

128 0 % (default)

. .

255 50 %

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4B				V_C	)FF			

V\_OFF

V (or Cr) offset adjustment register. The resolution is 0.4% / LSB.

0 -50 %

: :

128 0 % (default)

: :

255 50 %

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4C	0	0	ADAC_ PD	AADC_ PD		VADO	C_PD	

ADAC\_PD Power down the audio DAC.

0 Normal operation (default)

1 Power down

AADC\_PD Power down the audio ADC.

0 Normal operation (default)

1 Power down

VADC\_PD Power down the video ADC.

VADC\_PD[3:0] stands for CH3 to CH0.

0 Normal operation (default)

1 Power down

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4D	0	0	0	0	NOVII	D_MD	1	1

NOVID\_MD Select the No-video flag generation mode

0 Faster

1 Fast

2 Slow

3 Slower (default)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4E	0	0	0	0	0	1	0	1
0x4F	0	0	0	0	0	0	0	0
0x50	0	0	0	0	0	0	0	0
0x51	1	0	0	0	0	0	0	0
0x52	0	0	0	0	0	1	1	0
0x53	0	0	0	0	0	0	0	0
0x54	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x55		Fl	_U			VA	٩V	

FLD Status of the field flag for corresponding channel (Read only)

FLD[3:0] stands for VIN3 to VIN0.

0 Odd field when FLDPOL (0x46) = 1

1 Even field when FLDPOL (0x46) = 1

VAV Status of the vertical active video signal for corresponding channel

(Read only). VAV[3:0] stands for VIN3 to VIN0.

0 Vertical blanking time

1 Vertical active time

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x60		AIG	AIN1		AIGAIN0				
0x61		AIG	AIN3		AIGAIN2				

**AIGAIN** 

Select the amplifier's gain for each analog audio input AIN0 ~ AIN3.

- 0 0.25
- 1 0.31
- 2 0.38
- 3 0.44
- 4 0.50
- 5 0.63
- 6 0.75
- 7 0.88
- 8 1.00 (default)
- 9 1.25
- 10 1.50
- 11 1.75
- 12 2.00
- 13 2.25
- 14 2.50
- 15 2.75

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0,63	0x62 M_PBSEL		M_	RM_	RM_	RM_	RM_	RM_
UXOZ	IVI_F	DOEL	RLSWAP	BITRATE	DATMOD	SAMRATE	BITWID	SYNC

### M\_PBSEL

Select the playback audio data on the ADATM / AOUT pin.

- 0 The playback audio input from the first stage chip (default)
- 1 The playback audio input from the second stage chip
- 2 The playback audio input from the third stage chip
- 3 The playback audio input from the last stage chip

#### M\_RLSWAP

Define the sequence of mixing and playback audio data on the ADATM pin.

- Mixing audio on left channel and playback audio on right channel (default)
- 1 Playback audio on left channel and mixing audio on right channel

### RM\_BITRATE

Define the bit rate for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.

- 0 256 bit per sample period (256fs) (default)
- 1 384 bit per sample period (384fs)

### RM\_DATMOD

Define the data mode on the ADATR and ADATM pin.

- 0 2's complement data mode (default)
- 1 Straight binary data mode

### RM\_SAMRATE

Define the sample rate for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.

- 0 8KHz (default)
- 1 16KHz

### RM\_BITWID

Define the bit width for record and mixing audio on the ADATR and ADATM pin.

- 0 16 bit (default)
- 1 8 bit

### RM\_SYNC

Define the digital serial audio data format for record and mixing audio on the ACLKR, ASYNR, ADATR and ADATM pin.

- 0 I2S format (default)
- 1 DSP format

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x63	0	0	0	0	0	R_ADATM	R_MULTCH	

R\_ADATM

Select the output mode for the ADATM pin.

- 0 Digital serial data of mixing audio (default)
- 1 Digital serial data of record audio

**R\_MULTCH** 

Define the number of audio for record on the ADATR pin.

- 0 2 audios (default)
- 1 4 audios
- 2 8 audios
- 3 16 audios

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x64		R_SI	EQ_1		R_SEQ_0				
0x65		R_SI	EQ_3			R_SE	Q_2		
0x66		R_SEQ_5 R_SEQ_4							
0x67		R_SI	EQ_7		R_SEQ_6				
0x68		R_SEQ_9 R_SEQ_8							
0x69		R_SI	Q_B			R_SE	Q_A		
0x6A		R_SI	Q_D		R_SEQ_C				
0x6B	R_SEQ_F R_SEQ_E								

R\_SEQ

Define the sequence of record audio on the ADATR pin.

Refer to the Fig16 and Table5 for the detail of the R\_SEQ\_0  $\sim$  R\_SEQ\_F. The default value of R\_SEQ\_0 is "0", R\_SEQ\_1 is "1", ... and R\_SEQ\_F is "F".

0 AIN1

1 AIN2

: :

: :

14 AIN15

15 AIN16

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x6C	0	PB_	PB_	PB_	PB_	PB_	PB_	PB_
0,000		MASTER	LRSEL	BITRATE	DATMOD	SAMRATE	BITWID	SYNC

PB\_MASTER

Define the operation mode of the ACLKP and ASYNP pin for playback.

- 0 Slaver mode (ACLKP and ASYNP is input mode) (default)
- 1 Master mode (ACLKP and ASYNP is output mode)

PB\_LRSEL

Select the channel for playback.

- 0 Left channel audio is used for playback input. (default)
- 1 Right channel audio is used for playback input.

PB\_BITRATE

Define the bit rate for playback audio on the ACLKP, ASYNP and ADATP pin.

- 0 256 bit per sample period (256fs) (default)
- 1 384 bit per sample period (384fs)

PB\_DATMOD

Define the data mode on the ADATP pin.

- 0 2's complement data mode (default)
- 1 Straight binary data mode

PB\_SAMRATE

Define the sample rate for playback audio on the ACLKP, ASYNP and ADATP pin.

- 0 8KHz (default)
- 1 16KHz

PB\_BITWID

Define the bit width for playback audio on the ADATP pin.

- 0 16 bit (default)
- 1 8 bit

PB\_SYNC

Define the digital serial audio data format for playback audio on the ACLKP, ASYNP and ADATP pin.

- 0 I2S format (default)
- 1 DSP format

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x6D	0	0	MIX_ DERATIO			MIX_MUTE		

MIX\_DERATIO

Disable the mixing ratio value for all audio.

0 Apply individual mixing ratio value for each audio (default)

1 Apply nominal value for all audio commonly

MIX\_MUTE

Enable the mute function for each audio. It effects only for mixing.

MIX\_MUTE[0]: Audio input AIN0.
MIX\_MUTE[1]: Audio input AIN1.
MIX\_MUTE[2]: Audio input AIN2.
MIX\_MUTE[3]: Audio input AIN3.
MIX\_MUTE[4]: Playback audio input.

It effects only for single chip or the last stage chip

0 Normal

1 Muted (default)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x6E		MIX_R	ATIO1		MIX_RATIO0					
0x6F		MIX_R	ATIO3		MIX_RATIO2					
0x70		AOGAIN MIX_RATIOP								

MIX\_RATIO Define the ratio values for audio mixing.

MIX\_RATIO0 : Audio input AIN0.
MIX\_RATIO1 : Audio input AIN1.
MIX\_RATIO2 : Audio input AIN2.
MIX\_RATIO3 : Audio input AIN3.
MIX\_RATIOP : Playback audio input.

It effects only for single chip or the last stage chip.

- 0 0.25
- 1 0.31
- 2 0.38
- 3 0.44
- 4 0.50
- 5 0.63
- 6 0.75
- 7 0.88
- 8 1.00 (default)
- 9 1.25
- 10 1.50
- 11 1.75
- 12 2.00
- 13 2.25
- 14 2.50
- 15 2.75

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x70		AOC	SAIN			MIX_R	ATIOP	

**AOGAIN** 

Define the amplifier gain for analog audio output.

- 0 0.25
- 1 0.31
- 2 0.38
- 3 0.44
- 4 0.50
- 5 0.63
- 6 0.75
- 7 0.88
- 8 1.00 (default)
- 9 1.25
- 10 1.50
- 11 1.75
- 12 2.00
- 13 2.25
- 14 2.50
- 15 2.75

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x71	0	1	MIX_MODE			MIX_OUTSEL	-	

MIX\_MODE

Control the mixing mode for audio mixing.

- 0 Average mode (default)
- 1 Just summation mode

MIX\_OUTSEL

Define the final audio output for analog and digital mixing out.

- 0 Select record audio of channel 0
- 1 Select record audio of channel 1
- 2 Select record audio of channel 2
- 3 Select record audio of channel 3
- 4 Select record audio of channel 4
- 5 Select record audio of channel 5
- 6 Select record audio of channel 6
- 7 Select record audio of channel 7
- 8 Select record audio of channel 8
- 9 Select record audio of channel 9
- 10 Select record audio of channel 10
- 11 Select record audio of channel 11
- 12 Select record audio of channel 12
- 13 Select record audio of channel 13
- Select record audio of channel 14Select record audio of channel 15
- 16 Select playback audio of the first stage chip
- 17 Select playback audio of the second stage chip
- 18 Select playback audio of the third stage chip
- 19 Select playback audio of the last stage chip
- 20 Select mixed audio (default)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x72	0	0	0	0	0	0	0	0
0x73	0	0	0	0	0	0	0	0
0x74	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x80								
1	0x90	DEC_PATH_X		0	0	VSFLT X		HSFLT X	
2	0xA0				U	VSF	LI_X	ПЭГ	L1_^
3	0xB0								

DEC\_PATH\_X

Select the video input for each channel scaler in display path.

- 0 Video input from internal video decoder on VINO pin (default)
- 1 Video input from internal video decoder on VIN1 pin
- 2 Video input from internal video decoder on VIN2 pin
- 3 Video input from internal video decoder on VIN3 pin

VSFLT\_X

Select the vertical anti-aliasing filter mode for display path.

- 0 Full bandwidth (default)
- 1 0.25 Line-rate bandwidth
- 2,3 0.18 Line-rate bandwidth

HSFLT\_X

Select the horizontal anti-aliasing filter mode for display path.

- 0 Full bandwidth (default)
- 1 2 MHz bandwidth
- 2 1.5 MHz bandwidth
- 3 1 MHz bandwidth

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	0	0x81											
	1	0x91				VSCALE	V[15:0]						
	2	0xA1				VOCALL	_^[13.0]						
X	3	0xB1											
	0	0x82											
	1	0x92				VSCALE	- V[7:0]						
	2	0xA2		VSCALE_X[7:0]									
	3	0xB2											
	0	0x86											
	1	0x96				VSCALE_	PR[15:8]						
	2	0xA6				VOCALL_	_1 D[10.0]						
PB	3	0xB6											
'	0	0x87											
	1	0x97		VSCALE_PB[7:0]									
	2	0xA7				VOCALL							
	3	0xB7											

**VSCALE** 

The 16 bit register defines a vertical scaling ratio. The actual vertical scaling ratio is VSCALE/ $(2^16 - 1)$ . The default value is 0xFFFF.

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	0	0x83		=	=	-		=	=	-				
	1	0x93				HSCALE	V[15:0]							
	2	0xA3				TISCALL	_^[13.0]							
X	3	0xB3												
	0	0x84												
	1	0x94				HCCVI I	= V[7:0]							
	2	0xA4		HSCALE_X[7:0]										
	3	0xB4	1											
	0	0x88												
	1	0x98				HSCALE.	DD[15:0]							
	2	0xA8				HOUALL.	_FD[13.0]							
PB	3	0xB8												
1.0	0	0x89												
	1	0x99	HSCALE_PB[7:0]											
	2	0xA9				TISCALE	[0.0]							
	3	0xB9												

**HSCALE** 

The 16 bit register defines a horizontal scaling ratio. The actual horizontal scaling ratio is  $HSCALE/(2^16 - 1)$ . The default value is 0xFFFF.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	0x85			0	0	0 VSFLT_PB		HSFLT_PB	
1	0x95	0	0						
2	0xA5	U		U	U	VOFL	.1_FD	ПЭГ	.1_FD
3	0xB5	xB5							

VSFLT\_PB

Select the vertical anti-aliasing filter mode for PB path.

- 0 Full bandwidth (default)
- 1 0.25 Line-rate bandwidth
- 2,3 0.18 Line-rate bandwidth

HSFLT\_PB

Select the horizontal anti-aliasing filter mode for PB path.

- 0 Full bandwidth (default)
- 1 2 MHz bandwidth
- 2 1.5 MHz bandwidth
- 3 1 MHz bandwidth

	CH	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
I	0	0x8A	(	)						
I	1	0x9A	•	1	VSCALE_	HSCALE_	\/SE	LT_Y	HSFLT_Y	
I	2	0xAA	2	2	Υ	Υ	VSF	L1_1		
I	3	0xBA	;	3						

VSCALE\_Y Enable the half vertical scaling for record path.

- 0 Disable the vertical scaling (default)
- 1 Enable the half vertical scaling

HSCALE\_Y Enable the half horizontal scaling for record path.

- 0 Disable the horizontal scaling (default)
- 1 Enable the half horizontal scaling

VSFLT\_PB Select the vertical anti-aliasing filter mode for record path.

- 0 Full bandwidth (default)
- 1 0.25 Line-rate bandwidth
- 2,3 0.18 Line-rate bandwidth

HSFLT\_PB Select the horizontal anti-aliasing filter mode for record path.

- 0 Full bandwidth (default)
- 1 2 MHz bandwidth
- 2 1.5 MHz bandwidth
- 3 1 MHz bandwidth

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	0x8F						-				
1	0x9F	0	0	VACTIVE_	VDELAY_	HACITIVE_PB[9:8		HDELAY DDIO:01			
2	0xAF	U	U	PB[8]	PB[8]	HACITIVI	=_PD[9.0]	HDELAY_PB[9:8]			
3	0xBF										
0	0x8B										
1	0x9B		HDELAY_PB[7:0]								
2	0xAB										
3	0xBB										

HDELAY\_PB This 10bit register defines the starting location of horizontal active pixel for PB path. A unit is 1 pixel. The default value is decimal 0.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	0x8F										
1	0x9F	0	0	VACTIVE_	VDELAY_	HACITIVE_PB[9:8]		HDELAV DBIG:01			
2	0xAF	U	U	PB[8]	PB[8]	ПАСПТИ	FD[9.0]	HDELAY_PB[9:8]			
3	0xBF										
0	0x8C										
1	0x9C		HACTIVE_PB[7:0]								
2	0xAC										
3	0xBC										

HACTIVE\_PB This 10bit register defines the number of horizontal active pixel for PB path.

A unit is 1 pixel. The default value is decimal 720.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	0x8F						-				
1	0x9F	0	0	VACTIVE_	VDELAY_	LIA CITIV	= DDIO-01	LIDEL AV. DDIO:01			
2	0xAF	U	0	PB[8]	PB[8]	ПАСПТИ	E_PB[9:8]	HDELAY_PB[9:8]			
3	0xBF										
0	0x8D										
1	0x9D		VDELAY_PB[7:0]								
2	0xAD										
3	0xBD										

VDELAY\_PB This 9bit register defines the starting location of vertical active for PB path.

A unit is 1 line. The default value is decimal 0.

СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	0x8F										
1	0x9F	0	0	VACTIVE_	VDELAY_	HACITIVE_PB[9:8]			DD[0:0]		
2	0xAF	U	U	PB[8]	PB[8]	ПАСПТИ	FD[8.0]	HDELAY_PB[9:8]			
3	0xBF										
0	0x8E										
1	0x9E				\/A CTI\/E	יייביטם					
2	0xAE		VACTIVE_PB[7:0]								
3	0xBE										

VACTIVE\_PB This 9bit register defines the number of vertical active lines for PB path. A unit is 1 line. The default value is decimal 240.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC0	0	PB_ FLDPOL	0	0	MAN_ PBCROP	PB_ CROP_MD	PB_AC	CT_MD

PB\_FLDPOL Select the FLD polarity of playback input

0 Even field is high

1 Odd field is high

MAN\_PB\_CROP Select manual cropping mode for playback input

0 Auto cropping mode with fixed cropping position (default)

1 Manual cropping mode with HDELAY/HACTIVE and VDELAY/VACTIVE

PB\_CROP\_MD Select the cropping mode for playback input

0 Normal record mode or frame record mode (default)

1 Cropping for DVR record mode or DVR frame record mode input

PB\_ACT\_MD Select the horizontal active size for playback input when MAN\_PB\_CROP is low

0 720 pixels (default)

704 pixels
 640 pixels

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC1	LIM_656_ PB	LIM_656_ X		LIM_656_Y1			LIM_656_Y0	
0xC2	0	LIM_656_ DEC		LIM_656_Y3			LIM_656_Y2	

LMT\_656\_PB

Control the range of output level for PB path.

- 0 Output ranges are limited to 1 ~ 254 (default)
- 1 Output ranges are limited to 16 ~ 235

LMT\_656\_X

Control the range of output level for display path.

- 0 Output ranges are limited to 1 ~ 254 (default)
- 1 Output ranges are limited to 16 ~ 235

LMT 656 Y

Control the range of output level for record path.

- Output ranges are limited to 1 ~ 254 (default)
- 1 Output ranges are limited to 16 ~ 254
- 2 Output ranges are limited to 24 ~ 254
- 3 Output ranges are limited to 32 ~ 254
- 4 Output ranges are limited to 1 ~ 235
- 5 Output ranges are limited to 16 ~ 235
- 6 Output ranges are limited to 24 ~ 235
- 7 Output ranges are limited to 32 ~ 235

LMT\_656\_DEC

Control the range of output level for decoder bypass mode.

- 0 Output ranges are limited to 1 ~ 254 (default)
- 1 Output ranges are limited to 16 ~ 235

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC3		BGND	EN_PB		BGNDCOL	AUTO BGNDPB	AUTO BGNDY	AUTO BGNDX
0xC4		BGND	EN_Y			BGND	DEN_X	

BGNDEN Enable the background color for each channel.

 ${\tt BGNDEN[3:0]} \ stands \ for \ CH3 \ to \ CH0.$ 

0 Background color is disabled (default)

1 Background color is enabled

BLKCOL Select the background color when BGNDEN = "1".

0 Blue color (default)

1 Black color

AUTO\_BGND Select the decoder background mode.

0 Manual background mode (default)

1 Automatic background mode when No-video is detected.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0xC5		PAL_[	DLY_Y		PAL_DLY_X				
0xC6	1 1 1 1 PAL_DLY_PB								

## PAL\_DLY

Select the PAL delay line mode.

- 0 Vertical scaling mode is selected in chrominance path (default)
- 1 PAL delay line mode is selected in chrominance path

Note: The default value after reset of 0xC6 is 0. 0xC6 bit [7:4] need to be set to F by the firmware.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC7	1	1	1	1	1	1	1	1

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register. The default value of 0xC7 after reset is 0. It should be set by the firmware to FF.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC8	0	0	0	0	0	FLD_	FLD_	FLD_
UXCo	U	U	U	U	U	OFST_PB	OFST_Y	OFST_X

## **FLDOS**

Remove the field offset between ODD and EVEN field.

- 0 Normal operation (default)
- 1 Remove the field offset between ODD and EVEN field

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xC9	0	0	1	1	1	1	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xCA	0	OUT_CHID	0	0	1	1	1	1

OUT\_CHID

Enable the channel ID format in the horizontal blanking period for Decoder Bypass mode

- O Disable the channel ID format (default)
- 1 Enable the channel ID format

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0xFE			DEV_ID *				REV_ID *	

Notes "\*" stand for read only register

DEV\_ID The TW2835 product ID code is 00101.

REV\_ID The revision number.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x00	SYS_5060	OVERLAY	LINK _LAST_X	LINK _LAST_Y	LINK_EN_X	LINK_EN_Y	LINK_	_NUM

SYS\_5060 Select the standard format for video controller.

0 60Hz, 525 line format (default)

1 50Hz, 625 line format

OVERLAY Control the overlay between display and record path.

0 Disable the overlay (default)

1 Enable the overlay

LINK\_LAST Define the lowest slaver chip in chip-to-chip cascade operation.

0 Master or middle slaver chip (default)

1 The lowest slaver chip

LINK\_EN Control the chip-to-chip cascade operation for display and record path.

0 Disable the cascade operation (default)

1 Enable the cascade operation

LINK\_NUM Define the stage number of chip-to-chip cascade connection.

0 Master chip (default)

1 1st slaver chip

2 2nd slaver chip

3 3rd slaver chip

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Χ	1x01	0	0	0	TBLINK	FRZ_FRAME	DUAL_PAGE	STRB	_FLD

TBLINK Control the blink period of channel boundary.

0 Blink for every 30 fields (default)

1 Blink for every 60 fields

FRZ\_FRAME Select the field or frame mode on freeze status.

0 Field display mode (default)

1 Frame display mode

DUAL\_PAGE Enable the dual page operation.

0 Normal strobe operation for each channel (default)

1 Enable the dual page operation

STRB\_FLD Control the field mode for strobe operation.

0 Capture odd field only (default)

1 Capture even field only

2 Capture first field of any field

3 Capture frame

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Х	1x02	RECALL_ FLD	SAVE	_FLD	SAVE_HID		SAVE_	_ADDR	

RECALL\_FLD Select the field or frame data on recalling picture.

- 0 Recall frame data from SDRAM (default)
- 1 Recall field data from SDRAM

SAVE\_FLD Select the field or frame data to save.

- 0 Save first odd field data to SDRAM (default)
- 1 Save first even field data to SDRAM
- 2 Save first any field data to SDRAM
- 3 Save first frame (odd and even field) data to SDRAM

SAVE\_HID Control the priority to save picture.

- O Save picture as shown in screen (default)
- 1 Save picture even though hidden under other picture

SAVE\_ADDR Define the save address of SDRAM.

The unit address has 4Mbit memory space.

0-3 Reserved for normal operation. Do not use this address.

(default = 0)

4-11 Available address for 64M SDRAM

12-15 Reserved for normal operation. Do not use this address.

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
I	Χ	1x03				SAVE	REQ			

SAVE\_REQ Request to save for each channel.

SAVE\_REQ[7:0] stands for channel 7 to 0

- 0 None operation (default)
- 1 Request to start saving picture

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Ī	Χ	1x04				STRB	_REQ			

## STRB\_REQ Request strobe operation.

STRB\_REQ[7:0] stands for channel 7 to 0

- 0 None operation (default)
- 1 Request to start strobe operation

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Х	1x05	NOVID.	_MODE	0	0	0	AUTO_ ENHANCE	INVALID	_MODE

NOVID\_MODE

Select the indication method for no-video channel

- 0 Bypass (default)
- 1 Capture last image
- 2 Blanked with blank color
- 3 Capture last image and blink channel boundary

**AUTO\_ENHANCE** 

Enable auto enhancement mode in field display mode

- 0 Manual enhancement mode in field display mode (default)
- 1 Auto enhancement mode in field display mode

INVALID MODE

Select the indication mode for no channel area

In horizontal and vertical active region

- 0 Background layer with background color (default)
- 1 Y = 0, Cb/Cr = 128
- 2 Y/Cb/Cr = 0
- $3 \quad Y/Cb/Cr = 0$

In horizontal and vertical blanking region

- 0 Y = 16, Cb/Cr = 128 (default)
- 1 Background layer with background color
- 2 Y = 0, Cb = {0, F, V, 0, Cascade, linenum[8:7]}, Cr = {0, linenum[6:0]}
- $3 \quad Y/Cb/Cr = 0$

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Ī	Χ	1x06	MUX_MODE	0	MUX	_FLD	0	0	0	0	Ì

MUX\_MODE Define the switch operation mode

0 Switch still mode (default)

1 Switch live mode

MUX\_FLD Select the field mode on switch still mode

0 Odd Field (default)

1 Even Field

2,3 Capture Frame

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Ī	Χ	1x07	STRB_AUTO	0	0	INTR_REQX		INTR	R_CH	

STRB\_AUTO Enable automatic strobe mode when FUNC\_MODE = "1"

0 User strobe mode (default)

1 Automatic strobe mode

INTR\_REQX Request to start the interrupt switch operation in display path

0 None operation (default)

1 Request to start the interrupt switch operation in display path

INTR\_CH Define the channel number for interrupt switch operation

INTR\_CH[3:2] represents the stage of cascaded chips for interrupt switch operation

0 Master chip (default)

1 1st slaver chip

2 2nd slaver chip

3 3rd slaver chip

INTR\_CH[1:0] represents the channel number for interrupt switch operation

0 Channel 0 (default)

1 Channel 1

2 Channel 2

3 Channel 3

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
ſ	~	1x08		MUX_OL	JT_CH0 *		MUX_OUT_CH1 *					
	^	1x09		MUX_OL	JT_CH2 *			MUX_OL	JT_CH3 *			

Notes "\*" stand for read only register

MUX\_OUT\_CH0 Channel in MUX\_OUT\_CH1 Channel in MUX\_OUT\_CH2 Channel in MUX\_OUT\_CH3 Channel in Channel

Channel information in current field/frame for interrupt switch operation Channel information in next field/frame for interrupt switch operation Channel information after 2 fields for interrupt switch operation

Channel information after 3 fields for interrupt switch operation

MUX\_OUT\_CH [3:2] represents the stage of cascaded chips for interrupt switch operation

- 0 Master chip (default)
- 1 1st slaver chip
- 2 2nd slaver chip
- 3 3rd slaver chip

MUX\_OUT\_CH [1:0] represents the channel number for interrupt switch operation

- 0 Channel 0 (default)
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Ī	Χ	1x0A				CHID_ML	JX_OUT *			

Notes "\*" stand for read only register

CHID\_MUX\_OUT Channel ID of current field/frame in interrupt switch operation

CHID\_MUX\_OUT [7] represents the channel ID latch enabling pulse

0->1 Rising edge for channel ID Update

1->0 Falling edge after 16 clock \* 18.5 ns from rising edge

CHID\_MUX\_OUT [6] represents the updated picture in interrupt switch operation

- 0 No Updated
- 1 Updated by new switching

CHID\_MUX\_OUT [5] represents the field mode in interrupt switch operation

- 0 Frame Mode
- 1 Field Mode

CHID\_MUX\_OUT [4] represents the analog switch path

- 0 Analog switch 0 path
- 1 Analog switch 1 path

CHID\_MUX\_OUT [3:2] represents the stage of cascaded chips for interrupt switch operation

- 0 Master chip
- 1 1st slaver chip
- 2 2nd slaver chip
- 3 3rd slaver chip

CHID\_MUX\_OUT [1:0] represents the channel number for interrupt switch operation

- 0 Channel 0
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	Χ	1x0B	ZM_EV	EN_OS	ZM_O	DD_OS	FR_EV	EN_OS	FR_O	DD_OS

ZM\_EVEN\_OS Even field offset coefficient when zoom is enabled

0 No Offset

1 + 0.25 Offset

2 + 0.5 Offset

3 + 0.75 Offset (default)

ZM\_ODD\_OS Odd field offset coefficient when zoom is enabled

0 No Offset

1 + 0.25 Offset (default)

2 + 0.5 Offset

3 + 0.75 Offset

FR\_EVEN\_OS Even field offset coefficient when the enhancement is enabled

0 No Offset

1 + 0.25 Offset (default)

2 + 0.5 Offset

3 + 0.75 Offset

FR\_ODD\_OS Odd field offset coefficient when the enhancement is enabled

0 No Offset

1 + 0.25 Offset

2 + 0.5 Offset

3 + 0.75 Offset (default)

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Χ	1x0C	ZMENA	H_ZM_MD	ZMBN	DCOL	ZMBNDEN	ZMAREAEN	ZMA	REA

ZMENA Enable the zoom function.

0 Disable the zoom function (default)

1 Enable the zoom function

H\_ZM\_MD Select the zoom mode for only horizontal direction

0 2x zoom for both horizontal and vertical direction (default)

1 2x zoom for horizontal direction

ZMBNDCOL Define the boundary color for zoomed area

0 0% Black (default)

25% Gray
 75% Gray
 100% White

ZMBNDEN Enable the boundary for zoomed area.

0 Disable the boundary for zoomed area (default)

1 Enable the boundary for zoomed area

ZMAREAEN Enable the mark for zoomed area

0 Disable the mark for zoom area (default)

1 Enable the mark for zoom area

ZMAREA Control the effect for zoomed area.

0 10 IRE bright up for inside of zoomed area (default)

20 IRE bright up for inside of zoomed area10 IRE bright up for outside of zoomed area

3 20 IRE bright up for outside of zoomed area

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Х	1x0D				ZOC	DMH			

ZOOMH Define the horizontal left point of zoomed area. 4 pixels/step.

0 Left end value (default)

180 Right end value

F	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Χ	1x0E				ZOC	OMV			

ZOOMV Define the vertical top point of zoom area. 2 lines/step.

0 Top end value (default)

: :

120 Bottom end value for 60Hz, 525 lines system

Bottom end value for 50Hz, 625 lines system

Patl	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Х	1x0F	FRZ.	_FLD	BND	COL	BGD	COL	BLK	COL

FRZ\_FLD Select the image for freeze function or for last image capture on video loss.

- 0 Last image (default)
- 1 Last image of 1 field before
- 2 Last image of 2 fields before
- 3 Last image of 3 fields before

BNDCOL Define the channel boundary color.

- 0 0% Black
- 1 25% Gray
- 2 75% Gray
- 3 100% White (default)

Channel boundary color is changed according to this value when boundary is blinking.

- 0 100% White
- 1 100% White
- 2 0% Black
- 3 0% Black (default)

BGDCOL Define the background color.

- 0 0% Black
- 1 40% Gray (default)
- 2 75% Gray
- 3 100% Amplitude 100% Saturation Blue

BLKCOL Define the color of the blanked channel.

- 0 0% Black
- 1 40% Gray
- 2 75% Gray
- 3 100% Amplitude 100% Saturation Blue (default)

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	0	1x10							0 (RESERVED)		
	1	1x18		FUNC MODE					1 (RESI	ERVED)	
	2	1x20			_   2 (RESER					ERVED)	
X	3	1x28	- CH_EN	POP UP ANA_ PATH PB_PATH_	3 (RESI	ERVED)					
_ ^	4	1x13		FOF_UF			SEL	EN	0 (RESI	ERVED)	
	5	1x1B			0	FUNC_	022		1 (RESERVED)		
	6	1x23			U	MODE[0]			2 (RESERVED)		
	7	1x2B							3 (RESI	ERVED)	

CH\_EN Enable the channel.

0 Disable the channel (default)

1 Enable the channel

POP\_UP Enable pop-up.

O Disable pop-up (default)

1 Enable pop-up

FUNC\_MODE Select the operation mode.

0 Live mode (default)

1 Strobe mode

2-3 Switch mode for Channel 0/1/2/3

ANA\_PATH\_SEL Select the switching path on PB display mode with PB\_AUTO\_EN = 1

0 Main channel selection (default)

1 Sub channel selection

PB\_PATH\_EN Select the input between Live and PB for each channel

0 Normal live analog input (default)

1 PB path input

RESERVED The following value should be set for proper operation. (default = 0)

1x10/1x13 0 1x18/1x1B 1 1x20/1x23 2 1x28/1x2B 3

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x11	RECALL_ EN	FREEZE						
	1	1x19				RV_MIRROR ENHANCE BLANK BOUND				
	2	1x21								
X	3	1x29			⊔ MIDDOD		DOI IND	BLINK		
_ ^	4	1x14					BOUND			
	5	1x1C								
	6	1x24								
	7	1x2C								

RECALL\_EN Enable the recall function of main channel.

- O Disable the recall function (default)
- 1 Enable the recall function

FREEZE Enable the freeze function of main channel.

- 0 Normal operation (default)
- 1 Enable the freeze function

H\_MIRROR Enable the horizontal mirroring function of main channel.

- 0 Normal operation (default)
- 1 Enable the horizontal mirroring function

V\_MIRROR Enable the vertical mirroring function of main channel.

- 0 Normal operation (default)
- 1 Enable the vertical mirroring function

ENHANCE Enable the image enhancement function of main channel.

- 0 Normal operation (default)
- 1 Enable the image enhancement function

BLANK Enable the blank of main channel.

- 0 Disable the blank (default)
- 1 Enable the blank

BOUND Enable the channel boundary of main channel.

- O Disable the channel boundary (default)
- 1 Enable the channel boundary

BLINK Enable the boundary blink of main channel when boundary is enabled.

- 0 Disable the boundary blink (default)
- 1 Enable the boundary blink

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	0	1x12	0								
	1	1x1A									
	2	1x22									
X	3	1x2A		0	ELD OD	DVD IN		RECALL_ADDR			
_ ^	4	1x15			FLD_OP	DVK_IIV	DVR_IN RECALL_ADDR				
	5	1x1D									
	6	1x25									
	7	1x2D									

FLD\_OP Enable Field to Frame conversion mode.

0 Normal operation (default)

1 Enable Field to Frame conversion mode

DVR\_IN Enable DVR to normal conversion mode.

0 Normal operation (default)

1 DVR to normal conversion mode

RECALL\_ADDR Define the recall address for main channel. (default = 0)

0-3 Reserved address. Do not use this value

4-15 Available address for 64M SDRAM

Path	CH	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	0	1x16	PB_AUTO _EN			E) (E) IT					
X	1	1x1E	0	FLD_CONV	PB_STOP	EVENT _PB		PB_CH_NUM			
	2	1x26	0			_FB					
	3	1x2E	0								

PB\_AUTO\_EN Enable the auto strobe and auto cropping function for playback input

- 0 Disable the auto strobe/cropping function (default)
- 1 Enable the auto strobe/cropping function

FLD\_CONV Enable Frame to Field conversion mode

- 0 Normal operation (default)
- 1 Enable Frame to Field conversion mode

PB\_STOP Disable the auto strobe operation for playback input

- 0 Normal operation (default)
- 1 Disable the auto strobe operation for playback input

EVEN\_PB Enable the event strobe function for playback input

- O Disable the event strobe function for playback input (default)
- 1 Enable the event strobe function for playback input

PB\_CH\_NUM Select the channel number from playback input for display (default = 0)

PB\_CH\_NUM[3:2] represents the stage of cascaded chips

- 0 Master chip
- 1 1st slaver chip
- 2 2nd slaver chip
- 3 3rd slaver chip

PB\_CH\_NUM[1:0] represents the channel number

- 0 Channel 0
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3

Path	CH	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x17								
_	1	1x1F	0	0	0	0	0	0	0	0
^	2	1x27	U	U	U	U	U	U	U	U
	3	1x2F								

This is reserved register.

For normal operation, the above value should be set in this register.

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x30								
	1	1x34								
	2	1x38								
X	3	1x3C				PIC	`LI			
^	4	1x40				FIC	/I IL			
	5	1x44								
	6	1x48								
	7	1x4C								

PICHL

Define the horizontal left position of channel

0 Left end (default)

: :

180 Right end

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x31								
	1	1x35								
	2	1x39								
X	3	1x3D				PIC	LID			
^	4	1x41				FIC	ıΠK			
	5	1x45								
	6	1x49								
	7	1x4D								

**PICHR** 

Define the horizontal right position of channel region

RENESAS

0 Left end (default)

: :

180 Right end

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x32								
	1	1x36								
	2	1x3A								
X	3	1x3E				PIC	`\/T			
_ ^	4	1x42				FIC	, v i			
	5	1x46								
	6	1x4A								
	7	1x4E								

**PICVT** 

Define the vertical top position of channel region.

0 Top end (default)

: :

120 Bottom end for 60Hz system

: :

144 Bottom end for 50Hz system

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x33								
	1	1x37								
	2	1x3B								
X	3	1x3F				PIC	*\/B			
^	4	1x43				FIC	,v D			
	5	1x47								
	6	1x4B								
	7	1x4F								

**PICVB** 

Define the vertical bottom position of channel region.

0 Top end (default)

: :

120 Bottom end for 60Hz system

:

144 Bottom end for 50Hz system

	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	1x50	MEDIAN_MD	TM_S	SLOP			TM_THR		

MEDIAN\_MD Select the noise reduction filter mode.

0 Adaptive median filter mode (default)

1 Simple median filter mode

TM\_SLOP Select the slope of adaptive median filter mode

0 Gradient is 0

1 Gradient is 1 (default)

2 Gradient is 2

3 Gradient is 3

TM\_THR Select the threshold of adaptive median filter mode

0 No threshold

:

8 Median value (default)

.

31 Max value

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Υ	1x51	0	FRAME_OP	FRAME_ FLD	DIS_MODE	0	0	SIZE_	MODE

FRAME\_OP Select the frame operation mode for record path.

0 Normal operation mode (Default)

1 Frame operation mode

DIS\_MODE Select the record mode depending on FRAME\_OP.

When  $FRAME_OP = 0$ 

0 Normal record mode (Default)

1 DVR normal record Mode

When FRAME\_OP = 1

0 Frame record mode

1 DVR frame record mode

FRAME\_FLD Select the displayed field when FRAME\_OP = "1".

0 Odd field is displayed (default)

1 Even field is displayed

SIZE\_MODE Select the active pixel size per line

0 720 pixels (default)

1 704 pixels

2 640 pixels

3 640 pixels

Pat	h Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1x52	TBLINK	FRZ_FRAME	TM_W	IN_MD	0	0	0	0

TBLINK Control the blink period of channel boundary.

0 Blink for every 30 fields (default)

1 Blink for every 60 fields

FRZ\_FRAME Select field or frame display mode on freeze status

0 Field display mode (default)

1 Frame display mode

TM\_WIN\_MD Select the mask type of median/adaptive median filter

0 9x9 mask (default)

1 Cross mask

2 Multiplier mask

3 Vertical bar mask

P	ath	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Υ	1x53	0	0	0	0	0	0	0	0

This is reserved register.

For normal operation, the above value should be set in this register.

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1x54	0	STRE	_FLD	DUAL_PAGE		STRB	REQ	

STRB\_FLD Control the field mode for strobe operation.

0 Capture odd field only (default)

1 Capture even field only

2 Capture first field of any field

3 Capture frame

DUAL\_PAGE Enable dual page operation.

0 Normal strobe operation for each channel (default)

1 Enable the dual page operation

STRB\_REQ Request the strobe operation.

STRB\_REQ[3:0] represents the channel 3 to 0

0 None operation (default)

1 Request to start strobe operation

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Υ	1x55	NOVID.	_MODE	0	CH_START	0	AUTO_NR_ EN	INVALID	_MODE

NOVID\_MODE

Select the indication method for no video detected channel

- 0 Bypass (default)
- 1 Capture last image
- 2 Blanked with blank color
- 3 Capture last image and blink channel boundary

CH\_START

Enable the digital channel ID in horizontal boundary of channel

- O Disable the digital channel ID in horizontal boundary (default)
- 1 Enable the digital channel ID in horizontal boundary

AUTO\_NR\_EN

Enable the noise reduction filter automatically when night is detected

- 0 Disable auto noise reduction filter operation (default)
- 1 Enable auto noise reduction filter operation

INVALID\_MODE

Select the indication mode for no channel area

In horizontal and vertical active region

- 0 Background layer with background color (default)
- 1 Y = 0, Cb/Cr = 128
- 2 Y/Cb/Cr = 0
- $3 \quad Y/Cb/Cr = 0$

In horizontal and vertical blanking region

- 0 Y = 16, Cb/Cr = 128 (default)
- 1 Background layer with background color
- 2 Y = 0, Cb = {0, F, V, 0, Cascade, linenum[8:7]}, Cr = {0, linenum[6:0]}
- $3 \quad Y/Cb/Cr = 0$

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
Y	1x56	MUX_MODE	TRIG_MODE	MUX	PIN_TF	RIG_EN				
ī	1x57	STRB_AUTO		QUE_SIZE						

MUX\_MODE Define the switch mode.

0 Switch channel with still picture (default)

1 Switch channel with live picture

TRIG\_MODE Define the switch trigger mode.

0 MUX with external trigger from host (default)

1 MUX with internal trigger

MUX\_FLD Control the capturing field for switch operation.

0 Capture odd field only (default)

1 Capture even field only

2 Capture frame

3 Capture frame

PIN\_TRIG\_MD Select the triggering input on external trigger mode

0 No triggering by VLINKI Pin (default)

1 Triggering by positive edge of VLINKI pin

2 Triggering by negative edge of VLINKI pin

3 Triggering by both positive and negative edge of VLINKI pin

PIN\_TRIG\_EN Enable triggering by VLINKI Pin

[0] is stand for switching control, [1] is stand for popup position control

0 Disable pin triggering (default)

1 Enable pin triggering

STRB\_AUTO Enable automatic strobe mode when FUNC\_MODE = "1"

0 Manual strobe mode (default)

1 Automatic strobe mode

QUE\_SIZE Define the actually using queue size in switching mode.

0 Queue size = 1 (default)

: :

127 Queue size = 128

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	<b>&gt;</b>	1x58				QUE_PEF	RIOD [7:0]			
	ı	1x59	QUE_PEF	RIOD [9:8]	EXT_TRIG	INTR_REQ		MUX_V	VR_CH	

QUE\_PERIOD Control the trigger period for internal trigger mode.

0 Trigger period = 1 field (default)

: :

1023 Trigger period = 1024 fields

EXT\_TRIG Make trigger when TRIG\_MODE = "0" (external trigger mode).

0 None operation (default)

1 Request to start MUX with external trigger mode

INTR\_REQ Request to start the switch operation by interrupt

0 None operation (default)

1 Request to start the switch operation by interrupt

MUX\_WR\_CH Define the channel number to be written in internal MUX queue or in interrupt trigger.

MUX\_WR\_CH[3:2] stands for stage of cascaded chips

0 Master chip (default)

1 1st slaver chip

2 2nd slaver chip

3 3rd slaver chip

MUX\_WR\_CH[1:0] stands for channel number

0 Channel 0 (default)

1 Channel 1

2 Channel 2

3 Channel 3

I	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Υ	1x5A	QUE_WR				QUE_ADDR			

QUE\_WR Control to write the data of internal queue.

0 None operation (default)

1 Request to write the QUE\_CH in QUE\_ADDR of internal queue

QUE\_ADDR Define the queue address.

0 1st queue address (default)

: :

127 128th queue address

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
V	1x5B	0	Q_POS_RD _CTL	Q_DATA	_RD_CTL	MUX_ SKIP_EN	ACCU_TRIG	QUE_CNT_ RST	QUE_POS_ RST	
l r	1x5C				MUX_SKIF	P_CH[15:8]				
	1x5D		MUX_SKIP_CH[7:0]							

Q\_POS\_RD\_CTL Control the read mode of the QUE\_ADDR

O Current queue address of internal queue (default)

1 Written value into the QUE\_ADDR

Q\_DATA\_RD\_CTL Control the read mode of the MUX\_WR\_CH

O Current queue data of internal queue (default)

1 Written value into the MUX\_WR\_CH

2,3 Queue data at the QUE\_ADDR

MUX\_SKIP\_EN Enable the switch skip mode

0 Disable the switch skip mode

1 Enable the switch skip mode

ACCU\_TRIG Adjust the switch timing in external triggering via the VLINKI pin

Output is delayed in 4 fields from triggering (default)

1 Output is matched with triggering

QUE\_CNT\_RST Reset the internal field counter to count queue period.

0 None operation (default)

1 Reset the field counter

QUE POS RST Reset the queue address.

0 None operation (default)

1 Reset the queue address and restart address

MUX\_SKIP\_CH Define the switch skip channel

MUX\_SKIP\_CH[15:0] stands for channel 15 ~ 0 including cascaded chip

0 Normal operation (default)

1 Skip channel

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	Υ	1x5E				CHID_ML	JX_OUT *			

Notes "\*" stand for read only register

CHID\_MUX\_OUT

Channel ID of current field/frame in switch operation (Read only register) CHID\_MUX\_OUT [7] represents the channel ID latch enabling pulse

- 0->1 Rising edge for updating the channel ID
- 1->0 Falling edge after 16 clock \* 18.5 ns from rising edge

CHID\_MUX\_OUT [6] represents the updated picture in switch operation

- 0 No Updated
- 1 Updated by New Switching

CHID\_MUX\_OUT [5] represents the field mode in switch operation

- 0 Frame mode
- 1 Field mode

CHID\_MUX\_OUT [4] represents the analog switching path

- 0 Analog switching 0 path
- 1 Analog switching 1 path

CHID\_MUX\_OUT [3:2] represents the stage of cascaded chip for switch operation

- 0 Master chip
- 1 1st slaver chip
- 2 2nd slaver chip
- 3 3rd slaver chip

CHID\_MUX\_OUT [1:0] represents the channel number for switch operation

- 0 Channel 0
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3

	Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ſ	Υ	1x5F	FRZ.	_FLD	BND	COL	BGD	COL	BLK	COL

FRZ\_FLD Select the image for freeze function or for last capturing mode on video loss.

- 0 Last image (default)
- 1 Last image of 1 field before
- 2 Last image of 2 fields before
- 3 Last image of 3 fields before

BNDCOL Define the boundary color of channel.

- 0 0% Black
- 1 25% Gray
- 2 75% Gray
- 3 100% White (default)

Channel boundary color is changed according to this value when boundary is blinking.

- 0 100% White
- 1 100% White
- 2 0% Black
- 3 0% Black (default)

BGDCOL Define the background color.

- 0 0% Black
- 1 40% Gray (default)
- 2 75% Gray
- 3 100% Amplitude 100% Saturation Blue

BLKCOL Define the color of the blanked channel.

- 0 0% Black
- 1 40% Gray
- 2 75% Gray
- 3 100% Amplitude 100% Saturation Blue (default)

NR\_EN\_DM

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x60								
Y	1	1x63	CH EN	POP UP	FUNC	MODE	NR EN DM	M NR EN	DEC PATH Y	
ı	2	1x66	CH_EN	POP_UP	101_01		INK_EIN_DIVI	INK_EIN	DEC_P	AII_I
	3	1x69								

CH\_EN Enable the channel.

0 Disable the channel (default)

1 Enable the channel

POP\_UP Enable the pop-up attribute.

0 Disable the pop-up attribute (default)

1 Enable the pop-up attribute

FUNC\_MODE Select the operation mode.

0 Live mode (default)

1 Strobe mode

2-3 Switch mode

NR\_EN Enable the noise reduction filter in main path with ANA\_SW = 0

Enable the noise reduction filter in sub path with ANA\_SW = 1

0 Disable the noise reduction filter (defaut)

1 Enable the noise reduction filter

DEC\_PATH\_Y Select the video input for each channel.

0 Video input from internal video decoder on VINO pins (default)

1 Video input from internal video decoder on VIN1 pins

2 Video input from internal video decoder on VIN2 pins

3 Video input from internal video decoder on VIN3 pins

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x61								
	1	1x64	0	EDEE7E	H MIRROR	V MIDDOD	0	BLANK	BOUND	BLINK
ī	2	1x67	U	FREEZE		V_IVIIIXIXOIX	U	DLAINN	BOUND	DLINK
	3	1x6A								

FREEZE Enable the freeze function of main channel.

0 Normal operation (default)

1 Enable the freeze function

H\_MIRROR Enable the horizontal mirroring function of main channel.

0 Normal operation (default)

1 Enable the horizontal mirroring function

V\_MIRROR Enable the vertical mirroring function of main channel.

0 Normal operation (default)

1 Enable the vertical mirroring function

BLANK Enable the blank of main channel.

0 Disable the blank (default)

1 Enable the blank

BOUND Enable the channel boundary of main channel.

0 Disable the channel boundary (default)

1 Enable the channel boundary

BLINK Enable the boundary blink of main channel when boundary is enabled.

0 Disable the boundary blink (default)

1 Enable the boundary blink

Path	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0	1x62								
	1	1x65	0	0	FIELD_OP	0	0	0	0	0
ľ	2	1x68	U	U	FIELD_OF	U	U	U	U	U
	3	1x6B								

FIELD\_OP

Enable Field to Frame conversion mode.

- 0 Normal operation (default)
- 1 Enable Field to Frame conversion mode

P	ath	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Υ	1x6C	PIC_S	SIZE3	PIC_S	SIZE2	PIC_S	SIZE1	PIC_S	SIZE0

PIC\_SIZE

Define the channel size

in normal record mode or DVR normal record mode

- 0 Half Size for both direction (360x120/144) (default)
- 1 Half size for vertical size (720x120/144)
- 2 Half size for horizontal size (360x240/288)
- 3 Full size (720x240/288)

in Frame record mode or DVR frame record mode

- 0 Half size for horizontal size (360x240/288)
- 1 Full size for horizontal size (720x240/288)

2/3 Not supported

P	ath	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	Υ	1x6D	PIC_I	POS3	PIC_I	POS2	PIC_I	POS1	PIC_I	POS0

# PIC\_POS

# Define the channel start position

### in Normal record mode

- 0 No offset for both horizontal and vertical direction (default)
- 1 Half offset for horizontal and no offset for vertical direction
- 2 No offset for horizontal and half offset for vertical direction
- 3 Half offset for horizontal and half offset for vertical direction

#### in Frame record mode

- 0 No offset for both horizontal and vertical direction
- 1 Half offset for horizontal and no offset for vertical direction
- 2 No offset for horizontal and field offset for vertical direction
- 3 Half offset for horizontal and field offset for vertical direction

#### in DVR normal record mode

- 0 No offset for both horizontal and vertical direction
- 1 Quarter offset for vertical direction
- 2 Half offset for vertical direction
- 3 Three Quarter offset for vertical direction

## in DVR Frame record mode

- 0 No offset for both horizontal and vertical direction
- 1 Half offset for vertical direction
- 2 Field offset for vertical direction
- 3 Field and half offset for vertical direction

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
<b>&gt;</b>	1x6E		MUX_OL	JT_CH0 *			MUX_OL	JT_CH1 *	
ī	1x6F		MUX_OL	JT_CH2 *			MUX_OL	JT_CH3 *	

Notes "\*" stand for read only register

MUX\_OUT\_CH0 Channel Information in current field/frame for switch operation
MUX\_OUT\_CH1 Channel Information in next field/frame for switch operation
MUX\_OUT\_CH2 Channel Information after 2 fields for switch operation
MUX\_OUT\_CH3 Channel Information after 3 fields for switch operation

MUX\_OUT\_CH [3:2] represents the stage of cascaded chips

- 0 Master chip (default)
- 1 1st slaver chip
- 2 2nd slaver chip
- 3 3rd slaver chip

MUX\_OUT\_CH [1:0] represents the channel number

- 0 Channel 0 (default)
- 1 Channel 1
- 2 Channel 2
- 3 Channel 3

Path	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Υ	1x70	POS_CTL _EN	POS_TRIG _MODE	POS_TRIG	POS_INTR	0	POS_RD _CTL	POS_DATA	A_RD_CTL

POS\_CTL\_EN Enable the position/popup control

O Disable the position/popup control (default)

1 Enable the position/popup control

POS\_TRIG\_MODE Select the position/popup trigger mode

0 External trigger mode (default)

1 Internal trigger mode

POS\_TRIG Request the external trigger on external trigger mode

0 None Operation (default)

1 Request to start position/popup control in external trigger mode

POS\_INTR Request to start position/popup control with interrupt

0 None Operation (default)

1 Request to start position/popup control with interrupt

POS\_RD\_CTL Control the read mode for the POS\_QUE\_ADDR

O Current queue address for internal position/popup queue (default)

1 Written value into the POS\_QUE\_ADDR

POS\_DATA\_RD\_CTL Control the read mode for the POS\_CH

O Current queue data for internal queue position (default)

1 Written POS CH value

2 Queue data of the POS\_QUE\_ADDR

3 Queue data of the POS\_QUE\_ADDR

P	ath	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
		1x71	POS_QUE	_PER[9:8]	POS_FLD_ MD		P	OS_QUE_SIZ	ΖE		
	Υ	1x72		POS_QUE_PER [7:0]							
		1x73		POS_CH0 POS_CH1							
		1x74		POS	_CH2	CH2 POS_CH3					

POS\_QUE\_SIZE Control the position/popup queue size

0 Queue size = 1 (default)

. .

31 Queue size = 32

POS\_FLD\_MD Select the position/popup queue period unit

0 Frame (default)

1 Field

POS\_QUE\_PER Control the trigger period for internal trigger mode.

O Trigger period = 1 field or frame (default)

:

1023 Trigger period = 1024 fields or frames

POS\_CH Define the channel for each region

POS\_CH0 stands for no offset region of both H/V

POS\_CH1 stands for half offset of H

POS\_CH2 stands for half offset of V

POS\_CH3 stands for half offset of both H/V

POS\_CH [3:2] stands for the stage of cascaded chips

0 Master chip (default)

1 1st slaver chip

2 2nd slaver chip

3 3rd slaver chip

POS\_CH [1:0] stands for the channel number

0 Channel 0 (default)

1 Channel 1

2 Channel 2

3 Channel 3

Pa	th	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Y	1	1x75	POS_QUE _WR	POS_CNT _RST	POS_QUE _RST		PC	DS_QUE_ADI	DR	

POS\_QUE\_WR

Control to write the data of internal position queue

- 0 None operation (default)
- 1 Write data into the POS\_CH register at the POS\_QUE\_ADDR

POS\_CNT\_RST

Reset the internal field counter to count queue period of position queue.

- 0 None operation (default)
- 1 Reset the field counter

POS\_QUE\_RST

Reset the queue address of position queue.

- 0 None operation (default)
- 1 Reset the queue address and restart address

POS\_QUE\_ADDR

Define the queue address.

- 0 1st queue address (default)
- : :
- 31 32nd queue address

Inde	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x76	IRQENA_RD	0	0	0	0	0	IRQ_POL	IRQ_RPT		
1x77		IRQ_PERIOD								

IRQENA\_RD

Select the read mode for IRQENA\_XX registers

- Read the Status/Event information (default)
   IRQ event will be cleared after host reads IRQENA\_XX registers.
- 1 Read the written data
  IRQ event is not cleared even if host reads IRQENA\_XX registers.

IRQ\_POL Select the IRQ polarity.

- 0 Active high (default)
- 1 Active low

IRQ\_RPT

Select the IRQ mode.

- 0 IRQ pin maintains the state "1" until the interrupt request is cleared (default)
- 1 Interrupt request is repeated with 5msec period via IRQ pin when the interrupt is not cleared in long time.

IRQ\_PERIOD

Control the interrupt generation period (The unit is field).

0 Immediate generation of interrupt when any Interrupt happens

: :

255 Interrupt generation by the duration of the IRQ\_PERIOD

Inde	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x78				IRQENA	_NOVID			

## IRQENA\_NOVID

Enable the interrupt for video loss detection.

IRQENA\_NOVID[3:0] stand for VIN3 to VIN0 with ANMA\_SW = 0 IRQENA\_NOVID[7:4] stand for VIN3 to VIN0 with ANMA\_SW = 1

- 0 Video-loss interrupt is disabled (default)
- 1 Video-loss interrupt is enabled

The read information is determined by the IRQENA\_RD (1x76). When the IRQ\_ENA\_RD = "0", the information is like the following and the interrupt will be cleared when the register is read by host.

- 0 Video is alive (default)
- 1 Video loss is detected

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1x79	IRQENA_MD										
1x7A		IRQENA_BD									
1x7B	IRQENA_ND										

### IRQENA\_MD

Enable the interrupt for motion detection.

IRQENA\_MD[3:0] stand for VIN3 to VIN0 with ANA\_SW = 0 IRQENA\_MD[7:4] stand for VIN3 to VIN0 with ANA\_SW = 1

- 0 Motion interrupt is disabled (default)
- 1 Motion interrupt is enabled

The read information is determined by the IRQENA\_RD (1x76). When the IRQ\_ENA\_RD = "0", the information is like the following and the interrupt will be cleared when the register is read by host.

- 0 No motion is detected (default)
- 1 Motion is detected

## IRQENA\_BD

Enable the interrupt for blind detection.

IRQENA\_BD [3:0] stand for VIN3 to VIN0 with ANA\_SW = 0. IRQENA\_BD [7:4] stand for VIN3 to VIN0 with ANA\_SW = 1.

- 0 Blind interrupt is disabled (default)
- 1 Blind interrupt is enabled

The read information is determined by the IRQENA\_RD (1x76). When the IRQ\_ENA\_RD = "0", the information is like the following and the interrupt will be cleared when the register is read by host.

- 0 No blind is detected (default)
- 1 Blind is detected

# IRQENA\_ND

Enable the interrupt for night detection.

IRQENA\_ND [3:0] stand for VIN3 to VIN0 with ANA\_SW = 0. IRQENA\_ND [7:4] stand for VIN3 to VIN0 with ANA\_SW = 1.

- 0 Night interrupt is disabled (default)
- 1 Night interrupt is enabled

The read information is determined by the IRQENA\_RD (1x76). When the IRQ\_ENA\_RD = "0", the information is like the following and the interrupt will be cleared when the register is read by host.

- 0 Day is detected (default)
- 1 Night is detected

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]

1x7C	PB_NOVID_DET*	0	0	0	0

Notes "\*" stand for read only register

PB\_NOVID\_DET Status for playback input

- 0 Playback input is alive
- 1 Video-loss is detected for playback input

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7D	0							

This is reserved register.

For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x7E	1		SYNC_DEL			MCLK	_DEL	

SYNC\_DEL Control relative data delay for cascade channel extension

SYNC\_DEL should be defined to have 2 offset from slaver chip.

Please refer to Fig 49 ~ Fig 52 for reference.

The default value is 0.

MCLK\_DEL Control the clock delay of the CLK54MEM pin

The delay can be controlled about 1ns.

The default value is 0.

	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Ī	1x7F	MEM_INIT	0	T_CASCADE _EN	0	0	1	0	0

MEM\_INIT

Initialize the operation mode of SDRAM.

This is cleared by itself after setting "1".

- 0 None operation (default)
- 1 Request to start initializing operation mode of SDRAM

T\_CASCADE\_EN

Enable the infinite cascade mode for display path

- 0 Normal operation (default)
- 1 Enable the infinite cascade mode for display path

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x80	VIS_ENA	VIS_AUTO_ EN	AUTO_RPT_ EN	VIS_DET_EN	VIS_USER_ EN	VIS_CODE_ EN	VIS_RIC_ EN	1		
1x81	VIS_PIXEL_HOS									

VIS\_ENA Enable the Analog channel ID during vertical blanking interval

0 Disable the Analog channel ID (default)

1 Enable the Analog channel ID

VIS\_AUTO\_EN Enable the Auto channel ID In Analog channel ID

0 Disable the Auto channel ID (default)

1 Enable the Auto channel ID

AUTO\_RPT\_EN Enable the Auto channel ID repetition mode in Analog channel ID

O Disable the Auto channel ID repetition mode (default)

1 Enable the Auto channel ID repetition mode

VIS\_DET\_EN Enable the Detection channel ID in Analog channel ID

0 Disable the Detection channel ID (default)

1 Enable the Detection channel ID

VIS\_USER\_EN Enable the User channel ID in Analog channel ID

O Disable the User channel ID (default)

1 Enable the User channel ID

VIS\_CODE\_EN Enable the Digital channel ID

0 Disable the Digital channel ID (default)

1 Enable the Digital channel ID

VIS\_RIC\_EN Enable the run-in clock of Analog channel ID during VBI

0 Disable the run-in clock (default)

1 Enable the run-in clock

VIS\_PIXEL\_HOS Define the horizontal starting offset for Analog channel ID

0 No offset (default)

: :

Table 1 255 pixel Offset

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1x82	VIS_FI	LD_OS	0	VIS_PIXEL_WIDTH					
1x83	0	VIS_DM_MD	0	VIS_LINE_OS					
1x84		VIS_HIGH_VAL							
1x85	VIS_LOW_VAL								

VIS\_FLD\_OS Control the vertical starting offset of each field for Analog channel ID

0 Odd: 1 Line, Even: 0 Line (default)

Odd: 1 Line, Even: 1 Line
 Odd: 1 Line, Even: 2 Line
 Odd: 1 Line, Even: 3 Line

VIS\_DM\_MD Select the non-realtime mode for Detection channel ID

0 Normal mode (default)

1 Non-realtime Mode

VIS\_PIXEL\_WIDTH Control the pixel width of each bit for Analog channel ID

0 1 pixel

: :

31 32 pixels (default)

VBI\_LINE\_OS Control the vertical starting offset from field transition for Analog channel ID

0 No offset

: :

8 7 lines (default)

:

Table 1 31 lines

VIS\_HIGH\_VAL Magnitude value for bit "1" of Analog channel ID (default = 235)
VIS\_LOW\_VAL Magnitude value for bit "0" of Analog channel ID (default = 16)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1x86	AUTO_VBI _DET	0	VBI_ENA	VBI_CODE_ EN	VBI_RIC_ON	VBI_FLT_EN	CHID_RD_ TYPE	VBI_RD_CTL

AUTO\_VBI\_DET Select the detection mode of Analog channel ID for playback input

0 Manual detection mode for Analog channel ID (default)

1 Automatic detection mode for Analog channel ID

VBI\_ENA Enable the Analog channel ID detection for playback input

0 Disable the Analog channel ID detection (default)

1 Enable the Analog channel ID detection

VBI\_CODE\_EN Enable the Digital channel ID detection for playback input

O Disable the Digital channel ID detection mode (default)

1 Enable the Digital channel ID detection mode

VBI\_RIC\_ON Select the run-in clock mode for Analog channel ID

0 No run-in clock mode (default)

1 Run-in clock mode

VBI\_FLT\_EN Select the LPF filter mode for playback input

0 Bypass mode (default)

1 Enable the LPF filter

CHID\_RD\_TYPE Control the read mode of channel ID decoder

0 Read the channel valid data from channel ID decoder (default)

1 Read the channel ID type from channel ID decoder

VBI\_RD\_CTL Control the read mode of channel ID for channel ID CODEC (default = 0)

Table 1 Read the written data into USER\_CHID registers  $(1x90 \sim 1x97)$ 

Read the encoded result in DET\_CHID registers (1X98 ~ 1x9F)

Read the encoded ID data from AUTO\_CHID registers. (1x8C ~ 1x8F)

Table 1 Read the decoded ID data from USER\_CHID registers (1x90 ~

1x97)

Read the decoded result for DET\_CHID registers (1X98 ~ 1x9F)

Read the decoded ID data from AUTO\_CHID registers (1x8C ~ 1x8F)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1x87		VBI_PIXEL_HOS							
1x88	VBI_FI	VBI_FLD_OS VAV_CHK VBI_PIXEL_HW							

VBI\_PIXEL\_HOS

Define the horizontal starting offset of Analog channel ID

When Manual detection mode of Analog channel ID (AUTO\_VBI\_DET = 0)

0 No offset (Not supported in No run-in clock mode) (default)

::

Table 1 255 pixel offset

When Auto detection mode of Analog channel ID (AUTO\_VBI\_DET = 1), this register notifies the detected horizontal starting offset for Analog channel ID.

VBI\_FLD\_OS

Control the vertical starting offset of each field for Analog channel ID

0 Odd: 1 Line, Even: 0 Line (default)

Odd: 1 Line, Even: 1 Line
 Odd: 1 Line, Even: 2 Line
 Odd: 1 Line, Even: 3 Line

VAV\_CHK

Enable the channel ID detection in vertical active period

0 Enable the channel ID detection for VBI period only (default)

1 Enable the channel ID detection for VBI and vertical active period

VBI\_PIXEL\_HW

Control the pixel width for each bit of Analog channel ID

0 1 pixel (default)

::

Table 1 32 pixels

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1x89	VBI_LINE_WIDTH VBI_LINE_OS									
1x8A		VBI_MID_VAL								
1x8B	CHID_TYPE/CHID_VALID *									

Notes "\*" stand for read only register

VBI\_LINE\_WIDTH Contr

Control the line width for Analog channel ID

When Manual detection mode of Analog channel ID (AUTO\_VBI\_DET = 0)

0 1 line

: :

Table 1 8 lines (default)

When Auto detection mode of Analog channel ID (AUTO\_VBI\_DET = 1), this register notifies the detected line width for Analog channel ID.

VBI\_LINE\_OS

Control the vertical starting offset from field transition for Analog channel ID

0 No offset

: :

8 7 lines (default)

:

Table 1 31 lines

VBI\_MID\_VAL

Define the threshold level to detect bit "0" or bit "1" from Analog channel ID (default = 128)

CHID\_VALID

Status for validity of detected channel ID when CHID\_RD\_TYPE = 0

CHID\_VALID[4] stands for Auto Channel ID

CHID\_VALID[3] stands for Detection Channel ID 0

CHID\_VALID[2] stands for Detection Channel ID 1

CHID\_VALID[1] stands for User Channel ID 0

CHID\_VALID[0] stands for User Channel ID 1

0 Not Valid

1 Valid

CHID TYPE

Indication of the detected channel ID type when CHID\_RD\_TYPE = 1

CHID\_TYPE[5:0] stands for line number for Analog channel ID

0 Auto channel ID

1 User/Detection channel ID

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
1x8C		AUTO_CHID0*											
1x8D		AUTO_CHID1*											
1x8E		AUTO_CHID2*											
1x8F		AUTO_CHID3*											
1x90		USER_CHID0											
1x91				USER_	_CHID1								
1x92				USER_	_CHID2								
1x93				USER_	_CHID3								
1x94				USER_	_CHID4								
1x95				USER_	_CHID5								
1x96				USER_	_CHID6								
1x97				USER_	_CHID7								
1x98				DET_C	CHID0 *								
1x99				DET_C	CHID1 *								
1x9A				DET_C	CHID2 *								
1x9B				DET_C	CHID3 *								
1x9C				DET_C	CHID4 *								
1x9D				DET_C	CHID5 *								
1x9E				DET_C	CHID6 *								
1x9F				DET_C	CHID7 *								

Notes "\*" stand for read only register

AUTO\_CHID Data information of Auto channel ID

USER\_CHID Data information of User channel ID (default = 0)

USER\_CHID 0/1/2/3 stands for 1st line channel ID

USER\_CHID 4/5/6/7 stands for 2<sup>nd</sup> line channel ID

DET\_CHID Data information of Detection channel ID

> DET\_CHID 0/1/2/3 stands for 1st line channel ID DET\_CHID 4/5/6/7 stands for 2<sup>nd</sup> line channel ID

Read mode depends on VBI\_RD\_CTL register

Encoded Auto/User/Detection channel ID 1 Decoded Auto/User/Detection channel ID

Inde	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA(	ENC	_IN_X	ENC_	_IN_Y	CCIR	_IN_X	CCIR	_IN_Y

ENC\_IN Select the video data for analog output of video encoder.

- Video data of display path without OSD and mouse overlay (default)
- 1 Video data of display path with OSD and mouse overlay
- 2 Video data of record path without OSD and mouse overlay
- 3 Video data of record path with OSD and mouse overlay

CCIR\_IN Select the video data for ITU-R BT 656 digital output.

- 0 Video data of display path without OSD and mouse overlay (default)
- 1 Video data of display path with OSD and mouse overlay
- 2 Video data of record path without OSD and mouse overlay
- 3 Video data of record path with OSD and mouse overlay

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA1	DAC_PD_CX	0	DAC_O	DAC_OUT_YX DAC_PD_YX 0 DA		DAC_O	UT_CX	

DAC\_PD\_YX Enable the power down of VAOYX DAC.

DAC\_PD\_CX Enable the power down of VAOCX DAC.

0 Normal operation (default)

1 Enable power down of DAC

DAC\_OUT\_YX Define the analog video format for VAOYX DAC.

DAC\_OUT\_CX Define the analog video format for VAOCX DAC.

0 No Output (default)

- 1 CVBS for display path
- 2 Luminance for display path
- 3 Chrominance for display path

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA2	1		DAC_OUT_YY	,	DAC_PD_YY	0	0	0

DAC\_PD\_YY Enable the power down of VAOYY DAC.

0 Normal operation (default)

1 Enable power down of DAC

DAC\_OUT\_YY Define the analog video format for VAOYY DAC.

0 No Output (default)

1 CVBS for display path

2 Not supported

3 Not supported

4 Not supported

5 CVBS for record path

6 Not supported

7 Not supported

	Path		Display					
	Format	No Output	CVBS	Luma	Chroma	CVBS		
	VAOYX	0	0	0	0	Х		
Ouptput	VAOCX	0	0	0	0	Х		
	VAOYY	0	0	Х	Х	0		

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA3	CCIR_601	0	CCIR_	OUT_X	CCIR_601_ INV	0	CCIR_	OUT_Y

CCIR\_601

Define the digital data output format.

0 ITU-R BT.656 mode (default)

1 ITU-R BT.601 mode

CCIR\_601\_INV

Swap Y/C output port when CCIR\_601 = 1

0 VDOX: Y output, VDOY: C output (default)

1 VDOX : C output, VDOY : Y output

CCIR\_OUT

Define the mode of ITU-R BT.656 digital output.

The default value is "0" for CCIR\_OUT\_X, but "1" for CCIR\_OUT\_Y.

When ITU-R BT.656 is selected (CCIR\_601 = 0)

- 0 Display path video data with single output mode (27MHz)
- 1 Record path video data with single output mode (27MHz)
- 2 Display and Record path video data with dual output mode (54MHz)
- 3 Record and Display path video data with dual output mode (54MHz)

When ITU-R BT.601 is selected ( $CCIR_601 = 1$ )

- O Display path video data with single output mode (13.5MHz)
- 1 Record path video data with single output mode (13.5MHz)
- 2 Dual output mode with Display and Record path video data (27MHz)
- 3 Dual output mode with Record and Display path video data (27MHz)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA4	ENC_ MODE	CCIR_LMT	ENC_VS	ENC_FLD	CCIR_ FLDPOL	ENC_ HSPOL	ENC_ VSPOL	ENC_ FLDPOL

ENC\_MODE Define the operation mode of video encoder.

0 Slave operation mode (default)

1 Master operation mode

CCIR\_LMT Control the data range of ITU-R BT 656 output.

0 Not limited (default)

1 Data range is limited to 1 ~ 254 code

ENC\_VS Define the vertical sync detection type.

0 Detect vertical sync from VSENC pin (default)

1 Detect vertical sync from combination of HSENC and FLDEN pins

ENC\_FLD Define the field polarity detection type

0 Detect field polarity from FLDENC pin (default)

1 Detect field polarity from combination of HSENC and VSENC pins

CCIR\_FLDPOL Control the field polarity of ITU-R BT 656 output.

0 High for even field (default)

1 High for odd field

ENC\_HSPOL Control the horizontal sync polarity.

0 Active low (default)

1 Active high

ENC\_VSPOL Control the vertical sync polarity.

0 Active low (default)

1 Active high

ENC\_FLDPOL Control the field polarity.

0 Even field is high (default)

1 Odd field is high

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA5	ENC_\	/SOFF			ENC_\	/SDEL		

**ENC\_VSOFF** 

Compensate the field offset for first active video line.

- 0 Apply same ENC\_VSDEL for odd and even field (default)
- 1 Apply {ENC\_VSDEL+1} for odd and ENC\_VSDEL for even field
- 2 Apply ENC\_VSDEL for odd and {ENC\_VSDEL +1} for even field
- 3 Apply ENC\_VSDEL for odd and {ENC\_VSDEL +2} for even field

**ENC\_VSDEL** 

Control the line delay of vertical sync from active video by 1 line/step.

- 0 No delayed
- : :
- 32 line delay (default)
- : :

Table 1 63 line delay

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1xA6		ENC_HSDEL[9:2]							
1xA7	ENC_HS	ENC_HSDEL[1:0] 0 ACTIVE_VDEL							

**ENC\_HSDEL** 

Control the pixel delay of horizontal sync from active video by 1/2 pixel/step.

- 0 No delayed
- . .
- 128 64 pixel delay (default)
- . .
- 1023 255 pixel delay

ACTIVE\_VDEL

Control the line delay of active video by 1 line/step.

- 0 11 Lines delayed
- . .
- 12 0 Line delayed (default)
- :

Table 1 + 13 Lines delayed

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xA8	ACTIVE_MD	CCIR_STD			ACTIVE	_HDEL		
1xA9	ENC.	_FSC	0	0	1	ENC_ PHALT	ENC_ ALTRST	ENC_ PED

#### ACTIVE MD

Select the active delay mode for digital BT. 656 output

- O Control the active delay for both analog encoder and digital output (default)
- 1 Control the active delay for only analog encoder

## CCIR\_STD

Select the ITU-R BT656 standard format for 60Hz system.

- 0 240 line for odd and even field (default)
- 1 244 line for odd and 243 line for even field (ITU-R BT.656 standard)

### ACTIVE\_HDEL

Control the pixel delay of active video by 1 pixel/step.

0 - 32 Pixel delay

: :

32 0 Pixel delay (default)

:

63 + 31 Pixel delay

### **ENC FSC**

Set color sub-carrier frequency for video encoder.

0 3.57954545 MHz (default)

1 4.43361875 MHz

2 3.57561149 MHz

3 3.58205625 MHz

## **ENC\_PHALT**

Set the phase alternation.

- 0 Disable phase alternation for line-by-line (default)
- 1 Enable phase alternation for line-by-line

#### **ENC\_ALTRST**

Reset the phase alternation every 8 field

- 0 No reset mode (default)
- 1 Reset the phase alternation every 8 field

## **ENC\_PED**

Set 7.5IRE for pedestal level

- 0 0 IRE for pedestal level
- 1 7.5 IRE for pedestal level (default)

	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
ĺ	1xAA	ENC_C	CBW_X	ENC_Y	/BW_X	ENC_C	BW_Y	ENC_Y	/BW_Y

ENC\_CBW Control the chrominance bandwidth of video encoder.

0 0.8 MHz

1 1.15 MHz

2 1.35 MHz (default)

3 1.35 MHz

ENC\_YBW Control the luminance bandwidth of video encoder.

0 Narrow bandwidth

1 Narrower bandwidth

2 Wide bandwidth (default)

3 Middle band width

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xAB	0	HOUT*	VOUT*	FOUT*	ENC_ BAR_X	ENC_ CKILL_X	ENC_ BAR_Y	ENC_ CKILL_Y

Notes "\*" stand for read only register

HOUT Status of horizontal sync for encoder timing
VOUT Status of vertical sync for encoder timing
FOUT Status of field polarity for encoder timing

ENC\_BAR Enable the test pattern output.

0 Normal operation (default)

1 Internal color bar with 100% amplitude 100 % saturation

ENC\_CKILL Enable the color killing function

0 Normal operation (default)

1 Color is killed

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1xAC	ENC_CL	K_FR_X	ENC_CL	K_PH_X	ENC_CLKDEL_X			
1xAD	ENC_CL	K_FR_Y	ENC_CL	K_PH_Y	ENC_CLKDEL_Y			
1xAE	DEC_CL	K_FR_X	DEC_CL	K_PH_X	DEC_CLKDEL_X			
1xAF	DEC_CL	K_FR_Y	DEC_CL	K_PH_Y		DEC_CL	KDEL_Y	

ENC\_CLK\_FR\_X Control the clock frequency of CLKVDOX pin (default = 1, 27MHz)

ENC\_CLK\_FR\_Y Control the clock frequency of CLKVDOY pin (default = 1, 27MHz)

DEC\_CLK\_FR\_X Control the clock frequency of CLKMPP1 pin (default = 2, 27MHz)

DEC\_CLK\_FR\_Y Control the clock frequency of CLKMPP2 pin (default = 0, 54MHz)

0 54MHz

1 27MHz for Memory Controlled Digital Output

2 27MHz for Decoder Bypassed Digital Output

3 13.5MHz for Memory Controlled Digital Output

ENC\_CLK\_PH\_X Control the clock phase of CLKVDOX pin (default = 0, 0 degree)

ENC\_CLK\_PH\_Y Control the clock phase of CLKVDOY pin (default = 2, 180 degree)

DEC\_CLK\_PH\_X Control the clock phase of CLKMPP1 pin (default = 0, 0 degree)

DEC\_CLK\_PH\_Y Control the clock phase of CLKMPP2 pin (default = 0, 0 degree)

- 0 None operation
- None operation when clock frequency is not 13.5MHz90 degree shift when clock frequency is 13.5MHz
- 2 180 degree Phase Inverting
- 3 180 degree Phase Inverting when clock frequency is not 13.5MHz 270 degree shift when clock frequency is 13.5MHz

ENC\_CLKDEL\_X

Control the clock delay of CLKVDOX pin

ENC\_CLKDEL\_Y

Control the clock delay of CLKVDOY pin

Control the clock delay of CLKMPP1 pin

Control the clock delay of CLKMPP2 pin

The delay can be controlled by 1ns.

The default value is 0.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1xB0	0	0	MPP	MPPOUT2		OUT1	MPPOUT0			
1xB1		MPPSE	T0_MSB			MPPSE	MPPSET0_LSB			
1xB2	MPPDATA0_MSB MPPDATA0_LSB									
1xB3		MPPSE"	T1_MSB		MPPSET1_LSB					
1xB4		MPPDAT	A1_MSB		MPPDATA1_LSB					
1xB5	5 MPPSET2_MSB MPPSET2_						T2_LSB			
1xB6		MPPDAT	A2_MSB			MPPDAT	A2_LSB			

MPPOUT2 Select the MPP2 pin function (default= 0)

MPPOUT1 Select the MPP1 pin function (default= 0)

MPPOUT0 Select the DLINKI pin function (default= 0)

In cascaded mode, DLINKI pin is reserved for cascaded operation

0 Multi purpose output mode 1 (default)

1 GPPIO mode

2 Multi purpose output mode 2

MPPSET\_MSB Select the function for MPP [7:4] pins in Multi purpose output Mod 1

Select I/O for each bit for MPP [7:4] pins in GPPIO Mode

Select the function for MPP [7:4] pins in Multi purpose output Mod 2

(default= 0)

MPPSET\_LSB Select the function for MPP [3:0] pins in Multi purpose output Mod 1

Select I/O for each bit for MPP [3:0] pins in GPPIO Mode

Select the function for MPP [3:0] pins in Multi purpose output Mod 2

(default= 0)

The detailed description for each mode is shown in following table

MPPDATA\_MSB In writing mode, the data is for MPP [7:4] in GPPIO mode

In reading mode, the data stands for MPP [7:4] pin status (default= 0)

MPPDATA\_LSB In writing mode, the data is for MPP [3:0] in GPPIO mode

In reading mode, the data stands for MPP [3:0] pin status (default= 0)

MPP_MD	MPP_SET	I/O	MPP_DATA	Remark
	0	In	Input Data from Pin	Default
	1		STROBE_DET_C	
	2		CHID_MUX[3:0]	Capture path
	3		CHID_MUX[7:4]	Capture patri
0	4		MUX_OUT_DET[15:12]	
	5 – 7	Out	-	Reserved
	8		STROBE_DET_D	Display Path
	9 – 13		-	Reserved
	14		{1'b0, H, V, F}	BT. 656 Sync
	15		{hsync, vsync, field, link}	Analog Encoder Sync
1	0	Out	Write Data to Pin	GPP I/O Mode
'	1	In	Input Data from Pin	GFF I/O Mode
	0		Decoder H Sync	
	1		Decoder V Sync	Bit[3:0] : VIN3 ~ VIN0
	2		Decoder Field Sync	
	3		Decoder Ch 0/1 [7:4]	MSB for Ch 0/1
	4		Decoder Ch 0/1 [3:0]	LSB for Ch 0/1
	5		Decoder Ch 2/3 [7:4]	MSB for Ch 2/3
	6		Decoder Ch 2/3 [3:0]	LSB for Ch 2/3
2	7	Out	-	Reserved
	8	Out	NOVID_DET_M	
	9		MD_DET_M	For VINA
	10		BD_DET_M	$(ANA\_SW = 0)$
	11		ND_DET_M	
	12		NOVID_DET_S	
	13		MD_DET_S	For VINB
	14		BD_DET_S	(ANA_SW = 1)
	15		ND_DET_S	

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1xB7	00									
1xB8	00									
1xB9				0	0					
1xBA				0	0					
1xBB				0	0					
1xBC				0	0					
1xBD				0	0					
1xBE	00									
1xBF	00									

This is reserved register.

For normal operation, the above value should be set in this register.

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2x00		OSD_BUF_DATA[31:24]								
2x01		OSD_BUF_DATA[23:16]								
2x02		OSD_BUF_DATA[15:8]								
2x03				OSD_BUF	_DATA[7:0]					
2x04	OSD_BUF_ WR	OSD_BUF_ RD	(	0	OSD_BUF_ADDR					

OSD\_BUF\_DATA

Define the writing data of OSD buffer (Internal Buffer Size =  $32Bit \times 16$ ) in normal single writing mode

Define the OSD acceleration data in acceleration downloading mode (default = 0)

[31:24] is left top font from 4 OSD dot in display path [31:28] is left top font from 8 OSD dot in capture path

Read mode depends on OSD\_BUF\_RD

- 0 Read the buffer data with OSD\_BUF\_ADDR (default)
- 1 Read the OSD acceleration downloading data

OSD\_BUF\_WR

Request to write the OSD internal buffer

This bit is cleared automatically after downloading is finished

- 0 Disable the writing or Writing is finished (default)
- 1 Enable the writing

OSD\_BUF\_ADDR

Select the OSD internal buffer address to read/write

0 0 internal buffer address (default)

:

Table 1 15 internal buffer address

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2x05				OSD_STA	RT_HPOS					
2x06		OSD_END_HPOS								
2x07		OSD_START_VPOS[7:0]								
2x08		OSD_END_VPOS[7:0]								
2x09		OSD_START_VPOS[9:8] OSD_END_VPOS[9:8]								

OSD\_START\_HPOS Define the horizontal starting position in normal single writing mode

Define the horizontal starting position in acceleration downloading mode

For display path, 4 pixel per unit

1 pixel (default)

179 716 pixel

For record path, 8 pixel per unit

1 pixel

:

Table 1 712 pixel

OSD\_END\_HPOS Define the horizontal end position in acceleration wiring mode (default = 0) Same unit as the OSD\_START\_HPOS

OSD\_START\_VPOS Define the vertical starting position in normal single writing mode Define the vertical starting position in acceleration downloading mode Bit [9] stands for writing field

Odd field (default)

Even field

Bit [8:0] stands for writing line number

1 Line (default)

239 240 Line for 60Hz system

Table 1 288 Line for 50Hz system

OSD\_END\_VPOS Define the vertical end position in acceleration downloading mode (default = 0)

The unit is same as the OSD\_START\_VPOS

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2x09		BUF_W	R_SIZE					
2x0A	OSD_MEM_ WR	OSD_ACC_ EN	OSD_MEM_ PATH	OSD_PAGE_D			0	INDEX_RD_ MD

BUF\_WR\_SIZE

Define the buffer downloading size in normal single writing mode

0 32 Bit X 1 (default)

: :

Table 1 32 Bit X 16

OSD\_MEM\_WR

Enable to write the OSD into memory.

This bit is cleared automatically after downloading is finished

0 Disable the writing or Writing is finished (default)

1 Enable the writing

OSD\_ACC\_EN

Select the OSD writing mode

0 Normal single writing mode using internal buffer (default)

1 Acceleration downloading mode

OSD\_MEM\_PATH

Select the OSD writing Path

0 Display path (default)

1 Record path

OSD\_WR\_PAGE

Select OSD writing page for display path

0 Page = 0 (default)

: :

Table 1 Page = 5 6/7 Not allowed

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2x0B		OSD_INDEX_Y								
2x0C		OSD_INDEX_CB								
2x0D		OSD_INDEX_CR								
2x0E	OSD_INDEX _WR			OSI	D_INDEX_AD	DDR				

OSD\_INDEX\_Y Y component for Color Look-Up Table (default = 0)
OSD\_INDEX\_CB Cb component for Color Look-Up Table (default = 0)
OSD\_INDEX\_CR Cr component for Color Look-Up Table (default = 0)
OSD\_INDEX\_WR Request to write the Color Look-Up Table

This register is cleared automatically after downloading is finished

0 Disable the writing or Writing is finished (default)

1 Enable the Writing

OSD\_INDEX\_ADDR Define the OSD index address for Color Look-Up Table

0 0 index of LUT for display path (default)

:

63 63 index of LUT for display path

64 0 index of LUT for capture path

: :

67 3 index of LUT for capture path

68- Not allowed

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2x0F	0	05	SD_RD_PAGE	_X	OSD_	FLD_X	OSD_	FLD_Y

### OSD\_RD\_PAGE\_X Select the OSD reading page for display path

0 Page = 0 (default)

: :

Table 1 Page = 5 6/7 Not allowed

### OSD\_FLD Enable the bitmap overlay

- 0 Disable the bitmap overlay (default)
- 1 Enable the bitmap overlay with even field display RAM
- 2 Enable the bitmap overlay with odd field display RAM
- 3 Enable the bitmap overlay with both odd and even field display RAM

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
2x10	CUR_ ON_X	CUR_ ON_Y	CUR_ TYPE	CUR_ SUB	CUR_ BLINK	0	CUR_HP[0]	CUR_VP[0]			
2x11		CUR_HP[8:1]									
2x12	CUR_VP[8:1]										

CUR\_ON Enable the mouse pointer.

0 Disable mouse pointer (default)

1 Enable mouse pointer

CUR\_TYPE Select the mouse type

0 Small mouse pointer (default)

1 Large mouse pointer

CUR\_SUB Control inside style of mouse pointer.

Transparent (default)Filled with white color

CUR\_BLINK Enable blink of mouse pointer.

0 Disable blink (default)

1 Enable blink with 0.5 second period

CUR\_HP Control the horizontal location of mouse pointer.

0 0 Pixel position (default)

. .

360 720 Pixel position

CUR\_VP Control the vertical location of mouse pointer.

0 0 Line position (default)

:

Table 1 288 Line position

RENESAS

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
2x13				CLU <sup>*</sup>	T0_Y							
2x14		CLUT0_CB										
2x15		CLUT0_CR										
2x16		CLUT1_Y										
2x17		CLUT1_CB										
2x18		CLUT1_CR										
2x19				CLU <sup>*</sup>	T2_Y							
2x1A				CLUT	2_CB							
2x1B				CLUT	2_CR							
2x1C		CLUT3_Y										
2x1D		CLUT3_CB										
2x1E		CLUT3_CR										

CLUT0_Y	Y component for user defined color 0 (default : 0)
CLUT0_CB	Cb component for user defined color 0 (default : 0)
CLUT0_CR	Cr component for user defined color 0 (default : 0)
CLUT1_Y	Y component for user defined color 1 (default : 0)
CLUT1_CB	Cb component for user defined color 1 (default : 0)
CLUT1_CR	Cr component for user defined color 1 (default : 0)
CLUT2_Y	Y component for user defined color 2 (default : 0)
CLUT2_CB	Cb component for user defined color 2 (default : 0)
CLUT2_CR	Cr component for user defined color 2 (default : 0)
CLUT3_Y	Y component for user defined color 3 (default : 0)
CLUT3_CB	Cb component for user defined color 3 (default : 0)
CLUT3_CR	Cr component for user defined color 3 (default : 0)

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2x1F	TBLINK_OSD		ALPH/	A_OSD	ALPHA_2	DBOX	ALPH/	A_BOX

TBLINK\_OSD Select the blink time for bitmap overlay

0 0.25 sec (default)

1 0.5 sec

2 1 sec

3 2 sec

ALPHA\_OSD Select the alpha blending mode for bitmap overlay

0 50% (default)

1 50%

2 75%

3 25%

ALPHA\_2DBOX Select the alpha blending mode for 2D arrayed Box

0 50% (default)

1 50%

2 75%

3 25%

ALPHA\_BOX Select the alpha blending mode for Single Box

0 50% (default)

1 50%

2 75%

3 25%

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
В0	2x20								
B1	2x26		BOX_BND_COL		BOX_	BOX_	BOX_	BOX_	BOX_
B2	2x2C	DOV_DI			BNDEN_Y	PLNEN_Y	PLNMIX_X	BNDEN_X	PLNEN_X
В3	2x32								

BOX\_BND\_COL Define the box boundary color for each box

0 0% White (Default)

1 25% White

2 50% White

3 75% White

BOX\_PLNMIX\_Y Enable the alpha blending for box plane area in record path

0 No alpha blending (Default)

1 Enable alpha blending

BOX\_BNDEN\_Y Enable the box boundary in record path

0 Disable (Default)

1 Enable

BOX\_PLNEN\_Y Enable the box plane area in record path

0 Disable (Default)

1 Enable

BOX\_PLNMIX\_X Enable the alpha blending of box plane area in display path

0 No alpha blending (Default)

1 Enable alpha blending

BOX\_BNDEN\_X Enable the box boundary in display path

0 Disable (Default)

1 Enable

BOX\_PLNEN\_X Enable the box plane area in display path

0 Disable (Default)

1 Enable

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21								
B1	2x27		POV D	LNCOL					
B2	2x2D		BUX_F	LINCOL					
В3	2x33								

BOX\_PLNCOL

Define the box plane color for each box

- 0 White (75% Amplitude 100% Saturation) (default)
- 1 Yellow (75% Amplitude 100% Saturation)
- 2 Cyan (75 % Amplitude 100 Saturation)
- 3 Green (75% Amplitude 100% Saturation)
- 4 Magenta (75% Amplitude 100% Saturation)
- 5 Red (75% Amplitude 100% Saturation)
- 6 Blue (75% Amplitude 100% Saturation)
- 7 0% Black
- 8 100% White
- 9 50% Gray
- 10 25% Gray
- 11 Blue (75% Amplitude 75% Saturation)
- 12 Defined by CLUT0
- 13 Defined by CLUT1
- 14 Defined by CLUT2
- 15 Defined by CLUT3

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
В0	2x21								
B1	2x27								
B2	2x2D					BOXHL[0]			
В3	2x33								
В0	2x22								
B1	2x28				POVL	II [O·4]			
B2	2x2E				BOXH	IL[O.1]			
В3	2x34								

BOX\_HL

Define the horizontal left location of box.

0 Left end (default)

: :

Table 1 Right end

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
В0	2x21								
B1	2x27						BOXHW[0]		
B2	2x2D						БОХПИИ[О]		
В3	2x33								
В0	2x23								
B1	2x29				POV⊔	۱۸/۲۵۰4۱			
B2	2x2F				BOXH	vv[o. 1]			
В3	2x35								

BOX\_HW

Define the horizontal size of box.

0 0 Pixel width (default)

: :

Table 1 720 Pixels width

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
В0	2x21								
B1	2x27							BOX//T[0]	
B2	2x2D							BOXVT[0]	
В3	2x33								
B0	2x24								
B1	2x2A				BOYV	/T[0·1]			
B2	2x30				BUAV	T[8:1]			
В3	2x36								

BOX\_VT

Define the vertical top location of box.

0 Vertical top (default)

: :

Table 1 Vertical bottom

Box	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
B0	2x21								
B1	2x27								DON/WIOI
B2	2x2D								BOXVW[0]
В3	2x33								
B0	2x25								
B1	2x2B				POV.	۱۸/۲۰۰۱			
B2	2x31				BOAV	W[8:1]			
В3	2x37								

BOX\_VW

Define the vertical size of box.

0 0 Lines height (default)

: :

Table 1 288 Lines height

Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2x38	(	)	(	)	OSD_OV	/L_MD_D	OSD_OV	L_MD_C

OSD\_OVL\_MD

Control the OSD overlay mode for each path

- 0 No overlay (default)
- 1 Enable overlay with high priority
- 2 Enable overlay with low priority
- 3 Enable overlay with no priority

2DBox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]

2DB0	2x5B				
2DB1	2x5C	MDADE	EA COL	DETAB	EA COL
2DB2	2x5D	MIDARE	A_COL	DETAK	EA_COL
2DB3	2x5E				
2x!	2x5F MDBND3_COL		MDBND2_COL	MDBND1_COL	MDBND0_COL

MDAREA\_COL DETAREA\_COL

Define the color of Mask plane in 2D arrayed box. (default = 0)

Define the color of Detection plane in 2D arrayed box. (default = 0)

- 0 White (75% Amplitude 100% Saturation)
- 1 Yellow (75% Amplitude 100% Saturation)
- 2 Cyan (75 % Amplitude 100 Saturation)
- 3 Green (75% Amplitude 100% Saturation)
- 4 Magenta (75% Amplitude 100% Saturation)
- 5 Red (75% Amplitude 100% Saturation)
- 6 Blue (75% Amplitude 100% Saturation)
- 7 0% Black
- 8 100% White
- 9 50% Gray
- 10 25% Gray
- 11 Blue (75% Amplitude 75% Saturation)
- 12 Defined by CLUT0
- 13 Defined by CLUT1
- 14 Defined by CLUT2
- 15 Defined by CLUT3

### MDBND\_COL

Define the color of 2D arrayed box boundary

- 0 0 % Black (default)
- 1 25% Gray
- 2 50% Gray
- 3 75% White

Define the displayed color for cursor cell and motion-detected region

- 0,1 75% White (default)
- 2.3 0% Black

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x60								
2DB1	2x68	2DBOX	2DBOX	2DBOX	2DBOX_	2DBOX	2	DBOX IN SE	_
2DB2	2x70	_EN_X	_EN_Y	_MODE	CUREN	_MIX	2	DBOY_III_9	
2DB3	2x78								

2DBOX\_EN Enable the 2Dbox

0 Disable the 2D box (default)

1 Enable the 2D box

2DBOX\_MODE Define the operation mode of 2D arrayed box.

0 Table mode (default)

1 Motion display mode

2DBOX\_CUREN Enable the cursor cell inside 2D arrayed box.

O Disable the cursor cell (default)

1 Enable the cursor cell

2DBOX\_MIX Enable the alpha blending for 2D arrayed box plane with video data.

0 Disable the alpha blending (default)

1 Enable the alpha blending with ALPHA\_2DBOX setting (2x03)

2DBOX\_IN\_SEL Select the input for Mask / Detection data of 2D Box.

0 Mask and Detection Data for VIN 0 and ANA\_SW = 0 (default)

1 Mask and Detection Data for VIN1 and ANA\_SW = 0

2 Mask and Detection Data for VIN 2 and ANA\_SW = 0

3 Mask and Detection Data for VIN 3 and ANA\_SW = 0

4 Mask and Detection Data for VIN 0 and ANA\_SW = 1

5 Mask and Detection Data for VIN1 and ANA\_SW = 1

6 Mask and Detection Data for VIN 2 and ANA\_SW = 1

7 Mask and Detection Data for VIN 3 and ANA\_SW = 1

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x61								
2DB1	2x69	2DBOX_	2DBOX_	2DBOX_	2DBOX_	2DBOX_	0		
2DB2	2x71	HINV	VINV	MSKEN	DETEN	BNDEN	U		
2DB3	2x79								

2DBOX\_HINV

Enable the horizontal mirroring for 2D arrayed box.

- 0 Normal operation (default)
- 1 Enable the horizontal mirroring

2DBOX\_VINV

Enable the vertical mirroring for 2D arrayed box.

- 0 Normal operation (default)
- 1 Enable the vertical mirroring

2DBOX\_DETEN

Enable the detection plane of 2D arrayed box.

When 2DBOX\_MODE = "0"

- 0 Disable the detection plane of 2D arrayed box (default)
- 1 Enable the detection plane of 2D arrayed box

When 2DBOX\_MODE = "1"

- 0 Display the motion detection result with inner boundary
- 1 Display the motion detection result with plane

2DBOX\_MSKEN

Enable the mask plane of 2D arrayed box.

- 0 Disable the mask plane of 2D arrayed box (default)
- 1 Enable the mask plane of 2D arrayed box

2DBOX\_BNDEN

Enable the boundary of 2D arrayed box.

- 0 Disable the boundary (default)
- 1 Enable the boundary

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x61								
2DB1	2x69							2DBOX_	
2DB2	2x71							HL[0]	
2DB3	2x79								
2DB0	2x62								
2DB1	2x6A				2DBOX	⊔I [Q.4]			
2DB2	2x72				ZDBOA	_1 1∟[0.1]			
2DB3	2x7A								

2DBOX\_HL

Define the horizontal left location of 2D arrayed box.

0 Horizontal left end (default)

: :

Table 1 Horizontal right end

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
2DB0	2x63													
2DB1	2x6B		2DROV HW											
2DB2	2x73		2DBOX_HW											
2DB3	2x7B													

2DBOX\_HW

Define the horizontal size of 2D arrayed box.

0 0 Pixel width (default)

: :

Table 1 510 Pixels width

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
2DB0	2x61								
2DB1	2x69								2DBOX_
2DB2	2x71								VT[0]
2DB3	2x79								
2DB0	2x64								
2DB1	2x6C				2DBOY	_VT[8:1]			
2DB2	2x74				ZDBOA	_v 1[0.1]			
2DB3	2x7C								

2DBOX\_VT

Define the vertical top location of 2D arrayed box.

0 Vertical top end (default)

: :

240 Vertical bottom end for 60Hz system

: :

Table 1 Vertical bottom end for 50Hz system

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
2DB0	2x65												
2DB1	2x6D		2DBOX VVV										
2DB2	2x75		2DBOX_VW										
2DB3	2x7D												

2DBOX\_VW

Define the vertical size of 2D arrayed box.

0 0 Line height (default)

: :

Table 1 255 Line height

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
2DB0	2x66										
2DB1	2x6E		2DBOV	HNUM		2DBOX VNUM					
2DB2	2x76		ZDBOX	_HINOIVI		ZDBOA_VNOW					
2DB3	2x7E										

2DBOX\_VNUM

Define the row number of 2D arrayed box.

For motion display mode, 11 is recommended.

0 1 Row

: :

11 12 Row (default)

:

Table 1 16 Rows

2DBOX\_HNUM

Define the column number of 2D arrayed box.

For motion display mode, 15 is recommended.

0 1 Column

: :

Table 1 16 Columns (default)

2Dbox	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2DB0	2x67			=	-	2DBOX_CURVP				
2DB1	2x6F		2DBOX	CLIDUD						
2DB2	2x77		ZDBOX_	COKHP						
2DB3	2x7F									

2DBOX\_CURHP

Define the horizontal location of cursor cell within 2DBOX\_HNUM.

0 1st Column (default)

. .

Table 1 16th Column

2DBOX\_CURVP

Define the vertical location of cursor cell within 2DBOX\_VNUM.

0 1st Row (default)

:

Table 1 16th Row

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	2x80									
1	2xA0	MD_DIS	MD	I BD C		BD LVSENS				
2	2xC0	IVID_DIS	_REFFLD	BD_CL	LOLINO		DD_L\	JOLINO		
3	2xE0									
0	2x81									
1	2xA1		ND LV	/CENC		ND_TMPSENS				
2	2xC1		ND_LV	JLING						
3	2xE1									

MD\_DIS

Disable the motion and blind detection.

- 0 Enable motion and blind detection (default)
- 1 Disable motion and blind detection

MD\_REFFLD

Control the updating time of reference field for motion detection.

- 0 Update reference field every field (default)
- 1 Update reference field according to MD\_SPEED

**BD\_CELSENS** 

Define the threshold of cell for blind detection.

0 Low threshold (More sensitive) (default)

: :

3 High threshold (Less sensitive)

**BD\_LVSENS** 

Define the threshold of level for blind detection.

0 Low threshold (More sensitive) (default)

: :

15 High threshold (Less sensitive)

ND\_LVSENS

Define the threshold of level for night detection.

0 Low threshold (More sensitive) (default)

. .

3 High threshold (Less sensitive)

ND\_TMPSENS

Define the threshold of temporal sensitivity for night detection.

0 Low threshold (More sensitive) (default)

:

Table 1 High threshold (Less sensitive)

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	2x82					MD_ALGIN					
1	2xA2	MD_M	IASK_	MD_	ELD						
2	2xC2	RD_	_MD	IVID_	ורבט		ועוט_,	ALGIN			
3	2xE2										
0	2x83										
1	2xA3	MD_CE	CENC	MD_DUAL	MD IVEENS						
2	2xC3	IVID_CE	LSENS	_EN		MD_LVSENS					
3	2xE3										

## MD\_MASK\_RD\_MD Select the read mode of MD\_MASK register

- 0 Read motion detection information when ANA\_SW = 0
- 1 Read motion detection information when ANA\_SW = 1
- 2/3 Read the mask information

## MD\_FLD Select the field for motion detection.

- 0 Detecting motion for only odd field (default)
- 1 Detecting motion for only even field
- 2 Detecting motion for any field
- 3 Detecting motion for both odd and even field

## MD\_ALGIN Adjust the horizontal starting position for motion detection.

0 0 pixel (default)

: :

15 15 pixels

## MD\_CELSENS Define the threshold of sub-cell number for motion detection.

- 0 Motion is detected if 1 sub-cell has motion (More sensitive) (default)
- 1 Motion is detected if 2 sub-cells have motion
- 2 Motion is detected if 3 sub-cells have motion
- 3 Motion is detected if 4 sub-cells have motion (Less sensitive)

#### MD\_DUAL\_EN Enable the non-realtime motion detection mode

- 0 Normal 4 channel motion detection mode (default)
- 1 8 channel detection mode for non-realtime application

## MD\_LVSENS Control the level sensitivity of motion detector.

0 More sensitive (default)

: :

Table 1 Less sensitive

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0	2x84										
1	2xA4	MD_	MD_STRB			MD S	SPEED				
2	2xC4	STRB_EN	INID_STRD			IVID_S	PLLD				
3	2xE4										
0	2x85										
1	2xA5		MD TM	IDCENIC		MD CDCENC					
2	2xC5		ווים ביוויו	FSENS		MD_SPSENS					
3	2xE5										

MD\_STRB\_EN

Select the trigger mode of motion detection

- 0 Automatic trigger mode of motion detection (default)
- 1 Manual trigger mode for motion detection

MD\_STRB

Request to start motion detection on manual trigger mode

- 0 None Operation (default)
- 1 Request to start motion detection

MD\_SPEED

Control the velocity of motion detector.

Large value is suitable for slow motion detection.

In MD\_DUAL\_EN = 1, MD\_SPEED should be limited to  $0 \sim 31$ .

- 0 1 field intervals (default)
- 1 2 field intervals

: :

- 61 62 field intervals
- 62 63 field intervals
- 63 Not supported

MD\_TMPSENS

Control the temporal sensitivity of motion detector.

- 0 More Sensitive (default)
- . .
- 15 Less Sensitive

MD\_SPSENS

Control the spatial sensitivity of motion detector.

- 0 More Sensitive (default)
- :

Table 1 Less Sensitive

Daw		Inc	lex		Motion Detection Mask Control for VIN						١	
Row	VIN0	VIN1	VIN2	VIN3	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	2x86	2xA6	2xC6	2xE6								•
2	2x88	2xA8	2xC8	2xE8								
3	2x8A	2xAA	2xCA	2xEA								
4	2x8C	2xAC	2xCC	2xEC								
5	2x8E	2xAE	2xCE	2xEE								
6	2x90	2xB0	2xD0	2xF0				MD MA	SK[15:8]			
7	2x92	2xB2	2xD2	2xF2				IVID_IVIA	SK[13.0]			
8	2x94	2xB4	2xD4	2xF4								
9	2x96	2xB6	2xD6	2xF6								
10	2x98	2xB8	2xD8	2xF8								
11	2x9A	2xBA	2xDA	2xFA								
12	2x9C	2xBC	2xDC	2xFC								
1	2x87	2xA7	2xC7	2xE7								
2	2x89	2xA9	2xC9	2xE9								
3	2x8B	2xAB	2xCB	2xEB								
4	2x8D	2xAD	2xCD	2xED								
5	2x8F	2xAF	2xCF	2xEF								
6	2x91	2xB1	2xD1	2xF1				MD MA	\SK[7:0]			
7	2x93	2xB3	2xD3	2xF3				IVID_IVIA	ON[7.0]			
8	2x95	2xB5	2xD5	2xF5								
9	2x97	2xB7	2xD7	2xF7								
10	2x99	2xB9	2xD9	2xF9								
11	2x9B	2xBB	2xDB	2xFB								
12	2x9D	2xBD	2xDD	2xFD								

MD\_MASK

Define the motion Mask/Detection cell for VIN MD\_MASK[15] is right end and MD\_MASK[0] is left end of column.

In writing mode

- 0 Non-masking cell for motion detection (default)
- 1 Masking cell for motion detection

In reading mode when MASK\_MODE = "0"

- 0 Motion is not detected for cell
- 1 Motion is detected for cell

In reading mode when MASK\_MODE = "1"

- 0 Non-masked cell
- 1 Masked cell

VIN	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	2x9E									
1	2xBE		DET_RE	CIIIT C*			DET RE	CIIIT M*		
2	2xDE		DE I_KE	SULI_S			DE I_RE	SULT_IVI		
3	2xFE									

Notes "\*" stand for read only register

DET\_RESULT\_S Detection result for Video Input with ANA\_SW = 1
DET\_RESULT\_M Detection result for Video Input with ANA\_SW = 0

Bit[3] stand for video loss detection result
Bit[2] stand for motion detection result
Bit[1] stand for blind detection result

0 Video Enable / No Motion / No Blind / Day

1 Video Loss/ Motion / Blind / Night

Bit[0] stand for night detection result

# **Parametric Information**

## **DC Electrical Parameters**

Table 14 Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
VDDADC (measured to VSSADC)	VDD <sub>ADCM</sub>	-0.5		2.3	V
VDDDAC (measured to VSSDAC)	VDD <sub>DACM</sub>	-0.5		2.3	V
VDDI (measured to VSSI)	VDD <sub>IM</sub>	-0.5		2.3	V
VDDO (measured to VSSO)	VDD <sub>OM</sub>	-0.5		4.5	V
Voltage on Any Digital Data Pin (See the note below)	-	-0.5		4.5	V
Analog Input Voltage for ADC		-0.5		2.0	V
Storage Temperature	Ts	-65		150	° C
Junction Temperature	TJ	-		125	° C
Vapor Phase Soldering (15 Seconds)	T <sub>VSOL</sub>	-		220	° C

**NOTE**: Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if operate exceeding the rating. The device should be operated under recommended operating condition.

Table 15 Recommended Operating Conditions

1450 1011000					
Parameter	Symbol	Min	Тур	Max	Units
VDDADC (measured to VSSADC)	VDD <sub>ADC</sub>	1.62	1.8	1.98	V
VDDDAC (measured to VSSDAC)	VDD <sub>DAC</sub>	1.62	1.8	1.98	V
VDDI (measured to VSSI)	VDDı	1.62	1.8	1.98	V
VDDO (measured to VSSO)	VDDo	3.0	3.3	3.6	V
Analog VIN Amplitude Range (AC coupling required)	VIN <sub>R</sub>	0	0.5	1.0	V
Analog AIN Amplitude Range (AC coupling required)	AIN <sub>R</sub>	0	0.5	1.0	V
Ambient Operating Temperature	TA	-40		85	° C

## Table 16 DC Characteristics

Parameter	Symbol	Min	Тур	Max	Units
Digital Inputs					
Input High Voltage (TTL)	ViH	2.0		5.5	V
Input Low Voltage (TTL)	VIL	-0.3		0.8	V
Input Leakage Current (@V⊫2.5V or 0V)	Ŀ			±10	μА
Input Capacitance	C <sub>IN</sub>		6		pF
Digital Outputs					
Output High Voltage	V <sub>OH</sub>	2.4			V
Output Low Voltage	V <sub>OL</sub>			0.4	V
High Level Output Current (@VoH=2.4V)	Іон	6.3	12.8	21.2	mA
Low Level Output Current (@V <sub>OL</sub> =0.4V)	loL	4.9	7.4	9.8	mA
Tri-state Output Leakage Current (@V <sub>0</sub> =2.5V or 0V)	loz			±10	μА
Output Capacitance	Co	•	6		рF
Analog Pin Input Capacitance	CA		6		pF

Table 17 Supply Current and Power Dissipation

Parameter	Symbol	Min	Тур	Max	Units
Analog Supply Current (1.8V)	I <sub>DDA</sub>		150	165	mA
Digital Internal Supply Current (1.8V)	I <sub>DDI</sub>		460	505	mA
Digital I/O Supply Current (3.3V)	IDDO		25	27	mA
Total Power Dissipation	Pd		1.18	1.29	W

## **AC Electrical Parameters**

Table 18 Clock Timing Parameters

Parameter	Symbol	Min	Тур	Max	Units
Delay from CLK54I to CLKVDO	1	4.7		12.5	ns
Hold from CLKVDO (27MHz) to Data	2a	17			ns
Delay from CLKVDO (27MHz) to Data	2b			21	ns
Hold from CLK54I to Data	3a	8			ns
Delay from CLK54I to Data	3b			12	ns
Setup from PBIN to PBCLK	4a	5			ns
Hold from PBCLK to PBIN	4b	5			ns

Note: Cload = 25pF.




Fig 80 Clock Timing Diagram

Table 19. Serial Interface Timing

Parameter	Symbol	Min	Тур	Max	Units
Bus Free Time between STOP and START	t <sub>BF</sub>	1.3			us
SDAT setup time	tsSDAT	100			ns
SDAT hold time	thSDAT	0		0.9	us
Setup time for START condition	<b>t</b> ssta	0.6			us
Setup time for STOP condition	tsstop	0.6			us
Hold time for START condition	thSTA	0.6			us
Rise time for SCLK and SDAT	t <sub>R</sub>			300	ns
Fall time for SCLK and SDAT	t <sub>F</sub>			300	ns
Capacitive load for each bus line	C <sub>BUS</sub>			400	pF
SCLK clock frequency	fsclk			400	KHz




Fig 81. Serial Interface Timing Diagram

Table 20 Parallel Interface Timing Parameter

Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	Tsu(1)	10			ns
PDATA setup until AEN,WENB active	Tsu(2)	10			ns
AEN, WENB, RENB active pulse width	Tw	40			ns
CSB hold after WENB, RENB inactive	Th(1)	60			ns
PDATA hold after AEN,WENB inactive	Th(2)	20			ns
PDATA delay after RENB active	Td(1)			12	ns
PDATA delay after RENB inactive	Td(2)	60			ns
CSB inactive pulse width	Tcs	60			ns
RENB active delay after AEN inactive RENB active delay after RENB inactive	Trd	60			ns




Fig 82 Write timing of parallel interface with auto index increment mode




Fig 83 Read timing of parallel interface with auto index increment mode


Table 21. Analog Performance Parameter

Parameter	Symbol	Min	Тур	Max	Units
ADC characteristics					
Differential gain	DGA			3	%
Differential phase	D <sub>pA</sub>			2	deg
Channel Cross-talk	αctA			-50	dB
DAC characteristic					
Differential gain	D <sub>GD</sub>			3	%
Differential phase	D <sub>pD</sub>			2	deg
Channel Cross-talk	αctA			-50	dB

# Table 22.Decoder Performance Parameter


Parameter	Symbol	Min	Тур	Max	Units
Horizontal PLL permissible static deviation	$\Delta f_H$			±6	%
Color Sub-carrier PLL lock in range	Δfsc	±800			Hz
Video level tracking range	AGC	-6		18	dB
Color level tracking range	ACC	-6		30	dB
Oscillator Input					
Nominal frequency	fosc		54		MHz
Permissible frequency deviation	Δfosc/fosc			±100	ppm
Duty cycle	dtosc			60	%

# **Application Schematic**



# **Package Dimension**

## 208 QFP




SECTION B-B


SECTION A-A

#### **256 LBGA**

## TOP VIEW



## BOTTOM VIEW



7.000 7.000		
7.000		
7.000		
±0.190		
Ref.		
Ref.		
0.500		
0.600		
Ref.		
)		
)		
)		
)		
)		
0.100		
66		
.000		

## **Revision History**

Table 23 Datasheet Revision History

Revision	Date	Description	Product Code
1.0	Jul. 05. 2006	Preliminary Datasheet Release	BAPA1
1.1	Jul. 10.2006	Update the Errata  1) Update the Fig 49 ~ Fig 52 for SYNC_DEL value (P. 78 ~ P. 81)  Update the register description for SYNC_DEL (P. 208)  2) Update the register description for VIS_CODE_EN (P.209)  3) Update the register description for 2DBOX_HL (P.239)	BAPA1
1.2	Oct. 10. 2006	Update the Errata  1) Update the description of noise reduction (P. 69)  2) Update the Fig 52 (P. 81)  3) Correct the register address mismatch (P.83, P.87, P.88)  4) Update the register description for NR_EN (P. 116)  5) Update the register description for MIX_OUTSEL (P.155)  6) Remove the register description for ENHANCE (P. 198)  7) Update the recommended schematic for Audio LPF filter (P.253)	BAPA1
1.2.1	Apr. 23, 2008	Update the Errata  1) Update typo 0x44, 0x45 (P. 113)  2) Update description of 0x45 (P. 140)  3) Update description of 0x8B~0x8F, 0x9B~0x9F, 0xAB~0xAF, 0xBB~0xBF (P. 161 to P. 162)  4) Update the typo of 1x7E (P. 208)	BAPA1
1.2.2	Apr. 30, 2008	Update the Errata 1) Update detailed VSS name on the picture (P.15~P.16) 2) Fix typo on register address (P. 69) 3) Fix typo in addresses (P.232 ~ P. 235) 4) Change AOT to 0 (P.247)	BAPA1
1.3	Apr. 09, 2009	Update Ambient operating temperature, remove min junction temperature information.  Add RoHS compliant label	BAPA1
FN7740.0	Jan 10, 2011	Assigned file number FN7740 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. No changes to datasheet content.	
FN7740.1	May 22, 2017	Added new header/footer  Moved Introduction and features list from page 5 to page 1.	

© Copyright Intersil Americas LLC 2011-2017. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/product\_tree">www.intersil.com/product\_tree</a>
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">http://www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="http://www.intersil.com">http://www.intersil.com</a>

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Video ICs category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

ADV7343WBSTZ TW2964-LA2-CR TW9903-FB TW9919-PE1-GR TW9960-TA1-GR LA9520V-TLM-E TW9910-NA2-GR TW9900-TA1-GR MAX9406ETM+T PI3HDX414FCEEX M31245G-15 PI3HDX511DZLEX MAX4895EETE+T M23428G-33

PI7VD9008ABHFDE ADV7186BBCZ-RL ADV7186BBCZ-TL PI3HDMI521FBE ADV7186BBCZ-T-RL ADV8003KBCZ-7C

LT6554IGN#PBF M21324G-13 GS12181-INE3 PI3VDP411LSAZBEX PI3VDP411LSTZBEX M23145G-14 PI3VDP411LSRZBEX

CM5100-01CP TW9910-NB2-GR ADV7610BBCZ-RL BA7653AFV-E2 BA7654F-E2 BA7657F-E2 BH76331FVM-TR BH76332FVM-TR

BH76363FV-E2 TVP5160PNP MAX9597CTI+ BA7602F-E2 BA7606FS-E2 BA7612F-E2 BA7626F-E2 BA7653AF-E2 BH76112HFV-TR

BH76362FV-E2 ADV7180KCP32Z-RL TDA19988BHNC1,557 ADV7182ABCPZ AD8220BRMZ-RL ADV7391BCPZ-REEL