

# R-IN32M3 Series

## LSI for Industrial Ethernet

R18DS0008EJ0500

Dec. 28, 2018

## 1. Overview

### 1.1 Introduction

Ethernet communication continues to spread rapidly in the field of industrial automation as manufacturers seek to improve the capability, efficiency, and flexibility of their organizations. Modern Industrial Ethernet applications require high-speed real-time response, low power consumption, and high performance. These requirements are not necessarily met by traditional methods such as hard-wired Ethernet processors or dedicated high-speed CPUs.

Renesas R-IN32M3 series of large-scale integrated circuits (LSI) are specifically tailored to meet the demands of Industrial Ethernet applications. Key features include:

- High-speed, real-time, deterministic, low-latency, low-jitter response for real-time applications
- Low power consumption
- Integrated Arm® Cortex®-M3 core for flexibility
- Integrated Real-Time OS Accelerator with support for  $\mu$ ITRON version 4.0
- Integrated Gigabit Ethernet MAC (R-IN32M3-CL only)
- Integrated 10/100Mbps EtherPHY (R-IN32M3-EC only)
- Dedicated, DMA controller and buffer for the network processor
- High performance with low CPU usage by offloading functions to Real-Time OS Accelerator
- Multiple timers, serial interfaces, general purpose I/O (GPIO), external memory interfaces

### 1.2 Product Lineup

Renesas R-IN32M3 series includes the following two devices:

Table1.1 R-IN32M3 Product Lineup

| Product name | Feature  |
|--------------|--|
| R-IN32M3-EC  | R-IN32M3 with built-in EtherCAT® Slave Controller                    |
| R-IN32M3-CL  | R-IN32M3 with built-in CC-Link IE Field (intelligent device station) |

### 1.3 Overview

Table 1.2 Overview of R-IN32M3 (1/2)

| Item                               | Product                       | R-IN32M3  |
|------------------------------------|-------------------------------|---|
| CPU cores                          |                               | Arm Cortex-M3 32-bit RISC CPU<br>+ Real-Time OS Accelerator (Hardware Real-Time OS, HW-RTOS)  |
|                                    | Operating frequency           | 100 MHz   |
|                                    | Instruction set               | Thumb <sup>®</sup> -2 instruction Armv7-M architecture  |
| Instruction RAM                    |                               | 768 Kbytes (RAM with ECC)   |
| Data RAM                           |                               | 512 Kbytes (RAM with ECC)   |
| Buffer RAM                         |                               | 64 Kbytes (RAM with ECC)  |
| Internal system bus                |                               | - 32-bit system bus at 100 MHz<br>- 128-bit communication bus at 100 MHz  |
| DMA                                |                               | - 4 channels + 1 channel (for real-time port)<br>- Supports software and various interrupt-triggered DMA  |
| Boot options                       |                               | - Serial flash ROM boot<br>- External memory boot<br>- External MPU boot  |
| External memory support            |                               | - 16-bit or 32-bit bus interface<br>- Page ROM / ROM / SRAM interface<br>- Synchronous burst memory interface<br>- Four chip selects for external SRAM<br>- 256-Mbyte (max) external memory space<br>- Programmable wait function |
| External MCU Interface             |                               | - 16-bit or 32-bit bus interface<br>- General-purpose interface for static memory<br>- Address space: 2 Mbytes (instruction RAM, data RAM, register area)   |
| Serial flash ROM memory controller |                               | - Support serial interface compatible with SPI of the companies<br>- Support direct boot from serial memory device<br>- Support Fast Read, Fast Read Dual Output, Fast Read Dual I/O mode<br>- Direct layout in memory space      |
| Interrupt                          |                               | - 29 external interrupt pins  |
| Internal peripheral circuit        |                               |   |
|                                    | I/O Ports                     | CMOS I/O: 96 pins (max.)  |
|                                    | System timers (three systems) | - Internal timer of Hardware RTOS<br>- Internal timer of CPU<br>- 4-channel timer array<br>- 32-bit counter & 32-bit data register<br>- Counter by external signal  |
|                                    | Watchdog timer                | - 1 channel<br>- Software-triggered start mode<br>- Selectable operations in response to errors:<br>- Generation of a non-maskable interrupt (NMI)<br>- Generation of a reset   |

Table 1.2 Overview of R-IN32M3 (2/2)

| Item  | Product | R-IN32M3   |
|---|---------|--|
| Internal Peripherals (cont.)                |         |  |
| Asynchronous serial interface               |         | <ul style="list-style-type: none"> <li>- 2 channels</li> <li>- Full duplex</li> <li>- FIFOs: 10 bits x 16 receive and 8 bits x 16 transmit</li> <li>- Support output of receive errors and status</li> <li>- Character length: 7 or 8 bits</li> <li>- Parity bit options: Odd, even, 0, none</li> <li>- Transmit stop bits: 1 or 2 bits</li> </ul> |
| I2C serial interface                        |         | <ul style="list-style-type: none"> <li>- 2 channels</li> <li>- Operating modes: Normal or high-speed</li> <li>- Transfer modes: Single-transfer mode or continuous-transfer mode</li> <li>- Transmission data length: 8 bits</li> </ul>  |
| CAN controller                              |         | <ul style="list-style-type: none"> <li>- 2 channels</li> <li>- Conforming to ISO11898</li> <li>- Support to transfer and receive normal frame and expand frame</li> <li>- Transmission speed: 1 Mbps (max)</li> </ul>  |
| Clock synchronous serial interface          |         | <ul style="list-style-type: none"> <li>- 2 channels</li> <li>- Synchronized serial data transmission by three-wire system</li> <li>- Selectable master mode or slave mode</li> <li>- Built-in baud-rate generator</li> <li>- Transmission data length: 7 bits to 16 bits</li> </ul>  |
| CC-Link                                     |         | <ul style="list-style-type: none"> <li>- Intelligent device station <sup>Notes3</sup></li> <li>- Remote device station</li> </ul>  |
| 10/100/1000Mbps Ether MAC <sup>Notes1</sup> |         | <ul style="list-style-type: none"> <li>- 1 channel</li> <li>- Built-in 2-port switch</li> <li>- GMII / MII interface</li> </ul>  |
| 10/100Mbps EtherPHY <sup>Notes2</sup>       |         | <ul style="list-style-type: none"> <li>- 2 ports</li> <li>- Support for 10BaseT and 100BaseTX/FX</li> </ul>  |
| CC-Link IE <sup>Notes1</sup>                |         | CC-Link IE field (Intelligent device station)  |
| EtherCAT <sup>Notes2</sup>                  |         | EtherCAT slave controller  |
| On-chip debug function                      |         | <ul style="list-style-type: none"> <li>- Select serial wire or JTAG</li> <li>- Support full trace (Built-in ETM)</li> </ul>  |
| Internal PLL                                |         | Generates various clocks from 25-MHz input clock   |
| Power supply voltage                        |         | I/O: VDD33 = 3.3±0.3 V<br>Internal circuit: VDD10 = 1.0±0.1 V<br>Power supply for internal PHY <sup>Note 2</sup> : VDD15 = 1.5±0.15 V (internal regulator available) <R>   |


**Notes 1. Only applied to R-IN32M3-CL.**

**2. Only applied to R-IN32M3-EC.**


**3. Please contact our sales representative for details.**

### 1.4 Internal Block Diagram

#### 1.4.1 R-IN32M3-EC Block Diagram



1.4.2 R-IN32M3-CL Block Diagram



### 1.5 Memory Maps




Figure 1.1 Memory Map (ALL) (R-IN32M3-EC)

<R>Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User’s Manual: Peripheral Modules.




Figure 1.2 Memory Map (ALL) (R-IN32M3-CL)

**<R>Note:** The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User’s Manual: Peripheral Modules.




Figure 1.3 Memory Map (APB Peripheral Registers Area; Common to R-IN32M3-EC/CL)






Figure 1.4 Memory Map (External Memory Area; Common to R-IN32M3-EC/CL)




Figure 1.5 Memory Map (CC-Link Master Area; Common to R-IN32M3-EC/CL)

**Cautions 1. CC-Link master shows the function block of intelligent device station.**  
**2. CC-Link slave shows the function block of the remote device station.**




Figure 1.6 External MCU Interface Area (R-IN32M3-EC)

**<R>Note:** The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User’s Manual: Peripheral Modules.

| BOOT1 | BOOT0 | Boot Mode                      | Access Destination Area | Remarks                            |
|-------|-------|--------------------------------|-------------------------|------------------------------------|
| 0     | 0     | External memory boot           | —                       | External MCU interface is disabled |
| 0     | 1     | External serial flash ROM boot | Reserved                | Access disabled                    |
| 1     | 0     | External MCU boot              | Instruction RAM area    | —                                  |
| 1     | 1     | Instruction RAM boot           | Instruction RAM area    | Enabled only for debugging         |




Figure 1.7 External MCU Interface Area (R-IN32M3-CL)

**<R>Note:** The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User’s Manual: Peripheral Modules.

| <b>BOOT1</b> | <b>BOOT0</b> | <b>Boot Mode</b>                      | <b>Access Destination Area</b> | <b>Remarks</b>                            |
|--------------|--------------|---------------------------------------|--------------------------------|---|
| <b>0</b>     | <b>0</b>     | <b>External memory boot</b>           | <b>—</b>                       | <b>External MCU interface is disabled</b> |
| <b>0</b>     | <b>1</b>     | <b>External serial flash ROM boot</b> | <b>Reserved</b>                | <b>Access disabled</b>                    |
| <b>1</b>     | <b>0</b>     | <b>External MCU boot</b>              | <b>Instruction RAM area</b>    | <b>—</b>                                  |
| <b>1</b>     | <b>1</b>     | <b>Instruction RAM boot</b>           | <b>Instruction RAM area</b>    | <b>Enabled only for debugging</b>         |
|              |              |                                       |                                |   |

## 2. Pin Information

### 2.1 Pin Placement (R-IN32M3-EC Top View)

|                  |                 |                  |                |               |             |            |               |              |             |                |              |       |       |       |                  |                 |   |
|------------------|-----------------|------------------|----------------|---------------|-------------|------------|---------------|--------------|-------------|----------------|--------------|-------|-------|-------|------------------|-----------------|---|
| 18               | 17              | 16               | 15             | 14            | 13          | 12         | 11            | 10           | 9           | 8              | 7            | 6     | 5     | 4     | 3                | 2               | 1 |
| V                | U               | T                | R              | P             | N           | M          | L             | K            | J           | H              | G            | F     | E     | D     | C                | B               | A |
| GND              | P56             | P50              | P1VDD<br>ARXTX | P1_<br>RX_N   | P1_<br>TX_N | VDD<br>ACB | VDD<br>APLL   | P0_<br>TX_N  | P0_<br>RX_N | P0VDD<br>ARXTX | BUSCLK       | A2    | A6    | A10   | A17              | D0              | A |
| P53              | P55             | P51              | AGND           | P1_<br>RX_P   | P1_<br>TX_P | EXT<br>RES | VSSA<br>PLLCB | P0_<br>TX_P  | P0_<br>RX_P | AGND           | WRSTBZ       | A3    | A7    | A11   | A18              | D1              | B |
| TRACE<br>CLK     | P54             | P52              | GND            | VDD15         | AGND        | ATP        | AGND          | VDD33<br>ESD | VDD15       | GND            | WRZ0         | A4    | A8    | A12   | A19              | D3              | C |
| TRACE<br>DATA0   | TRACE<br>DATA2  | TRACE<br>DATA1   | NMIZ           | P57           | P46         | P45        | P42           | P41          | RDZ         | CSZ0           | WRZ1         | A5    | A9    | A13   | A20              | D5              | D |
| RESETZ           | RST<br>OUTZ     | JTAG<br>SEL      | TRACE<br>DATA3 | TMODE<br>0    | TMODE<br>1  | TMODE<br>2 | P47           | P44          | P40         | P43            | A14          | A15   | A16   | D7    | D10              | D12             | E |
| BOOT1            | MEM<br>IFSEL    | PONRZ            | BUS32<br>EN    | TMC2          | GND         | VDD33      | GND           | GND          | VDD33       | GND            | VDD33        | GND   | D8    | D9    | D11              | RP21            | F |
| CCM_<br>CLK80M   | BOOT<br>0       | VDD15            | HIF<br>SYNC    | ADMUX<br>MODE | VDD33       | GND        | VDD10         | VDD10        | VDD10       | VDD10          | GND          | VDD33 | GND   | VDD15 | D14              | RP24            | G |
| VDD33            | GND             | GND              | HWRZ<br>SEL    | MEMC<br>SEL   | GND         | VDD10      | GND           | GND          | GND         | GND            | VDD10        | GND   | TMC1  | D15   | RP27             | RP25            | H |
| P1_<br>RD_N      | P1_<br>RD_P     | VDD15            | VDD33          | GND           | VDD33       | VDD10      | GND           | GND          | GND         | GND            | VDD10        | GND   | GND   | RP22  | VDDQ_<br>PECL_B0 | P0_<br>RD_P     | I |
| P1_<br>SD_N      | P1_<br>SD_P     | VDDQ_<br>PECL_B1 | GND            | TDI           | GND         | VDD10      | GND           | GND          | GND         | GND            | VDD10        | GND   | GND   | RP26  | VDD33            | P0_<br>SD_P     | J |
| VDD33            | GND             | P11              | P17            | TMS           | GND         | VDD10      | GND           | GND          | GND         | GND            | VDD10        | GND   | VDD33 | RP30  | VDD33            | GND             | K |
| P1_TD_<br>OUT_N  | P1_TD_<br>OUT_P | P16              | P10            | P11           | VDD33       | GND        | VDD10         | VDD10        | VDD10       | VDD10          | GND          | VDD33 | GND   | RP31  | VDD33            | P0_TD_<br>OUT_P | L |
| P1_FX_<br>EN_OUT | P14             | P15              | GND            | P15           | GND         | VDD33      | GND           | GND          | GND         | GND            | VDD33        | GND   | GND   | RP06  | VDD15            | TEST<br>DOUT5   | M |
| P12              | P13             | OSCTH            | VDD15          | TDO           | GND         | TRSTZ      | TCK           | P65          | VDD33       | P60            | GND          | GND   | VDD33 | RP35  | RP33             | RP35            | N |
| P31              | P30             | P34              | P27            | P21           | P20         | P00        | P64           | P63          | P62         | P60            | P73          | P72   | P77   | RP04  | RP05             | RP10            | O |
| P32              | P33             | P36              | P26            | P23           | P01         | P06        | P66           | GND          | TEST1       | TEST2          | P61          | P71   | P76   | RP02  | RP03             | RP12            | P |
| P35              | P37             | GND              | P25            | P22           | P03         | P05        | P67           | GND          | GND         | AGND_<br>REG   | AVDD_<br>REG | P70   | P75   | RP01  | RP16             | RP14            | Q |
| GND              | XT2             | XT1              | P24            | P02           | P04         | P07        | VDD15         | BVDD         | LX          | BGND           | FB           | TEST3 | P74   | RP00  | RP17             | RP15            | R |
| V                | U               | T                | R              | P             | N           | M          | L             | K            | J           | H              | G            | F     | E     | D     | C                | B               | A |
| 18               | 17              | 16               | 15             | 14            | 13          | 12         | 11            | 10           | 9           | 8              | 7            | 6     | 5     | 4     | 3                | 2               | 1 |

2.2 Pin Placement (R-IN32M3-CL Top View)

|               |             |             |             |            |             |           |           |           |           |           |             |          |           |           |           |             |      |
|---------------|-------------|-------------|-------------|------------|-------------|-----------|-----------|-----------|-----------|-----------|-------------|----------|-----------|-----------|-----------|-------------|------|
| 18            | 17          | 16          | 15          | 14         | 13          | 12        | 11        | 10        | 9         | 8         | 7           | 6        | 5         | 4         | 3         | 2           | 1    |
| V             | U           | T           | R           | P          | N           | M         | L         | K         | J         | H         | G           | F        | E         | D         | C         | B           | A    |
| GND           | P53         | P54         | P52         | P66        | P62         | P76       | GND       | P47       | P43       | BUSCLK    | RDZ         | WRZ1     | A5        | A9        | A13       | A17         | GND  |
| TRACE CLK     | MMIZ        | P55         | P57         | P67        | P63         | P77       | P73       | P70       | P44       | P42       | CSZ0        | A2       | A6        | A10       | A14       | A18         | A20  |
| TRACE DATA2   | TRACE DATA1 | TRACE DATA0 | P56         | P50        | P64         | P60       | P74       | P71       | P45       | P41       | WRSTBZ      | A3       | A7        | A11       | A15       | A19         | D0   |
| RESETZ        | RST OUTZ    | JTAG SEL    | TRACE DATA3 | P51        | P65         | P61       | P75       | P72       | P46       | P40       | WRZ0        | A4       | A8        | A12       | D1        | D2          | D2   |
| CC1CLK 2_097M | HWRZ SEL    | MEMIF SEL   | PONRZ       | BUS32 EN   | HOT RESETZ  | TMODE 0   | TMODE 1   | TMODE 2   | GND       | GND       | GND         | GND      | GND       | D3        | D4        | D5          | D6   |
| CGM_CL K80M   | BOOT0       | BOOT1       | HIF SYNC    | TMC2       | GND         | VDD33     | GND       | GND       | VDD33     | GND       | VDD33       | GND      | GND       | D7        | D8        | D9          | D10  |
| P03           | P02         | P01         | P00         | ADMLX MODE | VDD33       | GND       | VDD10     | VDD10     | VDD10     | VDD10     | GND         | VDD33    | GND       | D11       | D12       | D13         | D14  |
| P07           | P06         | P05         | P04         | MEMC SEL   | GND         | VDD10     | GND       | GND       | GND       | GND       | VDD10       | GND      | GND       | TMC1      | D15       | RP22        | RP23 |
| P23           | P22         | P21         | P20         | GND        | VDD33       | VDD10     | GND       | GND       | GND       | GND       | VDD10       | GND      | GND       | RP20      | RP21      | RP24        | RP25 |
| P24           | P25         | P26         | P27         | GND        | GND         | VDD10     | GND       | GND       | GND       | GND       | VDD10       | VDD33    | GND       | RP31      | RP30      | RP27        | RP26 |
| P10           | P11         | P12         | P13         | GND        | GND         | VDD10     | GND       | GND       | GND       | GND       | VDD10       | GND      | GND       | RP35      | RP34      | RP33        | RP32 |
| P14           | P15         | P16         | TDI         | PLL_VDD    | VDD33       | GND       | VDD10     | VDD10     | VDD10     | VDD10     | GND         | VDD33    | GND       | RP12      | RP11      | RP37        | RP36 |
| P17           | P30         | P31         | TMS         | PLL_GND    | GND         | VDDQ_MII  | GND       | VDDQ_MII  | GND       | GND       | VDDQ_MII    | GND      | GND       | RP16      | RP15      | RP14        | RP13 |
| P32           | P33         | P34         | TD0         | OSCTH      | GND         | GND       | VDD33     | GND       | GND       | VDD33     | GND         | GND      | GND       | RP06      | RP07      | RP10        | RP17 |
| GND           | P35         | P36         | ETH1_RXD3   | ETH1_RXDV  | TRSTZ       | TCK       | ETH1_TXD0 | ETH1_TXD4 | ETH0_RXD4 | ETH0_RXD0 | ETH_MDC     | ETH0_CRS | ETH0_TXD0 | ETH0_TXD3 | RP03      | RP04        | RP05 |
| XT2           | P37         | ETH1_RXD6   | ETH1_RXD2   | ETH1_RXER  | ETH1_COL    | ETH1_TXER | ETH1_TXD1 | ETH1_TXD5 | ETH0_RXD5 | ETH0_RXD1 | ETH0_GE_INT | ETH0_COL | ETH0_TXEN | ETH0_TXD2 | ETH0_TXD6 | RP01        | RP02 |
| XT1           | ETH1_RXD7   | ETH1_RXD5   | ETH1_RXD1   | ETH1_CRS   | ETH1_GE_INT | ETH1_TXEN | ETH1_TXD2 | ETH1_TXD6 | ETH0_RXD6 | ETH0_RXD2 | ETH0_MDIO   | ETH0_TXC | ETH0_TXER | ETH0_TXD1 | ETH0_TXD5 | ETH0_TXD7   | RP00 |
| GND           | CLKOUT 25M1 | ETH1_RXD4   | ETH1_RXD0   | ETH1_RXC   | ETH1_TXC    | ETH1_GTXC | ETH1_TXD3 | ETH1_TXD7 | ETH0_RXD7 | ETH0_RXD3 | ETH0_RXDV   | ETH0_TXC | ETH0_RXC  | ETH0_GTXC | ETH0_TXD4 | CLKOUT 25M0 | GND  |
| V             | U           | T           | R           | P          | N           | M         | L         | K         | J         | H         | G           | F        | E         | D         | C         | B           | A    |
| 18            | 17          | 16          | 15          | 14         | 13          | 12        | 11        | 10        | 9         | 8         | 7           | 6        | 5         | 4         | 3         | 2           | 1    |

## 2.3 Pin Functions

The meanings of the symbols and abbreviations used in this document are given below.

Table 2.1 Meanings of the Items in the List of Pins

| Item               | Meaning   |
|--------------------|---|
| Pin name           | Name of the pin shown in the following sections.<br>2.1, Pin Placement (R-IN32M3-EC Top View),<br>2.2, Pin Placement (R-IN32M3-CL Top View).              |
| I/O                | I/O direction of the given pin  |
| Function           | Summary of the given pin function   |
| Active             | Active level of the given pin   |
| Level during reset | Indicates the pin state while RSTOUTZ = Low.<br>For details on the reset specifications, refer to the R-IN32M3 Series User's Manual (Peripheral Modules). |

Table 2.2 Meanings of the Symbols and Abbreviations in the List of Pins

| Target             | Symbol and Abbreviation | Meaning  |
|--------------------|-------------------------|--|
| Pin name           | - (hyphen)              | Indicates that the pin is a dedicated pin and is not multiplexed with a port-pin function.                   |
| I/O                | - (hyphen)              | Indicates that the pin is a pin such as a power supply or ground pin and so does not have an I/O direction.  |
| Active             | - (hyphen)              | Indicates that there is no active level (clock signals, data bus, and address bus).                          |
|                    | High                    | The active level is high.  |
|                    | Low                     | The active level is low.   |
| Level during reset | - (hyphen)              | Indicates an input-dedicated pin that has no initial level or state following a reset.                       |
|                    | High                    | The pin state during a reset is high.  |
|                    | Low                     | The pin state during a reset is low.   |
|                    | Hi-Z (High)             | The pin state during a reset is hi-Z (High) with the internal pull-up resistor pulling it to the high level. |
|                    | Hi-Z (Low)              | The pin state during a reset is hi-Z (Low) with the internal pull-up resistor pulling it to the low level.   |

## 2.3.1 Ethernet Pins

## (1) PHY Interface Pins (R-IN32M3-CL only)

**Caution: Only applied to R-IN32M3-CL.**

| Pin Name                                | I/O | Function  | Active   | Level during Reset |
|---|-----|---|----------|--------------------|
| ETH0_TXC                                | I   | Ethernet 0 10-M/100-M transmit clock (2.5 MHz/25 MHz) | -        | -                  |
| ETH0_GTXC <sup>Note</sup>               | O   | Ethernet 0 1-G transmit clock (125 MHz)               | -        | High               |
| ETH0_TXEN <sup>Note</sup>               | O   | Ethernet 0 transmit enable output                     | High     | Low                |
| ETH0_TXER <sup>Note</sup>               | O   | Ethernet 0 transmit error output                      | High     | Low                |
| ETH0_TXD0-<br>ETH0_TXD7 <sup>Note</sup> | O   | Ethernet 0 transmit data output                       | -        | Low                |
| ETH0_GE_INT                             | I   | Ethernet 0 PHY interrupt                              | High/Low | -                  |
| ETH0_RXC                                | I   | Ethernet 0 receive clock                              | -        | -                  |
| ETH0_RXDV                               | I   | Ethernet 0 receive enable input                       | High     | -                  |
| ETH0_RXER                               | I   | Ethernet 0 receive error input                        | High     | -                  |
| ETH0_RXD0-<br>ETH0_RXD7                 | I   | Ethernet 0 receive data input                         | -        | -                  |
| ETH0_CRS                                | I   | Ethernet 0 carrier sense input                        | High     | -                  |
| ETH0_COL                                | I   | Ethernet 0 collision input                            | High     | -                  |
| ETH1_TXC                                | I   | Ethernet 1 10-M/100-M transmit clock (2.5 MHz/25 MHz) | -        | -                  |
| ETH1_GTXC <sup>Note</sup>               | O   | Ethernet 1 1-G transmit clock (125 MHz)               | -        | High               |
| ETH1_TXEN <sup>Note</sup>               | O   | Ethernet 1 transmit enable output                     | High     | Low                |
| ETH1_TXER <sup>Note</sup>               | O   | Ethernet 1 transmit error output                      | High     | Low                |
| ETH1_TXD0-<br>ETH1_TXD7 <sup>Note</sup> | O   | Ethernet 1 transmit data output                       | -        | Low                |
| ETH1_GE_INT                             | I   | Ethernet 1 PHY interrupt input                        | High/Low | -                  |
| ETH1_RXC                                | I   | Ethernet 1 receive clock                              | -        | -                  |
| ETH1_RXDV                               | I   | Ethernet 1 receive enable input                       | High     | -                  |
| ETH1_RXER                               | I   | Ethernet 1 receive error input                        | High     | -                  |
| ETH1_RXD0-<br>ETH1_RXD7                 | I   | Ethernet 1 receive data input                         | -        | -                  |
| ETH1_CRS                                | I   | Ethernet 1 carrier sense input                        | High     | -                  |
| ETH1_COL                                | I   | Ethernet 1 collision input                            | High     | -                  |
| ETH_MDC                                 | O   | Ethernet management interface clock                   | -        | Low                |
| ETH_MDIO                                | I/O | Ethernet management interface data input/output       | -        | Hi-Z               |

**Note:** The driving ability can be switched by the setting of the ETHDRCTRL register.  
For details, see the R-IN32M3 Series User's Manual (Peripheral Modules).



## (2) Media Interface Pins (R-IN32M3-EC only)

**Caution: Only applied to R-IN32M3-EC.**

| Pin Name     | I/O | Function  | Active | Level during Reset |
|--------------|-----|---|--------|--------------------|
| P0_RX_P      | I   | PHY0 receive data input (+)                                       | -      | -                  |
| P0_RX_N      | I   | PHY0 receive data input (-)                                       | -      | -                  |
| P1_RX_P      | I   | PHY1 receive data input (+)                                       | -      | -                  |
| P1_RX_N      | I   | PHY1 receive data input (-)                                       | -      | -                  |
| P0_TX_P      | O   | PHY0 transmit data output (+)                                     | -      | -                  |
| P0_TX_N      | O   | PHY0 transmit data output (-)                                     | -      | -                  |
| P1_TX_P      | O   | PHY1 transmit data output (+)                                     | -      | -                  |
| P1_TX_N      | O   | PHY1 transmit data output (-)                                     | -      | -                  |
| P0_SD_P      | I   | PHY0 100BASE-FX signal detect input (+)                           | High   | -                  |
| P0_SD_N      | I   | PHY0 100BASE-FX signal detect input (-)                           | Low    | -                  |
| P1_SD_P      | I   | PHY1 100BASE-FX signal detect input (+)                           | High   | -                  |
| P1_SD_N      | I   | PHY1 100BASE-FX signal detect input (-)                           | Low    | -                  |
| P0_RD_P      | I   | PHY0 100BASE-FX receive data input (+)                            | -      | -                  |
| P0_RD_N      | I   | PHY0 100BASE-FX receive data input (-)                            | -      | -                  |
| P1_RD_P      | I   | PHY1 100BASE-FX receive data input (+)                            | -      | -                  |
| P1_RD_N      | I   | PHY1 100BASE-FX receive data input (-)                            | -      | -                  |
| P0_TD_OUT_P  | O   | PHY0 100BASE-FX transmit data output (+)                          | -      | -                  |
| P0_TD_OUT_N  | O   | PHY0 100BASE-FX transmit data output (-)                          | -      | -                  |
| P1_TD_OUT_P  | O   | PHY1 100BASE-FX transmit data output (+)                          | -      | -                  |
| P1_TD_OUT_N  | O   | PHY1 100BASE-FX transmit data output (-)                          | -      | -                  |
| P0_FX_EN_OUT | O   | PHY0 100BASE-FX FX enable indication output<br>1: 100BASE-FX mode | High   | -                  |
| P1_FX_EN_OUT | O   | PHY1 100BASE-FX FX enable indication output<br>1: 100BASE-FX mode | High   | -                  |

**Remark: In MDI-X mode, the input and output attributes of TXP/TXN and RXP/RXN are reversed.**

## (3) Other Pins

| Pin Name           | I/O | Function   | Shared Port | Active | Level during Reset |
|--------------------|-----|--|-------------|--------|--------------------|
| PHYLINK0, PHYLINK1 | I   | PHY link input <sup>Note1</sup> (for EtherSwitch)  | P06-P07     | High   | Hi-Z (High)        |
| P0LINKLEDZ         | O   | SIP_PHY0 link status LED output <sup>Note2</sup>   | P06         | Low    | Hi-Z               |
| P1LINKLEDZ         | O   | SIP_PHY1 link status LED output <sup>Note2</sup>   | P07         | Low    |                    |
| ETHSWSECOUT        | O   | EtherSwitch event output per second  | P24         | High   | Note 3             |
| P0DUPLEXLEDZ       | O   | SIP_PHY0 half-duplex transfer status LED output <sup>Note2</sup><br>0: Full-duplex<br>1: Half-duplex | P70         | -      |                    |
| P0SPEED100LEDZ     | O   | SIP_PHY0 100-BASE status LED output <sup>Note2</sup>   | P72         | Low    |                    |
| P0SPEED10LEDZ      | O   | SIP_PHY0 10-BASE status LED output <sup>Note2</sup>  | P73         | Low    |                    |
| P1DUPLEXLEDZ       | O   | SIP_PHY1 half-duplex status LED output <sup>Note2</sup><br>0: Full-duplex<br>1: Half-duplex          | P74         | -      |                    |
| P1SPEED100LEDZ     | O   | SIP_PHY1 100-BASE status LED output <sup>Note2</sup>   | P76         | Low    |                    |
| P1SPEED10LEDZ      | O   | SIP_PHY1 10-BASE status LED output <sup>Note2</sup>  | P77         | Low    |                    |
| P0ACTLEDZ          | O   | SIP_PHY0 RX status LED output <sup>Note2</sup>   | RP02        | Low    |                    |
| P1ACTLEDZ          | O   | SIP_PHY1 TX status LED output <sup>Note2</sup>   | RP04        | Low    |                    |

- Notes**
1. Only applies to R-IN32M3-CL.
  2. Only applies to R-IN32M3-EC.
  3. Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.

## 2.3.2 EtherCAT Slave Controller Pins (R-IN32M3-EC only)

**Caution: Only applies to R-IN32M3-EC.**

| Pin Name                    | I/O | Function                              | Shared Port | Active | Level during Reset |
|-----------------------------|-----|---------------------------------------|-------------|--------|--------------------|
| CATLEDRUN                   | O   | EtherCAT RUN LED output               | P00         | High   | Hi-Z               |
| CATIRQ                      | O   | EtherCAT IRQ output                   | P01         | High   |                    |
| CATLEDSTER                  | O   | EtherCAT dual-color state LED output  | P02         | High   |                    |
| CATLEDERR                   | O   | EtherCAT error LED output             | P03         | High   |                    |
| CATLINKACT0,<br>CATLINKACT1 | O   | EtherCAT link / activity LED output   | P04-P05     | High   |                    |
| CATSYNC1                    | O   | EtherCAT SYNC1 output                 | P10         | High   | Hi-Z (High)        |
| CATSYNC0                    | O   | EtherCAT SYNC0 output                 | P11         | High   | Hi-Z (Low)         |
| CATLATCH1                   | I   | EtherCAT LATCH1 input                 | P10         | High   | Hi-Z (High)        |
| CATLATCH0                   | I   | EtherCAT LATCH0 input                 | P11         | High   | Hi-Z (Low)         |
| CATI2CCLK                   | O   | EtherCAT EEPROM I2C clock output      | P22         | -      | Hi-Z               |
| CATI2CDATA                  | I/O | EtherCAT EEPROM I2C data input/output | P23         | -      |                    |
| CATRESTOUT                  | O   | EtherCAT PHY RESETOUT                 | P56         | -      | Hi-Z (High)        |

## 2.3.3 External Memory Interface Pins

| Pin Name  | I/O | Function                      | Shared Signal                   | Shared Port                    | Active | Level during Reset |
|---|-----|-------------------------------|---------------------------------|--------------------------------|--------|--------------------|
| BUSCLK  | O   | Bus clock output              | -                               | -                              | -      | Clock output       |
| CSZ0  | O   | Chip select signal output     | HCSZ                            | -                              | Low    | Hi-Z (High)        |
| CSZ1  | O   |                               | HPGCSZ                          | P44                            |        |                    |
| CSZ2  | O   |                               | -                               | P51                            |        |                    |
| CSZ3  | O   |                               | -                               | P50                            |        |                    |
| A1 / MA0 <sup>Note4</sup>                                     | O   | Address output                | HA1                             | P40                            | -      | Hi-Z (High)        |
| A2-A20 /<br>MA1-MA19 <sup>Note4</sup>                         | O   |                               | HA2-HA20                        | -                              |        | Hi-Z (Low)         |
| A21-A27 /<br>MA20-MA26 <sup>Note4</sup>                       | O   |                               | -                               | RP21-<br>RP27                  |        |                    |
| D0-D15 /<br>MD0-MD15 /<br>MA0-MA15 <sup>Note1, Note4</sup>    | I/O | Data bus                      | HD0-HD15                        | -                              | -      | Hi-Z (High)        |
| D16-D31 /<br>MD16-MD31 /<br>MA16-MA31 <sup>Note1, Note4</sup> | I/O |                               | HD16-HD31                       | RP30-<br>RP37<br>RP10-<br>RP17 |        |                    |
| RDZ   | O   | Read strobe output            | HRDZ                            | -                              | Low    | Hi-Z (High)        |
| WRSTBZ  | O   | Write strobe output           | HWRSTBZ                         | -                              | Low    |                    |
| WRZ0, WRZ1/<br>BENZ0, BENZ1                                   | O   | Valid byte lane strobe output | HWRZ0, HWRZ1/<br>HBENZ0, HBENZ1 | -                              | Low    |                    |
| WRZ2, WRZ3/<br>BENZ2, BENZ3                                   | O   |                               | HWRZ2, HWRZ3/<br>HBENZ2, HBENZ3 | RP06,<br>RP07                  | Low    |                    |
| WAITZ   | I   | Wait signal input             | HWAITZ                          | P41                            | Low    | Hi-Z (High)        |
| WAITZ1-WAITZ3 <sup>Note2</sup>                                | I   | Wait signal input             | -                               | P45-P47                        | Low    |                    |
| BCYSTZ / ADVZ <sup>Note3</sup>                                | O   | Address valid output          | HBCYSTZ                         | RP20                           | Low    | Hi-Z (High)        |

**Remark:** Pins of the external memory interface other than BUSCLK are input pins while the internal reset signal (HRESETZ) is at its active level.

**Notes 1.** While the synchronous burst access memory controller is in use, these signals are multiplexed with the address signals if the ADMUXMODE pin is driven high.

**ADMUXMODE = 0:** MD0-MD31 (Separate address and data lines)

**ADMUXMODE = 1:** MD0-MD31/MA0-MA31 (Multiplexed address and data lines)

**2.** These pins are only available when the synchronous burst access memory controller is in use.

**3.** This pin functions as BCYSTZ when the asynchronous SRAM memory controller is in use and as ADVZ when the synchronous burst access memory controller is in use.

**4.** This pin functions as A1-A27 and D0-D31 functions when the asynchronous SRAM memory controller is in use and as MA0-MA26 and MD0-MD31 functions when the synchronous burst access memory controller is in use.

## 2.3.4 External MCU Interface Pins

| Pin Name                        | I/O | Function                       | Shared Pin                  | Shared Port                    | Active | Level during Reset |
|---------------------------------|-----|--------------------------------|-----------------------------|--------------------------------|--------|--------------------|
| HBUSCLK                         | I   | Bus clock input for host       | INTPZ11                     | P43                            | -      | Hi-Z (High)        |
| HCSZ                            | I   | Chip select signal input       | CSZ0                        | -                              | Low    |                    |
| HPGCSZ                          | I   | PageRom mode chip select input | CSZ1                        | P44                            | Low    |                    |
| HWAITZ                          | O   | Wait signal output             | WAITZ                       | P41                            | Low    |                    |
| HA1                             | I   | Address signal input           | A1                          | P40                            | -      | Hi-Z (High)        |
| HA2-HA20                        | I   |                                | A2-A20                      | -                              | -      | Hi-Z (Low)         |
| HD0-HD15                        | I/O | Data bus                       | D0-D15                      | -                              | -      | Hi-Z (High)        |
| HD16-HD31                       | I/O |                                | D16-D31                     | RP30-<br>RP37<br>RP10-<br>RP17 | -      |                    |
| HRDZ                            | I   | Read strobe input              | RDZ                         | -                              | Low    | Hi-Z (High)        |
| HWRSTBZ                         | I   | Write strobe output            | WRSTBZ                      | -                              | Low    |                    |
| HWRZ0, HWRZ1/<br>HBENZ0, HBENZ1 | I   | Valid byte lane strobe input   | WRZ0, WRZ1/<br>BENZ0, BENZ1 | -                              | Low    |                    |
| HWRZ2, HWRZ3/<br>HBENZ2, HBENZ3 | I   |                                | WRZ2, WRZ3/<br>BENZ2, BENZ3 | RP06,<br>RP07                  |        |                    |
| HERROUTZ                        | O   | Error interrupt output         | SLEEPING                    | P42                            | Low    | High               |
| HBCYSTZ                         | I   | Bus cycle input                | BCYSTZ / ADVZ               | RP20                           | Low    | Hi-Z (High)        |

**Caution:** Input the low level to the HBUSCLK pin while asynchronous mode is in use.

**Remark:** The external MCU interface pins continue to operate during a reset.

### 2.3.5 Port Pins and Real-time Port Pins

The port and pins are configured as 12 sets of 8-bit ports.

They are accessible in 32-bit units by grouping sets of 4 ports; i.e. ports 0 to 3, 4 to 7, and real-time ports 0 to 3.

(1/4)

|    | Pin Name | Mode 1                     | Mode 2                       | Mode 3   | Mode 4     | Level during Reset |
|----|----------|----------------------------|------------------------------|--|------------|--------------------|
| P0 | P00      | INTPZ0                     | CATLEDRUN <sup>Note1</sup>   | CCI_RUNLEDZ <sup>Note2</sup>                             | -          | Note 3             |
|    | P01      | INTPZ1                     | CATIRQ <sup>Note1</sup>      | -  | -          |                    |
|    | P02      | INTPZ2                     | CATLEDSTER <sup>Note1</sup>  | CCI_DLINKLEDZ <sup>Note2</sup>                           | -          |                    |
|    | P03      | INTPZ3                     | CATLEDERR <sup>Note1</sup>   | CCI_ERRLEDZ <sup>Note2</sup>                             | CCS_MON5   |                    |
|    | P04      | INTPZ4                     | CATLINKACT0 <sup>Note1</sup> | CCI_LERR1LEDZ <sup>Note2</sup>                           | CCS_MON6   |                    |
|    | P05      | INTPZ5                     | CATLINKACT1 <sup>Note1</sup> | CCI_LERR2LEDZ <sup>Note2</sup>                           | CCS_MON7   |                    |
|    | P06      | PHYLINK0 <sup>Note2</sup>  | P0LINKLEDZ <sup>Note1</sup>  | CCI_SDLEDZ <sup>Note2</sup>                              | CCS_MON0   |                    |
|    | P07      | PHYLINK1 <sup>Note2</sup>  | P1LINKLEDZ <sup>Note1</sup>  | CCI_RDLEDZ <sup>Note2</sup>                              | CCS_RESOUT |                    |
| P1 | P10      | CATLATCH1 <sup>Note1</sup> | CATSYNC1 <sup>Note1</sup>    | -  | CCS_REFSTB | Hi-Z (High)        |
|    | P11      | CATLATCH0 <sup>Note1</sup> | CATSYNC0 <sup>Note1</sup>    | -  | CCS_MON4   | Hi-Z (Low)         |
|    | P12      | INTPZ6                     | -                            | CCI_NMIZ <sup>Note2</sup>                                | -          | Hi-Z (High)        |
|    | P13      | INTPZ7                     | -                            | CCI_WDTIZ <sup>Note2</sup> /<br>CCS_WDTZ /<br>CCM_WDTENZ | -          |                    |
|    | P14      | SMSCK                      | -                            | -  | -          |                    |
|    | P15      | SMSI                       | -                            | -  | -          |                    |
|    | P16      | SMSO                       | -                            | -  | -          |                    |
|    | P17      | SMCSZ                      | -                            | -  | -          |                    |
| P2 | P20      | RXD0                       | -                            | CCM_LINKERRZ   | -          | Note3              |
|    | P21      | TXD0                       | -                            | CCM_ERRZ   | -          |                    |
|    | P22      | INTPZ8                     | CATI2CCLK <sup>Note1</sup>   | CCS_IOTENSU  | -          |                    |
|    | P23      | INTPZ9                     | CATI2CDATA <sup>Note1</sup>  | CCS_SENYU0   | -          |                    |
|    | P24      | INTPZ10                    | ETHSWSECOUT                  | CCS_SENYU1   | -          |                    |
|    | P25      | WDTOUTZ                    | -                            | CCS_ERRZ   | -          |                    |
|    | P26      | TIN1                       | TOUT1                        | CCM_RUNZ /<br>CCS_RUNZ                                   | -          |                    |
|    | P27      | TIN0                       | TOUT0                        | -  | -          |                    |

**Notes 1. Only applies to R-IN32M3-EC.**

**2. Only applies to R-IN32M3-CL.**

**3. Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL**

(2/4)

|    | Port Name | Mode 1   | Mode 2                 | Mode 3                       | Mode 4   | Level during Reset |
|----|-----------|----------|------------------------|------------------------------|----------|--------------------|
| P3 | P30       | RXD1     | -                      | -                            | -        | Hi-Z (High)        |
|    | P31       | TXD1     | -                      | -                            | -        |                    |
|    | P32       | DMAREQZ1 | -                      | -                            | CCS_MON1 |                    |
|    | P33       | DMAACKZ1 | CCI_WAITEDGEH<br>Note2 | -                            | CCS_MON2 |                    |
|    | P34       | DMATCZ1  | CCI_WRLLENH Note2      | -                            | CCS_MON3 |                    |
|    | P35       | CSISCK1  | INTPZ22                | CCM_IRLZ <R>                 | -        |                    |
|    | P36       | CSISI1   | INTPZ23                | CCS_FUSEZ                    | -        |                    |
|    | P37       | CSISO1   | INTPZ24                | CCM_MSTZ                     | -        |                    |
| P4 | P40       | A1 / MA0 | HA1                    | -                            | -        | Hi-Z (High)        |
|    | P41       | WAITZ    | HWAITZ                 | -                            | -        |                    |
|    | P42       | SLEEPING | HERROUTZ               | CCM_SDGCZ                    | -        |                    |
|    | P43       | INTPZ11  | HBUSCLK                | -                            | -        |                    |
|    | P44       | CSZ1     | HPGCSZ                 | -                            | -        |                    |
|    | P45       | CSISCK0  | WAITZ1                 | -                            | -        |                    |
|    | P46       | CSISI0   | WAITZ2                 | -                            | -        |                    |
|    | P47       | CSISO0   | WAITZ3                 | -                            | -        |                    |
| P5 | P50       | CSZ3     | -                      | CCM_LNKRUNZ /<br>CCS_LNKRUNZ | -        | Hi-Z (High)        |
|    | P51       | CSZ2     | -                      | CCM_RDLEDZ /<br>CCS_RDLEDZ   | -        |                    |
|    | P52       | TIN3     | TOUT3                  | CCS_SDGATEON                 | -        | Hi-Z (Low)         |
|    | P53       | CRXD0    | CCS_RD                 | CCM_RD                       | -        | Hi-Z (High)        |
|    | P54       | CTXD0    | CCS_SD                 | CCM_SD                       | -        |                    |
|    | P55       | CRXD1    | -                      | -                            | -        |                    |
|    | P56       | CTXD1    | CATRESTOUT Notes1      | CCI_PHYREZ1 Notes2           | -        |                    |
|    | P57       | TIN2     | TOUT2                  | CCI_PHYREZ0 Notes2           | -        |                    |

**Notes 1. Only applies to R-IN32M3-EC.**

**2. Only applies to R-IN32M3-CL.**

(3/4)

|    | Port Name | Mode 1    | Mode 2                                 | Mode 3                          | Mode 4 | Level during reset |
|----|-----------|-----------|--|---------------------------------|--------|--------------------|
| P6 | P60       | SCL0      | -                                      | -                               | -      | Note3              |
|    | P61       | SDA0      | -                                      | -                               | -      |                    |
|    | P62       | RTDMAREQZ | -                                      | CCM_MDIN0                       | -      |                    |
|    | P63       | RTDMAACKZ | -                                      | CCM_MDIN1                       | -      |                    |
|    | P64       | RTDMATCZ  | -                                      | CCM_MDIN2                       | -      |                    |
|    | P65       | DMAREQZ0  | -                                      | CCM_MDIN3                       | -      |                    |
|    | P66       | DMAACKZ0  | -                                      | CCI_INTZ <sup>Note2</sup>       | -      |                    |
|    | P67       | DMATCZ0   | -                                      | -                               | -      |                    |
| P7 | P70       | CSICS00   | P0DUPLEXLEDZ<br><small>Note1</small>   | CCS_STATION_NO_0 /<br>CCM_SNIN0 | -      |                    |
|    | P71       | CSICS01   | -                                      | CCS_STATION_NO_1 /<br>CCM_SNIN1 | -      |                    |
|    | P72       | CSICS10   | P0SPEED100LEDZ<br><small>Note1</small> | CCS_STATION_NO_2 /<br>CCM_SNIN2 | -      |                    |
|    | P73       | CSICS11   | P0SPEED10LEDZ<br><small>Note1</small>  | CCS_STATION_NO_3 /<br>CCM_SNIN3 | -      |                    |
|    | P74       | INTPZ12   | P1DUPLEXLEDZ<br><small>Note1</small>   | CCS_STATION_NO_4 /<br>CCM_SNIN4 | -      |                    |
|    | P75       | INTPZ13   | -                                      | CCS_STATION_NO_5 /<br>CCM_SNIN5 | -      |                    |
|    | P76       | INTPZ14   | P1SPEED100LEDZ<br><small>Note1</small> | CCS_STATION_NO_6 /<br>CCM_SNIN6 | -      |                    |
|    | P77       | INTPZ15   | P1SPEED10LEDZ<br><small>Note1</small>  | CCS_STATION_NO_7 /<br>CCM_SNIN7 | -      |                    |

**Notes 1. Only applies to R-IN32M3-EC.**

**2. Only applies to R-IN32M3-CL.**

**3. Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL**



RP0x to RP3x functions as real-time ports which can transfer data via a dedicated DMA controller. They are able to input and output data in 32-bit units in synchronization with the DMA transfer trigger.

(4/4)

|      | Port Name | Mode 1        | Mode 2                    | Mode 3                  | Mode 4 | Level during Reset |
|------|-----------|---------------|---------------------------|-------------------------|--------|--------------------|
| RP0  | RP00      | INTPZ16       | SCL1                      | CCM_SDLEDZ / CCS_SDLEDZ | -      | Hi-Z (High)        |
|      | RP01      | INTPZ17       | SDA1                      | CCM_SMSTZ               | -      |                    |
|      | RP02      | INTPZ18       | P0ACTLEDZ <sup>Note</sup> | CCS_BS1                 | -      |                    |
|      | RP03      | INTPZ19       | -                         | CCS_BS2                 | -      |                    |
|      | RP04      | INTPZ20       | P1ACTLEDZ <sup>Note</sup> | CCS_BS4                 | -      |                    |
|      | RP05      | INTPZ21       | -                         | CCS_BS8                 | -      |                    |
|      | RP06      | WRZ2/BENZ2    | HWRZ2/HBENZ2              | -                       | -      |                    |
|      | RP07      | WRZ3/BENZ3    | HWRZ3/HBENZ3              | -                       | -      |                    |
| RP1  | RP10      | D24/MD24/HD24 | -                         | -                       | -      | Hi-Z (High)        |
|      | RP11      | D25/MD25/HD25 | -                         | -                       | -      |                    |
|      | RP12      | D26/MD26/HD26 | -                         | -                       | -      |                    |
|      | RP13      | D27/MD27/HD27 | -                         | -                       | -      |                    |
|      | RP14      | D28/MD28/HD28 | -                         | -                       | -      |                    |
|      | RP15      | D29/MD29/HD29 | -                         | -                       | -      |                    |
|      | RP16      | D30/MD30/HD30 | -                         | -                       | -      |                    |
|      | RP17      | D31/MD31/HD31 | -                         | -                       | -      |                    |
| RP2  | RP20      | BCYSTZ / ADVZ | HBCYSTZ                   | -                       | -      | Hi-Z (High)        |
|      | RP21      | A21/MA20      | -                         | -                       | -      | Hi-Z (Low)         |
|      | RP22      | A22/MA21      | -                         | -                       | -      |                    |
|      | RP23      | A23/MA22      | -                         | -                       | -      |                    |
|      | RP24      | A24/MA23      | INTPZ25                   | -                       | -      |                    |
|      | RP25      | A25/MA24      | INTPZ26                   | -                       | -      |                    |
|      | RP26      | A26/MA25      | INTPZ27                   | -                       | -      |                    |
| RP27 | A27/MA26  | INTPZ28       | -                         | -                       |        |                    |
| RP3  | RP30      | D16/MD16/HD16 | -                         | -                       | -      | Hi-Z (High)        |
|      | RP31      | D17/MD17/HD17 | -                         | -                       | -      |                    |
|      | RP32      | D18/MD18/HD18 | -                         | -                       | -      |                    |
|      | RP33      | D19/MD19/HD19 | -                         | -                       | -      |                    |
|      | RP34      | D20/MD20/HD20 | -                         | -                       | -      |                    |
|      | RP35      | D21/MD21/HD21 | -                         | -                       | -      |                    |
|      | RP36      | D22/MD22/HD22 | -                         | -                       | -      |                    |
|      | RP37      | D23/MD23/HD23 | -                         | -                       | -      |                    |

**Note:** Only applies to R-IN32M3-EC.

### 2.3.6 Serial Flash ROM Interface Pins

The serial flash ROM interface pins are pins of the serial flash ROM memory controller. They support fast read, fast read dual output and fast read dual I/O modes.

| Pin Name | I/O | Function  | Shared Port | Active | Level during Reset |
|----------|-----|---|-------------|--------|--------------------|
| SMSCK    | O   | Serial clock output signal for serial flash ROM   | P14         | -      | Hi-Z (High)        |
| SMSI     | I/O | Serial data I/O signal for serial flash ROM (connected to the SO pin of serial flash ROM) | P15         | High   |                    |
| SMSO     | I/O | Serial data I/O signal for serial flash ROM (connected to the SI pin of serial flash ROM) | P16         | High   |                    |
| SMCSZ    | O   | Chip select output signal for serial flash ROM  | P17         | Low    |                    |

### 2.3.7 DMA Interface Pins

The DMA interface pins are interface pins of the DMA controllers for the internal AHB bus. There are two DMA controllers: one with four internal channels but only two external interfaces, and one with one internal channel and one external interface.

| Pin Name  | I/O | Function                          | Shared Port | Active | Level during Reset |
|-----------|-----|-----------------------------------|-------------|--------|--------------------|
| RTDMAREQZ | I   | RTDMAC DMA transfer request input | P62         | Low    | Note               |
| RTDMAACKZ | O   | RTDMAC DMA acknowledge output     | P63         | Low    |                    |
| RTDMATCZ  | O   | RTDMAC terminal count output      | P64         | Low    |                    |
| DMAREQZ0  | I   | DMA transfer request input 0      | P65         | Low    |                    |
| DMAACKZ0  | O   | DMA acknowledge output 0          | P66         | Low    |                    |
| DMATCZ0   | O   | DMA terminal count output 0       | P67         | Low    |                    |
| DMAREQZ1  | I   | DMA transfer request input 1      | P32         | Low    | Hi-Z (High)        |
| DMAACKZ1  | O   | DMA acknowledge output 1          | P33         | Low    |                    |
| DMATCZ1   | O   | Terminal count output 1           | P34         | Low    |                    |

**Caution:** Each DMA interface is assigned to a specific DMA channel.

**Note:** Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.

### 2.3.8 External Interrupt Input Pins

The chip has one non-maskable interrupt and 29 maskable interrupt input pins.

| Pin Name        | I/O | Function                              | Shared Port | Active | Level during Reset |
|-----------------|-----|---------------------------------------|-------------|--------|--------------------|
| NMIZ            | I   | Non-maskable external interrupt input | -           | Low    | Hi-Z (High)        |
| INTPZ0-INTPZ5   | I   | External interrupt input              | P00-P05     | Low    | Note               |
| INTPZ6, INTPZ7  |     |                                       | P12, P13    | Low    | Hi-Z (High)        |
| INTPZ8-INTPZ10  |     |                                       | P22-P24     | Low    | Note               |
| INTPZ11         |     |                                       | P43         | Low    | Hi-Z (High)        |
| INTPZ12-INTPZ15 |     |                                       | P74-P77     | Low    | Note               |
| INTPZ16-INTPZ21 |     |                                       | RP00-RP05   | Low    | Hi-Z (High)        |
| INTPZ22-INTPZ24 |     |                                       | P35-P37     |        |                    |
| INTPZ25-INTPZ28 |     |                                       | RP24-RP27   |        |                    |

**Note: Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.**

## 2.3.9 Timer I/O Pins

| Pin Name     | I/O | Function                 | Shared Port | Active | Level during Reset |
|--------------|-----|--------------------------|-------------|--------|--------------------|
| TIN0 / TOUT0 | I/O | Timer TAUJ0 input/output | P27         | -      | Note               |
| TIN1 / TOUT1 | I/O | Timer TAUJ1 input/output | P26         | -      |                    |
| TIN2 / TOUT2 | I/O | Timer TAUJ2 input/output | P57         | -      | Hi-Z (High)        |
| TIN3 / TOUT3 | I/O | Timer TAUJ3 input/output | P52         | -      | Hi-Z (Low)         |

**Note: Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.**

## 2.3.10 Watchdog Timer Output Pin

| Pin Name | I/O | Function              | Shared Port | Active | Level during Reset |
|----------|-----|-----------------------|-------------|--------|--------------------|
| WDTOUTZ  | O   | Watchdog timer output | P25         | Low    | Note               |

**Note: Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.**

## 2.3.11 Trace Pins

| Pin Name                  | I/O | Function                | Active | Level during Reset |
|---------------------------|-----|-------------------------|--------|--------------------|
| TRACECLK                  | O   | Trace port clock output | -      | Clock output       |
| TRACEDATA3-<br>TRACEDATA0 | O   | Trace port data output  | -      | Low                |

## 2.3.12 CPU Power Control Pin

| Pin Name | I/O | Function              | Shared Port | Active | Level during Reset |
|----------|-----|-----------------------|-------------|--------|--------------------|
| SLEEPING | O   | CPU SLEEP mode output | P42         | High   | Hi-Z (High)        |

## 2.3.13 Serial Interface Pins

| Pin Name         | I/O | Function  | Shared Port | Active | Level during Reset |
|------------------|-----|---|-------------|--------|--------------------|
| TXD0             | O   | UART0 serial data output                        | P21         | -      | Note               |
| RXD0             | I   | UART0 serial data input                         | P20         | -      |                    |
| TXD1             | O   | UART1 serial data output                        | P31         | -      | Hi-Z (High)        |
| RXD1             | I   | UART1 serial data input                         | P30         | -      |                    |
| CSISCK0          | I/O | CSI0 serial clock input/output                  | P45         | -      |                    |
| CSISI0           | I   | CSI0 serial data input                          | P46         | -      |                    |
| CSISO0           | O   | CSI0 serial data output                         | P47         | -      | Note               |
| CSICS00, CSICS01 | O   | CSI0 chip select output 0,1                     | P70, P71    | Low    |                    |
| CSISCK1          | I/O | CSI1 serial clock input/output                  | P35         | -      | Hi-Z (High)        |
| CSISI1           | I   | CSI1 serial data input                          | P36         | -      |                    |
| CSISO1           | O   | CSI1 serial data output                         | P37         | -      |                    |
| CSICS10, CSICS11 | O   | CSI1 chip select output 0,1                     | P72, P73    | Low    | Note               |
| SCL0             | I/O | I2C0 serial clock input/output                  | P60         | -      |                    |
| SDA0             | I/O | I2C0 serial data input/output                   | P61         | -      | Hi-Z (High)        |
| SCL1             | I/O | I2C1 serial clock input/output                  | RP00        | -      |                    |
| SDA1             | I/O | I2C1 serial data input/output                   | RP01        | -      |                    |
| CRXD0            | I   | CAN0 receive data input<br>(5V-tolerant buffer) | P53         | -      |                    |
| CTXD0            | O   | CAN0 transfer data output                       | P54         | -      |                    |
| CRXD1            | I   | CAN1 receive data input<br>(5V-tolerant buffer) | P55         | -      |                    |
| CTXD1            | O   | CAN1 transfer data output                       | P56         | -      |                    |

**Note: Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.**

## 2.3.14 CC-Link IE Field Pins (Intelligent Device Station) (R-IN32M3-CL only)

| Pin Name              | I/O | Function   | Shared Port | Active | Level during Reset |   |
|-----------------------|-----|--|-------------|--------|--------------------|---|
| CCI_RUNLEDZ           | O   | RUN status output  | P00         | Low    | Hi-Z (High)        |   |
| CCI_DLINKLEDZ         | O   | Cyclic communication status output   | P02         | Low    |                    |   |
| CCI_ERRLEDZ           | O   | Field network error status output  | P03         | Low    |                    |   |
| CCI_LERR1LEDZ         | O   | Link error status output 1   | P04         | Low    |                    |   |
| CCI_LERR2LEDZ         | O   | Link error status output 2   | P05         | Low    |                    |   |
| CCI_SDLEDZ            | O   | Transmission state output  | P06         | Low    |                    |   |
| CCI_RDLEDZ            | O   | Port reception state output  | P07         | Low    |                    |   |
| CCI_NMIZ              | O   | Output NMI interrupt to MCU  | P12         | Low    | Hi-Z (High)        |   |
| CCI_WDTIZ             | I   | Input from external watchdog timer   | P13         | Low    |                    |   |
| CCI_WAITEDGEH<br>Note | I/O | Wait synchronized edge setting<br>0: Fall edge mode<br>1: Rise edge mode             | P33         | -      |                    |   |
| CCI_WRLLENH<br>Note   | I/O | WRL signal enable setting<br>0: Write byte enable mode<br>1: Normal byte enable mode | P34         | -      |                    |   |
| CCI_PHYREZ1           | O   | PHY reset output 1   | P56         | Low    |                    |   |
| CCI_PHYREZ0           | O   | PHY reset output 0   | P57         | Low    |                    |   |
| CCI_INTZ              | O   | Output Interrupt to MCU  | P66         | Low    |                    |   |
| CCI_CLK2_097M         | I   | 2.097152-MHz clock (crystal oscillator)  | -           | -      |                    | - |

**Note:** When user does boot with the external memory boot mode, external serial flash ROM boot mode, or instruction RAM boot mode, be sure not to input the low level to P33 (multiplexed with CCI\_WAITEDGEH) and P34 (multiplexed with CCI\_WRLLENH) pins during a reset. P33 and P34 pins should be left open circuit or the high level should be input to the pins during a reset. If you input the low level to P33 and P34 pins during a reset, you cannot access the CC-Link IE field from the CPU of the R-IN32M3.

## 2.3.15 CC-Link Pins (Intelligent Device Station)

| Pin Name                | I/O | Function  | Shared Port | Active | Level during Reset |   |
|-------------------------|-----|---|-------------|--------|--------------------|---|
| CCM_LINKERRZ            | O   | Link error LED control output                           | P20         | Low    | Note               |   |
| CCM_ERRZ                | O   | Not used <R>  | P21         | Low    |                    |   |
| CCM_RUNZ                | O   | Run LED control output                                  | P26         | Low    |                    |   |
| CCM_MDIN0-<br>CCM_MDIN3 | I   | Transfer rate setting input <R>                         | P62-P65     | -      |                    |   |
| CCM_SNIN0-<br>CCM_SNIN7 | I   | Station no. setting switch input                        | P70-P77     | -      |                    |   |
| CCM_LNKRUNZ             | O   | Link run LED control output                             | P50         | Low    | Hi-Z (High)        |   |
| CCM_RDLEDZ              | O   | Receive data LED control output                         | P51         | Low    |                    |   |
| CCM_SDLEDZ              | O   | Transfer data LED control output                        | RP00        | Low    |                    |   |
| CCM_IRLZ <R>            | O   | Interrupt signal output from communications circuit <R> | P35         | Low    |                    |   |
| CCM_WDTENZ              | I   | Watchdog timer error input                              | P13         | Low    |                    |   |
| CCM_MSTZ                | O   | Not used <R>  | P37         | Low    |                    |   |
| CCM_SMSTZ               | O   | Not used <R>  | RP01        | Low    |                    |   |
| CCM_RD                  | I   | Communications circuit data reception                   | P53         | -      |                    |   |
| CCM_SD                  | O   | Communications circuit data transmission pin            | P54         | -      |                    |   |
| CCM_SDGCZ               | O   | Communications circuit transmit data & gate control pin | P42         | Low    |                    |   |
| CCM_CLK80M              | I   | CC-Link clock input (80 MHz)                            | -           | -      |                    | - |

**Note: Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.**

## 2.3.16 CC-Link Pins (Remote Device Station)

**Caution:** To use a remote device station, it is necessary to connect a CCS\_REFSTB pin (P10) to a port pin with the external interrupt function (INTPZ).

| Pin Name                              | I/O | Function   | Shared Port | Active | Level during Reset |
|---------------------------------------|-----|--|-------------|--------|--------------------|
| CCS_MON1-<br>CCS_MON3                 | O   | Monitor signal output                                  | P32-P34     | -      | Hi-Z (High)        |
| CCS_MON4                              | O   | Monitor signal output                                  | P11         | -      | Hi-Z (Low)         |
| CCS_MON0                              | O   | Monitor signal output                                  | P06         | -      | Note 1             |
| CCS_MON5-<br>CCS_MON7                 | O   | Monitor signal output                                  | P03-P05     | -      |                    |
| CCS_RESOUT                            | O   | Reset output signal                                    | P07         | High   |                    |
| CCS_IOTENSU                           | I   | Initial setting pin                                    | P22         | -      |                    |
| CCS_SENYU0                            | I   | Initial setting pin                                    | P23         | -      |                    |
| CCS_SENYU1                            | I   | Initial setting pin                                    | P24         | -      |                    |
| CCS_ERRZ                              | O   | Operation check LED                                    | P25         | Low    |                    |
| CCS_RUNZ                              | O   | Operation check LED                                    | P26         | Low    |                    |
| CCS_STATION_NO_0-<br>CCS_STATION_NO_7 | I   | Station no. setting switch input                       | P70-P77     | -      |                    |
| CCS_LNKRUNZ                           | O   | Link run LED control output                            | P50         | Low    |                    |
| CCS_REFSTB                            | O   | Interrupt signal                                       | P10         | High   |                    |
| CCS_WDTZ                              | I   | Watchdog timer input                                   | P13         | Low    | Hi-Z (Low)         |
| CCS_RDLEDZ                            | O   | Receive data LED control output                        | P51         | Low    |                    |
| CCS_RD                                | I   | Communications circuit data reception pin              | P53         | -      |                    |
| CCS_SD                                | O   | Communications circuit data transmission pin           | P54         | -      |                    |
| CCS_SDLEDZ                            | O   | Operation check LED                                    | RP00        | Low    |                    |
| CCS_SDGATEON                          | O   | Communication circuit transmit data & gate control pin | P52         | High   |                    |
| CCS_BS1                               | I   | Baud rate setting switch input                         | RP02        | -      | Hi-Z (High)        |
| CCS_BS2                               | I   | Baud rate setting switch input                         | RP03        | -      |                    |
| CCS_BS4                               | I   | Baud rate setting switch input                         | RP04        | -      |                    |
| CCS_BS8                               | I   | Baud rate setting switch input                         | RP05        | -      |                    |
| CCS_FUSEZ                             | I   | Fuse cutting input signal                              | P36         | Low    |                    |
| CCM_CLK80M <sup>Note2</sup>           | I   | CC-Link clock input port (80 MHz)                      | -           | -      | -                  |

**Notes 1.** Hi-Z for R-IN32M3-EC and hi-Z (High) for R-IN32M3-CL.

**2.** This pin is shared with the pin for CC-Link intelligent device station.



## 2.3.17 System Pins

(1/2)

| Pin Name                    | I/O | Function  | Active | Level during Reset                              |
|-----------------------------|-----|---|--------|---|
| XT1                         | I   | Clock input pins  | -      | -   |
| XT2                         | I/O | OSCTH = 1: Oscillator is in use.<br>XT1 and XT2 are respectively connected to GND and oscillator.<br>OSCTH = 0: Resonator is in use.<br>XT1 and XT2 are connected to resonator. | -      | -   |
| RESETZ                      | I   | Reset input   | Low    | -   |
| HOTRESETZ <sup>Note1</sup>  | I   | Hot reset input   | Low    | -   |
| PONRZ                       | I   | Internal RAM power-on reset input   | Low    | -   |
| OSCTH                       | I   | External clock input mode setting<br>0: Resonator using mode<br>1: External clock input mode  | High   | -   |
| JTAGSEL                     | I   | JTAG pin operating mode setting<br>0: Cortex-M3 JTAG mode<br>1: B-SCAN JTAG mode  | -      | -   |
| RSTOUTZ                     | O   | External reset output   | Low    | Low   |
| CLKOUT25M0 <sup>Note1</sup> | O   | PHY clock output  | -      | Oscillation source is passed through these pins |
| CLKOUT25M1 <sup>Note1</sup> | O   | PHY clock output  | -      |   |
| PLL_VDD                     | -   | PLL power supply (1.0 V)  | -      | -   |
| PLL_GND                     | -   | PLL ground level (GND)  | -      | -   |
| VDD33                       | -   | I/O power supply (3.3 V)  | -      | -   |
| VDD10                       | -   | Internal power supply (1.0 V)   | -      | -   |
| GND                         | -   | Power supply ground level (GND)   | -      | -   |
| VDDQ_MII <sup>Note1</sup>   | -   | Ethernet I/O power supply (3.3 V)   | -      | -   |

(2/2)

| Pin Name                      | I/O | Function   | Active | Level during Reset |
|-------------------------------|-----|--|--------|--------------------|
| LX <sup>Note2</sup>           | O   | 1.5-V output for on-chip regulator                 | -      | -                  |
| EXTRES <sup>Note2</sup>       | -   | Reference resistor connecting pin for on-chip PHY  | -      | -                  |
| P0VDDARXTX <sup>Note2</sup>   | -   | Analog power supply for Rx/Tx pin (1.5 V) - port 0 | -      | -                  |
| P1VDDARXTX <sup>Note2</sup>   | -   | Analog power supply for Rx/Tx pin (1.5 V) - port 1 | -      | -                  |
| VDDACB <sup>Note2</sup>       | -   | Analog power supply for on-chip PHY (3.3 V)        | -      | -                  |
| AGND <sup>Note2</sup>         | -   | Analog ground level for on-chip PHY (GND)          | -      | -                  |
| VDD15 <sup>Note2</sup>        | -   | Power supply for on-chip PHY (1.5V)                | -      | -                  |
| VDDAPLL <sup>Note2</sup>      | -   | Analog core power supply for on-chip PHY (1.5V)    | -      | -                  |
| VSSAPLLCB <sup>Note2</sup>    | -   | Analog core ground level for on-chip PHY (GND)     | -      | -                  |
| VDD33ESD <sup>Note2</sup>     | -   | Analog test power supply for on-chip PHY (3.3 V)   | -      | -                  |
| AVDD_REG <sup>Note2</sup>     | -   | Analog power supply for on-chip regulator (3.3 V)  | -      | -                  |
| AGND_REG <sup>Note2</sup>     | -   | Analog ground level for on-chip regulator (GND)    | -      | -                  |
| BVDD <sup>Note2</sup>         | -   | Power supply for on-chip regulator (3.3 V)         | -      | -                  |
| BGND <sup>Note2</sup>         | -   | Ground level for on-chip regulator (GND)           | -      | -                  |
| FB <sup>Note2</sup>           | I   | Feedback input for on-chip regulator               | -      | -                  |
| VDDQ_PECL_B0 <sup>Note2</sup> | -   | PECL buffer power supply (3.3 V)                   | -      | -                  |
| VDDQ_PECL_B1 <sup>Note2</sup> | -   | PECL buffer power supply (3.3 V)                   | -      | -                  |

**Notes 1. Only applies to R-IN32M3-CL.**

**2. Only applies to R-IN32M3-EC.**

## 2.3.18 Test Pins

| Pin Name                 | I/O | Function                  | Active | Level during Reset |
|--------------------------|-----|---------------------------|--------|--------------------|
| TMODE0-TMODE2            | I   | Test mode select pin      | -      | -                  |
| TMS                      | I/O | Mode select signal        | -      | -                  |
| TDI                      | I   | Serial data input         | -      | -                  |
| TDO                      | O   | Serial data output        | -      | -                  |
| TRSTZ                    | I   | Reset signal              | Low    | -                  |
| TCK                      | I   | Clock signal (JTAG clock) | -      | -                  |
| TMC1                     | I   | Renesas test pins         | -      | -                  |
| TMC2                     | I   |                           | -      | -                  |
| ATP <sup>Note</sup>      | I   |                           | -      | -                  |
| TEST1 <sup>Note</sup>    | I   |                           | -      | -                  |
| TEST2 <sup>Note</sup>    | I   |                           | -      | -                  |
| TEST3 <sup>Note</sup>    | I   |                           | -      | -                  |
| TESTOUT5 <sup>Note</sup> | O   |                           | -      | -                  |

**Note: Only applies to R-IN32M3-EC.**

## 2.3.19 Operating Mode Setting Pins

| Pin Name    | I/O | Function   | Active | Level during Reset |
|-------------|-----|--|--------|--------------------|
| BOOT1-BOOT0 | I   | Boot mode select<br>00: External memory boot<br>01: External serial flash ROM boot<br>10: External MCU boot<br>11: Instruction RAM boot (only available for debugging) | -      | -                  |
| MEMIFSEL    | I   | External memory interface select<br>0: Slave memory interface<br>1: External MCU interface   | -      | -                  |
| BUS32EN     | I   | External memory interface bus width select<br>0: 16-bit bus<br>1: 32-bit bus   | -      | -                  |
| HIFSYNC     | I   | External MCU interface operation mode select<br>0: Asynchronous SRAM interface<br>1: Synchronous SRAM interface  | -      | -                  |
| HWRZSEL     | I   | External MCU interface HWRZ/HBENZ select<br>0: Used as HBENZ<br>1: Used as HWRZ  | -      | -                  |
| MEMCSEL     | I   | Internal memory controller select port<br>0: Asynchronous SRAM memory controller<br>1: Synchronous burst access memory controller                                      | -      | -                  |
| ADMUXMODE   | I   | Multiplexing of address and data lines<br>0: Separated address and data lines<br>1: Multiplexed address and data lines   | -      | -                  |

The combinations of available operating mode setting pins in this product are as follows.

| Boot Mode                 | External Memory Boot   |        |             |        | External MCU Boot      |        |             |        | External Serial Flash ROM Boot |        |             |        |                        |        |             |        |
|---------------------------|------------------------|--------|-------------|--------|------------------------|--------|-------------|--------|--------------------------------|--------|-------------|--------|------------------------|--------|-------------|--------|
| External Memory Interface | Slave Memory Interface |        |             |        | External MCU Interface |        |             |        | Slave Memory Interface         |        |             |        | External MCU Interface |        |             |        |
| MEMC Type                 | Asynchronous           |        | Synchronous |        | Asynchronous           |        | Synchronous |        | Asynchronous                   |        | Synchronous |        | Asynchronous           |        | Synchronous |        |
| External Bus Width        | 16-bit                 | 32-bit | 16-bit      | 32-bit | 16-bit                 | 32-bit | 16-bit      | 32-bit | 16-bit                         | 32-bit | 16-bit      | 32-bit | 16-bit                 | 32-bit | 16-bit      | 32-bit |
| BOOT1-0                   | 00                     | 00     | 00          | 00     | 10                     | 10     | 10          | 10     | 01                             | 01     | 01          | 01     | 01                     | 01     | 01          | 01     |
| MEMIFSEL                  | 0                      | 0      | 0           | 0      | 1                      | 1      | 1           | 1      | 0                              | 0      | 0           | 0      | 1                      | 1      | 1           | 1      |
| MEMCSEL                   | 0                      | 0      | 1           | 1      | 0                      | 0      | 1           | 1      | 0                              | 0      | 1           | 1      | 0                      | 0      | 1           | 1      |
| BUS32EN                   | 0                      | 1      | 0           | 1      | 0                      | 1      | 0           | 1      | 0                              | 1      | 0           | 1      | 0                      | 1      | 0           | 1      |
| HIFSYNC                   | 0                      | 0      | 0           | 0      | Note1                  | Note1  | 1           | 1      | 0                              | 0      | 0           | 0      | Note1                  | Note1  | 1           | 1      |
| HWRZSEL                   | 0                      | 0      | 0           | 0      | Note2                  | Note2  | 0           | 0      | 0                              | 0      | 0           | 0      | Note2                  | Note2  | 0           | 0      |
| ADMUXMODE                 | 0                      | 0      | 1           | 1      | 0                      | 0      | 1           | 1      | 0                              | 0      | 1           | 1      | 0                      | 0      | 1           | 1      |

**Caution:** Any combination of operating mode setting pins other than the above is prohibited.

**Notes 1.** The mode of the external MCU interface is selectable by the level on the HIFSYNC pin.

HIFSYNC = 0: Asynchronous SRAM interface mode

HIFSYNC = 1: Synchronous SRAM interface mode

For details, see section 11, External MCU Interface, in the R-IN32M3 Series User's Manual (Peripheral Modules).

**2.** The external MCU interface HWRZ or HBENZ is selectable by the level on the HWRZSEL pin.

For details, see section 2.3.3, External Memory Interface Pins.

**Remarks 1.** The combination of operating-mode setting pins used to select booting for instruction RAM (BOOT1-0 = 11) is the same as that for booting from external memory (BOOT1-0 = 00).

**2. Asynchronous:** Asynchronous SRAM memory controller (MEMCSEL = 0)

**Synchronous:** Synchronous burst access memory controller (MEMCSEL = 1)

## 2.4 Buffer Types and Recommended Connections for Unused Pins

### 2.4.1 Ethernet Pins

#### (1) PHY Interface Pins

**Caution: Only applies to R-IN32M3-CL.**

| Pin Name    | I/O | Interface                                  | Recommended Connection when Not in Use |
|-------------|-----|--|--|
| ETH0_TXC    | I   | Input buffer (3.3 V)                       | Connect to GND                         |
| ETH0_GTXC   | O   | BID_BUF (3.3 V_GMII_MII)_with_IOLH_Control | Open                                   |
| ETH0_TXEN   |     |  |  |
| ETH0_TXER   |     |  |  |
| ETH0_TXD0-  |     |  |  |
| ETH0_TXD7   |     |  |  |
| ETH0_GE_INT | I   | Input buffer (3.3 V)                       | Connect to GND                         |
| ETH0_RXC    | I   | BID_BUF (3.3 V_GMII_MII)_with_IOLH_Control | Connect to GND                         |
| ETH0_RXDV   |     |  |  |
| ETH0_RXER   |     |  |  |
| ETH0_RXD0-  |     |  |  |
| ETH0_RXD7   |     |  |  |
| ETH0_CRS    | I   | Input buffer (3.3 V)                       | Connect to GND                         |
| ETH0_COL    |     |  |  |
| ETH1_TXC    |     |  |  |
| ETH1_GTXC   | O   | BID_BUF (3.3 V_GMII_MII)_with_IOLH_Control | Open                                   |
| ETH1_TXEN   |     |  |  |
| ETH1_TXER   |     |  |  |
| ETH1_TXD0-  |     |  |  |
| ETH1_TXD7   |     |  |  |
| ETH1_GE_INT | I   | Input buffer (3.3 V)                       | Connect to GND                         |
| ETH1_RXC    | I   | BID_BUF (3.3 V_GMII_MII)_with_IOLH_Control | Connect to GND                         |
| ETH1_RXDV   |     |  |  |
| ETH1_RXER   |     |  |  |
| ETH1_RXD0-  |     |  |  |
| ETH1_RXD7   |     |  |  |
| ETH1_CRS    | I   | Input buffer (3.3 V)                       | Connect to GND                         |
| ETH1_COL    |     |  |  |
| ETH_MDC     | O   | Output buffer (3.3 V) 6 mA                 | Open                                   |
| ETH_MDIO    | I/O | I/O buffer (3.3 V) 6 mA                    | Connect to GND                         |

## (2) Media Interface Pins

**Caution: Only applies to R-IN32M3-EC.**

| Pin Name     | I/O | Interface                          | Recommended Connection when Not in Use |
|--------------|-----|------------------------------------|--|
| P0_RX_P      | I   | Management data interface (analog) | Open                                   |
| P0_RX_N      | I   |                                    |  |
| P1_RX_P      | I   |                                    |  |
| P1_RX_N      | I   |                                    |  |
| P0_TX_P      | O   | Management data interface (analog) | Open                                   |
| P0_TX_N      | O   |                                    |  |
| P1_TX_P      | O   |                                    |  |
| P1_TX_N      | O   |                                    |  |
| P0_SD_P      | I   | 3.3 -V PECL input buffer           | Connect to GND                         |
| P0_SD_N      | I   |                                    |  |
| P1_SD_P      | I   |                                    |  |
| P1_SD_N      | I   |                                    |  |
| P0_RD_P      | I   |                                    |  |
| P0_RD_N      | I   |                                    |  |
| P1_RD_P      | I   |                                    |  |
| P1_RD_N      | I   |                                    |  |
| P0_TD_OUT_P  | O   | 3.3-V PECL output buffer           | Open                                   |
| P0_TD_OUT_N  | O   |                                    |  |
| P1_TD_OUT_P  | O   |                                    |  |
| P1_TD_OUT_N  | O   |                                    |  |
| P0_FX_EN_OUT | O   | Output buffer (3.3 V) 12 mA        | Open                                   |
| P1_FX_EN_OUT | O   |                                    |  |

## 2.4.2 External Memory/ MCU Interface Pins

| Pin Name                                 | I/O | Interface                              | Recommended Connection when Not in Use |
|--|-----|--|--|
| BUSCLK                                   | O   | Output buffer (3.3 V) 9 mA             | Open                                   |
| CSZ0 / HCSZ                              | I/O | I/O buffer (3.3 V) 6 mA 50kΩ pull-up   | Open                                   |
| A2-A20 / HA2-HA20                        | I/O | I/O buffer (3.3 V) 6 mA 50kΩ pull-down | Open                                   |
| D0-D15 / HD0-HD15                        |     |  |  |
| RDZ / HRDZ                               | I/O | I/O buffer (3.3 V) 6 mA 50kΩ pull-up   | Open                                   |
| WRSTBZ / HWRSTBZ                         |     |  |  |
| WRZ0, WRZ1 / BENZ0, BENZ1 / HWRZ0, HWRZ1 |     |  |  |

## 2.4.3 System Pins

| Pin Name  | I/O | Interface   | Recommended Connection when Not in Use         |
|-----------|-----|---|--|
| NMIZ      | I   | Input buffer (3.3 V) Schmitt in, 50k $\Omega$ pull-up   | Connect to VDD33 (3.3 V)                       |
| XT1       | I   | Oscillator with EN                                      | Connect to GND                                 |
| XT2       | I/O |   | -  |
| RSTOUTZ   | O   | Output buffer (3.3 V) 6m A                              | Open   |
| RESETZ    | I   | Input buffer (3.3 V) Schmitt in                         | -  |
| PONRZ     |     |   |  |
| HOTRESETZ |     |   | Connect to VDD33 (3.3 V)                       |
| OSCTH     | I   | Input buffer (3.3 V) Schmitt in, 50k $\Omega$ pull-down | Set these pins according to the operating mode |
| JTAGSEL   |     |   |  |

## 2.4.4 Test Pins

| Pin Name                  | I/O | Interface   | REQUIRED Connection when Not in Use |
|---------------------------|-----|---|-------------------------------------|
| TMODE0-TMODE2             | I   | Input buffer (3.3 V) Schmitt in, 50k $\Omega$ pull-down | Connect to GND                      |
| TMS                       | I/O | I/O buffer (3.3 V) 6 mA 50k $\Omega$ pull-up            | Open                                |
| TDI                       | I   | Input buffer (3.3 V), 50k $\Omega$ pull-up              | Open                                |
| TDO                       | O   | 3-state output buffer (3.3 V) 6 mA                      | Open                                |
| TRSTZ                     | I   | Input buffer (3.3 V) Schmitt in, 50k $\Omega$ pull-up   | Open                                |
| TCK                       | I   | Input buffer (3.3 V), 50k $\Omega$ pull-down            | Open                                |
| TMC1                      | I   | (TMC1) input buffer (3.3 V) for TMC terminal            | Connect to GND                      |
| TMC2                      | I   | (TMC2) input buffer (3.3 V) for TMC terminal            | Connect to GND                      |
| ATP <sup>Note</sup>       | I   | Input buffer (3.3 V)                                    | Open                                |
| TEST1 <sup>Note</sup>     | I   | Input buffer (3.3 V)                                    | Connect to GND                      |
| TEST2 <sup>Note</sup>     | I   | Input buffer (3.3 V)                                    |                                     |
| TEST3 <sup>Note</sup>     | I   | Input buffer (3.3 V)                                    |                                     |
| TESTDOUT5 <sup>Note</sup> | O   | Output buffer (3.3 V)                                   | Open                                |

**Note: Only applies to R-IN32M3-EC.**



## 2.4.5 Port Pins

(1/2)

| Pin Name       | I/O | Interface   | Recommended Connection when Not in Use           |
|----------------|-----|---|--|
| P00-P07        | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither) | R-IN32M3-EC: Connect to GND<br>R-IN32M3-CL: Open |
| P10            | I/O | Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)  | Open   |
| P11-P17        | I/O | Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)   | Open   |
| P20-21, P25-26 | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither) | R-IN32M3-EC: Connect to GND<br>R-IN32M3-CL: Open |
| P22-24, 27     | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)                                      |  |
| P30, P31       | I/O | Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)  | Open   |
| P32-P36        | I/O | Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)   |  |
| P37            | I/O | Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)  |  |

(2/2)

| Pin Name     | I/O | Interface   | Recommended Connection when Not in Use           |
|--------------|-----|---|--|
| P40-P47      | I/O | Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)   | Open   |
| P50-P52      | I/O | Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)  |  |
| P53-P56      | I/O | 5V-tolerant I/O buffer 4 mA<br>50kΩ pull-up   |  |
| P57          | I/O | Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)   |  |
| P60, P65-P67 | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)                                      | R-IN32M3-EC: Connect to GND<br>R-IN32M3-CL: Open |
| P61-P64      | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V)<br>Load drive select function (6 mA, 12 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither) |  |
| P70-P77      | I/O | [R-IN32M3-EC]<br>I/O buffer (3.3 V) (6 mA)<br>[R-IN32M3-CL]<br>Programmable I/O buffer (3.3 V) (6 mA)<br>Resistor select function<br>(50kΩ pull-up or 50kΩ pull-down or neither)                                      | R-IN32M3-EC: Connect to GND<br>R-IN32M3-CL: Open |
| RP00-RP07    | I/O | Programmable I/O buffer (3.3 V)   | Open   |
| RP10-RP17    |     | Load drive select function (6 mA, 12 mA)  |  |
| RP20-RP27    |     | Resistor select function  |  |
| RP30-RP37    |     | (50kΩ pull-up or 50kΩ pull-down or neither)   |  |

### 2.4.6 Operation Mode Setting Pins

| Pin Name     | I/O | Interface                       | Recommended Connection when Not in Use         |
|--------------|-----|---------------------------------|--|
| BOOT0, BOOT1 | I   | Input buffer (3.3 V) Schmitt in | Set these pins according to the operating mode |
| MEMIFSEL     |     |                                 |  |
| BUS32EN      |     |                                 |  |
| HIFSYNC      |     |                                 |  |
| HWRZSEL      |     |                                 |  |
| MEMCSEL      |     |                                 |  |
| ADMUXMODE    |     |                                 |  |

### 2.4.7 CC-Link IE Field (Intelligent Device Station) Pin (R-IN32M3-CL Only)

| Pin Name      | I/O | Interface            | Recommended Connection when Not in Use |
|---------------|-----|----------------------|--|
| CCI_CLK2_097M | I   | Input buffer (3.3 V) | 2.097152-MHz clock input               |

**Caution:** This pin requires a clock input even when the CC-Link IE Field is not in use.

### 2.4.8 CC-Link Pins (Intelligent Device Station, Remote Device Station)

| Pin Name   | I/O | Interface            | Recommended Connection when Not in Use |
|------------|-----|----------------------|--|
| CCM_CLK80M | I   | Input buffer (3.3 V) | Connect to GND                         |

### 2.4.9 Trace Pins

| Pin Name                  | I/O | Interface                  | Recommended Connection when Not in Use |
|---------------------------|-----|----------------------------|--|
| TRACECLK                  | O   | Output buffer (3.3 V) 6 mA | Open                                   |
| TRACEDATA0-<br>TRACEDATA3 |     |                            |  |

## 3. Specifications

### 3.1 CPU (Cortex-M3)

An R-IN32M3 device incorporates a high-performance 32-bit processor (Arm Cortex-M3 core). This chapter explains information specific to R-IN32M3 products.

#### 3.1.1 CPU Core Information

The version of the Cortex-M3 core currently used in an R-IN32M3 is shown below.

More information about the architecture of the CPU can be obtained from:

<http://infocenter.arm.com/help/topic/com.arm.doc.set.cortexm/index.html>

| Product Name    | Revision       |
|-----------------|----------------|
| R-IN32M3 Series | Cortex-M3 r2p1 |

### 3.1.2 CPU Core Configuration

The Cortex-M3 of an R-IN32M3 has the following configurations.

| Category            | Configuration Item | Setting | Remark   |
|---------------------|--------------------|---------|--|
| Interrupts          | NUM_IRQ            | 128     | The number of IRQ interrupts to be input: 1 to 240 (NMI interrupts are counted separately) |
| Interrupt priority  | LVL_WIDTH          | 4       | Priority bit number 3 to 8 (8 to 256 priority levels)                                      |
| MPU                 | MPU_PRESENT        | Yes     | Presence of the memory protection unit   |
| Debug level         | DEBUG_LVL          | 3       | Debug level 1 to 3   |
| Trace level         | TRACE_LVL          | 2       | Trace level 0 to 2   |
| SW/SWJ-DP selection | JTAG_PRESENT       | SWJ-DP  | SWJ-DP is selected when JTAG access circuit is built in.                                   |
| Bit-band area       | BB_PRESENT         | Yes     | Presence of bit-banding  |

| Debug Level           | 1                                  | 2   | 3 (Settings in R-IN32M3)                      |
|-----------------------|------------------------------------|---|---|
| Function outline      | Minimum debug configuration        | Full Debug configuration (Data matching is not available) | Full debug configuration (with data matching) |
| Debugging halt        | Yes                                | Yes   | Yes   |
| Breakpoints           | 2 (Instruction)                    | 6 (Instruction)<br>2 (Literal)                            | 6 (Instruction)<br>2 (Literal)                |
| DWT comparator number | 1 (Data matching is not available) | 4 (Data matching is not available)                        | 4   |
| Flash patch function  | No                                 | Yes   | Yes   |

| Trace Level             | 0        | 1              | 2 (Settings in R-IN32M3) |
|-------------------------|----------|----------------|--------------------------|
| Function outline        | No trace | Standard trace | Full trace               |
| ITM and TPIU functions  | No       | Yes            | Yes                      |
| DWT trigger and counter | No       | Yes            | Yes                      |
| ETM function            | No       | No             | Yes                      |

**Caution: R-IN32M3 products do not support SLEEPDEEP mode. Do not set the SLEEPDEEP bit of the SCR register to 1.**

## 3.2 Gigabit Ethernet MAC

### 3.2.1 Features

- 1 port (by switching between two ports)
- 10BASE, 100BASE, 1000BASE MAC
- Supports 1000BASE-X Physical Coding Sublayer (PCS)
- Supports full-duplex and half-duplex communication modes
- Automatic pause packet transmission function
- Auto broadcast suspension in response to reception of a pause packet
- Supports MII/GMII interface

### 3.2.2 Switch Functions

Following switching features are provided in an R-IN32M3.

- Two-port interface
- Hardware switching, look-up and filtering
- QoS with frame prioritization
- Priority control based on VLAN Priority (IEEE802.1q), which enables priorities to be re-assigned
- Classification and assigning of priority based on Differentiated Services (DiffServ) Code Point Field of IP v.4 and Class of Service (CoS) in IP v.6
- Queue with four priority levels
- Multicasting and broadcasting
- VLAN frames
- Cut-through and hub features
- Device level ring (DLR)

### 3.3 EtherCAT Slave Controller Function (R-IN32M3-EC only)

The EtherCAT Slave Controller (ESC) uses the EtherCAT Slave Controller IP Core made by Beckhoff Automation GmbH, Germany.

The ESC handles EtherCAT communications by serving as an interface between EtherCAT field bus and slave applications.

Table 3.1 Features of the EtherCAT Slave Controller

| Feature                        | R-IN32M3-EC                          | ET1100                                   |
|--------------------------------|--------------------------------------|--|
| Ports                          | 2                                    | 2-4                                      |
| FMMUs                          | 8                                    | 8  |
| SyncManagers                   | 8                                    | 8  |
| RAM [Kbytes]                   | 8                                    | 8  |
| Distributed clocks             | 64 bits                              | 64 bits                                  |
| EBus                           | Not available                        | Available (0-4)                          |
| Process data interfaces (PDIs) | -                                    | -  |
| Digital I/O                    | Not available                        | Available                                |
| SPI slave                      | Not available                        | Available                                |
| Host CPU interface             | On-chip bus (external MCU interface) | 8 bits/16 bits, synchronous/asynchronous |

**Caution:** The register area (0E\_0000H-0E\_0F7FH) cannot be accessed from the external MPU interface (host CPU interface).

### 3.4 CC-Link IE Field (Intelligent Device Station) Function (R-IN32M3-CL only)

The CC-Link IE field intelligent device station has functionality equivalent to that of the dedicated CP220 communications LSI chips manufactured by Mitsubishi Electric Corporation.

The outline specifications of the CC-Link IE field are as follows. For detailed specifications on the CC-Link IE field network, visit the following CC-Link Partner Association website.

<https://www.cc-link.org/en/cclink/cclinkie/index.html>

Table 3.2 Outline Specifications of CC-Link IE Field

| Item                                | Specification                      |
|-------------------------------------|------------------------------------|
| Ethernet standards                  | IEEE802.3ab (1000BASE-T) compliant |
| Transfer rate                       | 1Gbps                              |
| Topology                            | Line, star, ring                   |
| Maximum number of connected units   | 254 modules                        |
| Maximum station-to-station distance | 100 m                              |



## 3.5 General DMA Controller

### 3.5.1 Features

- Number of channels: 4 independent channels
- Transfer data size
  - Independently selectable for source and destination
  - Size range: 8 to 512 bits
- Maximum number of transfer bytes:  $2^{32}-1$
- Channel priority control
  - Fixed priority mode
  - Round robin mode (The channel that last completed a transfer is shifted to the lowest priority position.)
- DMA transfer methods

The data used for DMA transfer is set in an internal register by using the following two modes.

  - Register mode:

DMA transfer is performed using the values set in the control registers of the DMA controller written by the CPU. This mode supports conventional general DMA transfer.
  - Link mode:

DMA transfer is performed according to a descriptor located in data RAM and external memory. The responsiveness of this mode is inferior to register mode because access of the descriptor occurs at every DMA transfer.
- Skip function

Continuous access size and skip space size can each be set for the areas that are accessed with DMA transfer. Following access of the set size, it is possible to skip to the next address to be accessed.
- Buffer data dump function

Then DMA is forced to stop, the function can dump the data stored in the buffer. After the dump, the DMA transfer is continued.
- Suspension function

The ongoing DMA transaction can be suspended.
- DMA transfers interval setting function

The DMA transfer interval can be specified to adjust the bus occupancy rate.
- Transfer mode
  - Single transfer mode

When a DMA transfer request is made, the right to use the bus is acquired and the bus is released each time a transfer is completed. After that, whenever a DMA transfer request is made, this operation is repeated until the numbers of transfers specified in the control register are completed.
  - Block transfer mode

When a DMA transfer request is made, the right to use the bus is acquired and data transfer is repeated until the numbers of transfers specified in the control register are completed. In this case, the bus is not occupied.

**Caution: Transfer 512-bit wide data requires the data to be aligned on a 512-bit boundary.**

## 3.6 DMA Controller for Real-time Port

### 3.6.1 Features

- Number of channels: 1
- Transfer data size
  - Independently selectable for source and destination
  - Size range: 8 to 128 bits
- Maximum number of transfer bytes:  $23^2-1$
- DMA transfer methods
  - Register mode:

DMA transfer is performed according to the control register in the DMA controller that is set from the CPU. The conventionally used General DMA transfer is supported.
  - Link mode:

DMA transfer is performed according to a descriptor located in data RAM and external memory. The responsiveness of this mode is inferior to register mode because the access of the descriptor occurs at every DMA transfer.
- SKIP function

A continuous access size and skip space size can be set respectively for the area to be accessed for DMA transfer. After space of the set continuous access size has been accessed, the function can skip space of the set discrete access size before accessing the next address.
- Buffer data dump function

When DMA is forced to stop, the function can dump the data stored in the buffer. After the dump, the DMA transfer is continued.
- Suspension function

The ongoing DMA transaction can be suspended.
- DMA transfers interval setting function

The DMA transfer interval can be specified to adjust the bus occupancy rate.
- Transfer mode
  - Single transfer mode

When a DMA transfer request is made, the right to use the bus is acquired and the bus is released each time a transfer is completed. After that, whenever a DMA transfer request is made, this operation is repeated until the numbers of transfers specified in the control register are completed.
  - Block transfer mode

When a DMA transfer request is made, the right to use the bus is acquired and data transfer is repeated until the numbers of transfers specified in the control register are completed. In this case, the bus is not occupied.

**Caution: Transfer 128-bit wide data requires the data to be aligned on a 128-bit boundary.**

## 3.7 Window Watchdog Timer

### 3.7.1 Features

- Operation mode after reset selectable by using start-up option
- Software triggered start mode
- Error mode options
  - Generates an NMI request on error detection
  - Generates a reset on error detection
- Window watchdog function
- Overflow interval time
  - 25MHz operation: 163  $\mu$ s to 5.36 s

### 3.8 Timer Array Unit

#### 3.8.1 Features

- 1 unit with 4 channels is provided
- 32-bit counter and 32-bit data registers per channel
- Independent channel operation
- Synchronous channel operation (master and slave operation)
- Generation of different types of output signals
- Counter can be triggered by an external signal
- Interrupt generation

| Independent Channel Operation                    | Synchronous Channel Operation          |
|--|--|
| Independent channel operation functions          | Synchronous channel operation function |
| Interval timer function                          | PWM output function                    |
| External input interval timer function           | /                                      |
| External event count function                    |  |
| Independent channel signal measurement functions |  |
| Overflow interrupt output function               |  |
| External input period count detection function   |  |
| External input pulse interval judgment function  |  |
| External input signal width judgment function    |  |
| Other independent channel function               |  |
| External input position detection function       |  |

-Supplementary note

Timers support prescaler options: count clock selectable from among four types of internal clocks as well as from an external clock. Each timer may be configured to PCLK frequency divided by  $2^0$  to  $2^{15}$ , and one clock may be configured to be further divided by 1 to 256.

## 3.9 Asynchronous Serial Interface

### 3.9.1 Features

- Full-duplex communication via built-in receive and transmit FIFOs
  - Internal 10-bit × 16 receive data FIFO
  - Internal 8-bit × 16 transmit data FIFO
- 2-pin configuration
  - Transmit data output pin
  - Receive data input pin
- Error detection functions
  - Rx parity error
  - Rx framing error
  - Tx data consistency error
- Tx FIFO overflow error
  - Rx FIFO overrun error
  - Rx timeout error
  - Rx BF receive error
- FIFO status information
  - Rx FIFO full/empty status
  - Tx FIFO empty/empty status
  - Rx FIFO fill level
  - Tx FIFO fill level
- Interrupt requests: 3
  - Transmission interrupt
  - Reception interrupt
  - Status interrupt
- Character length: 7 or 8 bits
- Parity options: odd, even, 0, none
- Transmission stop bits: 1 or 2 bits
- MSB-/LSB-first transfer selectable
- Transmit/receive data inverted input/output possible
- 13 to 20 bits selectable for the BF (Break Field) in the LIN (Local Interconnect Network) communication format
  - Recognition of 11 bits or more possible for BF reception in LIN communication format
  - BF reception flag provided
- BF reception can be detected during data communication
- Bus monitor function to keep data consistency of the transmit data
- Supported Baud rate: 300 to 12,500,000bps

Table 3.3 Baud Rate Generator Clocks Output (PCLK: 100 MHz)

| Baud Rate (bps) | Prescaler Clock (PRCLK)<br>Divisor "URTJnPRS" | Baud Rate Clock (BRCLK)<br>Divisor "URTJnBRS" | ERR (%) |
|-----------------|---|---|---------|
| 300             | 6   | 2604  | 0.01    |
| 600             | 5   | 2604  | 0.01    |
| 1200            | 4   | 2604  | 0.01    |
| 2400            | 3   | 2604  | 0.01    |
| 4800            | 2   | 2604  | 0.01    |
| 9600            | 1   | 2604  | 0.01    |
| 19200           | 0   | 2604  | 0.01    |
| 31250           | 0   | 1600  | 0.01    |
| 38400           | 0   | 1302  | 0.01    |
| 76800           | 0   | 651   | 0.01    |
| 115200          | 0   | 434   | 0.01    |
| 153600          | 0   | 326   | -0.15   |
| 312500          | 0   | 160   | 0.00    |
| 1000000         | 0   | 50  | 0.00    |
| 2000000         | 0   | 25  | 0.00    |
| 2500000         | 0   | 20  | 0.00    |
| 5000000         | 0   | 10  | 0.00    |
| 6250000         | 0   | 8   | 0.00    |
| 10000000        | 0   | 5   | 0.00    |
| 12500000        | 0   | 4   | 0.00    |

## 3.10 Clocked Serial Interface

### 3.10.1 Features

- Three-wire serial synchronous data transfer
- Master mode and slave mode selectable
- Multiple slaves configuration plus RCB (Recessive Configuration for Broadcasting) thanks to two configurable chip select output signals
- Built-in baud rate generator
- Adjustable baud rate; in slave mode it is determined by the input clock
- Maximum transmission speed: (at 100 MHz PCLK operation)
  - in master mode: PCLK/4 (25 MHz)
  - in slave mode: PCLK/6 (16.6 MHz)
- Phase of clock and data selectable
- Data transfer with MSB or LSB first selectable
- Transfer data length selectable from 7 to 16 bits in 1-bit increments
- Extended data length (EDL) function for transferring more than 16 bits of data
- Three selectable transfer modes:
  - Transmission mode
  - Reception mode
  - Transmission and reception mode
- Error detection (data consistency check, parity, timeout, overflow, overrun)
- Full support of job concept
- 128 words I/O buffer memory
- Memory mode selectable (FIFO, dual buffer, Tx-only buffer, direct access)
- Four different interrupt request signals
  - communication interrupt
  - reception interrupt
  - error interrupt
  - job completion interrupt
- Loop back mode (LBM) function for self-test

## 3.11 I2C Bus

### 3.11.1 Features

- Operating mode
  - Standard mode (serial clock frequency: 100 kHz max.)
  - Fast mode (serial clock frequency: 400 kHz max.)
- Transfer mode
  - Single transfer mode
  - Continuous transfer mode
- Pin configuration
  - Serial clock pin
  - Serial transmit/receive data pin
- Interrupt request signal
  - Data transmit/receive interrupt request signal
  - Status interrupt request signal
- Communication data length
  - 8 bits
- Multi master support
  - Multiple masters can control the bus simultaneously.
- Serial clock signal level width
  - Serial clock signal (SCLn) high- and low-level pulse width can be changed.
- Automatic detection
  - Start and stop conditions can be detected automatically



### 3.12 CC-Link Function

The outline specifications of CC-Link are as follows.

Please refer to the following URL for the additional details of CC-Link.

<https://www.cc-link.org/en/>

Table 3.4 CC-Link Outline Specifications

| Item   | Specification   |
|--|---|
| Version  | Ver.1.10 and Ver.2.00   |
| Supported stations   | Intelligent device station and Remote device station                                      |
| Maximum number of link points                                  | Remote I/O: 8192 points each, Remote register: 2048 words                                 |
| Total number of slave stations                                 | 64 units  |
| Communication speed and maximum overall cable extension length | 10 Mbps: 100 m<br>5 Mbps: 160 m<br>2.5 Mbps: 400 m<br>625 kbps: 900 m<br>156 kbps: 1200 m |
| Communication system   | Broadcast polling system  |

**Caution: To use a remote device station, it is necessary to connect CCS\_REFSTB pin (P10) to a port pin with the external interrupt function (INTPZ).**

### 3.13 CAN Controller

#### 3.13.1 Features

- Compliant with ISO-11898
- Standard frame and extended frame transmission/reception enabled
- Transfer rate: 1 Mbps max.
- 64 message buffers per channel
- Receive/transmit history list function (can be set individually for each message buffer)
- Automatic block transmission function
- Multi-buffer receive block function
- Mask setting of 8 patterns is possible for each channel, applicable for data and remote frames
- Data bit time, communication baud rate and sample point can be controlled
  - For example: 66.7%, 70.0%, 75.0%, 80.0%, 81.3%, 85.0%, 87.5%
  - Baud rates in the range of 10 kbps up to 1 Mbps can be configured
- Enhanced features:
  - Each message buffer can be configured to operate as a transmit or a receive message buffer
  - A transmission request can be aborted by clearing the Transmit-Request flag of the relevant message buffer. Supported by Transmission Abort Interrupt, on successful abortion.
  - Automatic block transmission operation mode (ABT)
  - Time stamp function in collaboration with timers capture channels
  - A centralized global data update bit monitor register makes it possible to check all data update bits from one location

### 3.14 External MCU Interface

The external MCU interface is used to connect external MCUs. It functions both as an I/O port and an interface with external memory. The pin for the external MCU interface also functions for the external memory interface. The external MCU interface can be used when the high level is applied to the MEMIFSEL pin. After the power for the module is turned on, the level of the pin needs to be determined before the module is released from a reset state. This module does not support dynamic switching of levels.

#### 3.14.1 Features

##### (1) External MCU interface

- Interface system
  - Asynchronous SRAM with wait control (for reading and writing)
  - Page ROM reading with wait control
- Synchronous relationship (set up with the HIFSYNC pin)
  - HBUSCLK synchronous mode (max. 50 MHz), asynchronous mode

**Caution: Drive the HBUSCLK pin to low when asynchronous mode is to be used.**

- Bus width (set up with the BUS32EN pin)
  - 32 bits / 16 bits

**Remark: The module does not support 8-bit bus width.**

- Transfer data size
  - 32 bits / 16 bits / 8 bits
- Buffers
  - Write buffer: Two stages (synchronous mode is selected) or one stage (asynchronous mode is selected)
  - Read buffer: Advance reading of up to 32 bytes is possible.
- Transfer type
  - Single transfer
  - Page read transfer
- Timing control function

**(2) AHB master port function**

- AMBA Ver. 2.0 compliant
  - 32-bit AHB-Lite
  - Little endian fixed
- Address conversion
  - 4-Gbyte resource in the AHB memory area can be assigned as the area for the external MCU interface
- Bus sizing
  - External 16-bit => 32-bit
- Error response
  - Outputs an interrupt request HERROUTZ in response to reception of an error
  - Access information which involves the error source is stored in the register

**(3) Status check function**

- Check status of:
  - Internal reset (available in synchronous/asynchronous SRAM interface mode)
  - The HIFSYNC pin, the BUS32EN pin

### 3.15 Asynchronous SRAM Memory Controller

The asynchronous SRAM memory controller is connectable to external paged ROM, ROM, and SRAM through a 16- or 32-bit bus. It is also connectable to peripheral devices compliant with the SRAM interface.

The pin functions for the asynchronous SRAM memory controller are multiplexed with those for the synchronous burst access memory controller and the external MCU interface, and the asynchronous controller can be used when the low level is applied to both the MEMCSEL and MEMIFSEL pins.

When both the BOOT0 and BOOT1 pins are at the low level, booting is from the memory connected to CSZ0.

#### 3.15.1 Features

- Memory controller supporting page ROM, ROM, SRAM
- 32- or 16-bit data Bus
- Static memory control
  - SRAM and I/O connection
  - Page ROM connection (CSZ0 only)
  - Four chip select signals are available (CSZ0-CSZ3)
    - CSZ0: page ROM / SRAM: 1000 0000H-13FF\_FFFFH (64 Mbytes)
    - CSZ1: SRAM only: 1400 0000H-17FF\_FFFFH (64 Mbytes)
    - CSZ2: SRAM only: 1800 0000H-1BFF\_FFFFH (64 Mbytes)
    - CSZ3: SRAM only: 1C00 0000H-1FFF\_FFFFH (64 Mbytes)
- Programmable wait
  - Address setup wait
  - Data wait
  - Write recovery wait
  - Idle wait

### 3.16 Synchronous Burst Access Memory Controller

The synchronous burst access memory controller can be used to connect external page ROM, ROM, SRAM, PSRAM, NOR-Flash, and peripheral devices with an interface similar to the SRAM interface via the 32/16-bit bus.

By setting the ADMUXMODE pin to high level, the address signals can be multiplexed to be output from data pins.

The synchronous burst access memory controller and asynchronous SRAM memory controller share external microcontroller interface pins. Using these pins for the synchronous burst access memory controller is selected when the MEMCSEL pin outputs a high level and the MEMIFSEL pin outputs a low level.

The CPU is booted from the memory connected to CSZ0 when the BOOT0 pin outputs a low level and the BOOT1 pin outputs a high level.

#### 3.16.1 Features

- Memory controller supporting page ROM, ROM, SRAM (synchronous /asynchronous), PSRAM and NOR-Flash
- 32- or 16-bit data bus
- Address / data multiplex feature

**Remark: Page access is possible only when performing asynchronous access in separate bus mode.**

- Static memory control
  - External connection of SRAM (synchronous, asynchronous) and other peripheral devices with an interface similar to the SRAM interface
  - Four chip select signals are available (CSZ0-CSZ3)
    - CSZ0: 1000\_0000H-13FF\_FFFFH (64 Mbytes)
    - CSZ1: 1400\_0000H-17FF\_FFFFH (64 Mbytes)
    - CSZ2: 1800\_0000H-1BFF\_FFFFH (64 Mbytes)
    - CSZ3: 1C00\_0000H-1FFF\_FFFFH (64 Mbytes)

**Remark: Chip select areas can be assigned to the area between addresses 1000\_0000H - 1FFF\_FFFFH by using the SMADSEL register (specified in 16-MB units).**

- Programmable wait
- Memory access frequency (by dividing 100 MHz signal by 2 to 6)
- Up to four wait state signals available (WAITZ, WAITZ1 to WAITZ3)

### 3.17 Instruction RAM

The instruction RAM is 768 Kbytes of memory that can be accessed from I-code AHB, D-code AHB, DMAC or an external MCU.

#### 3.17.1 Features

- 128-bit (32-bit × 4) read buffer
- Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer.  
latency is 1 in write access.
- AHB bus width: 32 bits
- RAM data bus width: 128 bits (without ECC circuit)
- Transfer size: 16- or 32-bit transfer selectable
  - Burst transfer: single burst transfer, burst transfer of the required length, burst transfer of the fixed length (INCR4/8/16, WRAP4/8/16)
- Little endian fixed
- ECC response: 1-bit error correction, 2-bit error detection

#### 3.17.2 Read Buffer

- 128-bit (32bit × 4) read buffer
- Response to the AHB involves no waiting in the case of hitting the read buffer
- Clear the data in the read buffer when a 2-bit ECC error occurs.
- A 2-bit ECC error at the time of the read response generates an ECC error interrupt.

#### 3.17.3 Write Interface

- When 16-bit write access arises, write to the RAM in 32-bit units through two consecutive rounds of access.
- When 8-bit write access arises, return an error response.

**Caution: Write access by an external MCU in 16-bit units may occur. The specification assumes that such access to the RAM will always proceed two consecutive times (for the writing of data in 32-bit units).**

### 3.18 Data RAM

The internal data RAM is a 512-Kbyte RAM that can be accessed from the AHB and Header Endec (communication bus).

#### 3.18.1 Features

- AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access).
- Communication bus latency: latency is 1 in read and write access
- Arbitration of access when contention arises: Round robin
- AHB bus width: 32 bits
- Communication bus width: 128 bits
- RAM bus width: 128 bits (without ECC circuit)
- AHB transfer size: 8/16/ 32-bit selectable
- Communication bus transfer size: 8/16/32/128-bit selectable
- Burst transmission: single burst transfer, burst transfer of the required length, burst transfer of the fixed length (INCR4/8/16, WRAP4/8/16)
- Little endian fixed
- ECC response: 1-bit error correction, 2-bit error detection



### 3.19 Buffer RAM

Buffer RAM is 64KByte of memory that can be accessed by the AHB and communication bus.

#### 3.19.1 Features

- Communication-bus latency: latency is 1 in read and write access
- Arbitration of access when contention arises: Fixed priority (the communication bus is given priority)
- Communication bus width: 128 bits
- RAM bus width: 128 bits (without ECC circuit)
- Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable
- ECC response: 1-bit error correction, 2-bit error detection

## 3.20 Hardware Real-time OS

The Hardware Real-time OS supports 30 types of system-calls including event, semaphore and mailbox.

### 3.20.1 Outline of Features

#### -Task Scheduler

- Hardware ISR: 32 routines selectable from 128 interrupt sources
- Number of contexts elements: 64
- Number of semaphore identifiers: 128
- Number of event identifiers: 64
- Number of mailbox identifiers: 64
- Number of mailbox elements: 192
- Number of context priority levels: 16

#### -Hardware Function Manager

#### -Internal DMA

#### -Buffer allocator

#### -Header EnDec

**Remark:** The hardware real-time OS can be controlled by using the  $\mu$ ITRON system calls provided by the sample driver. For how to use the driver, see the R-IN32M3 Series Programming Manual (OS).




Figure 3.1 Structure of Hardware Real-time OS

## 3.21 Port Functions

### 3.21.1 Features

- 96 I/O ports
- Shared with I/O ports of other peripheral circuits
- Ports can be designated as input or output on 1-bit basis

**Cautions 1: Switching from a signal for a peripheral module that is multiplexed with a port pin to port mode might lead to a spike, depending on the state of the pin at the time.**

**The following general countermeasure for spikes should therefore be implemented in software.**

- **Switch the pin function while the peripheral function is stopped.**
- **If the multiplexed pin function in use is an interrupt signal, clear the interrupt request flag and then remove masking of the interrupt.**
- **Only switch the mode after the output value is fixed.**

**2: Do not externally apply an intermediate voltage to input buffers because these buffers do not implement through-current countermeasures.**

### 3.21.2 Port Configuration

The R-IN32M3-EC incorporates eight 3-state I/O ports and four real-time control ports. Input or output mode can be specified for ports in 1-bit units. The basic structure of ports is the 8-bit unit, but ports P0x-P3x, P4x-P7x, and RP0x-RP3x (x = 0-7) can also be grouped to enable reading and writing in 32-bit units. The real-time port pins (RP00 to RP37) can be used for input and output in synchronization with interrupt signals.

Each port allows access in 8-, 16-, or 32-bit access depending on the setting of the corresponding register.

## 4. Electrical Specifications

### 4.1 Terminology

Table 4.1 Terms Used in Absolute Maximum Ratings

| Parameter                     | Symbol    | Meaning  |
|-------------------------------|-----------|--|
| Power supply voltage          | $V_{DD}$  | Indicates the voltage range within which damage or reduced reliability will not result when power is applied to a $V_{DD}$ pin.                                |
| Input voltage                 | $V_I$     | Indicates the voltage range within which damage or reduced reliability will not result when power is applied to an input pin.                                  |
| Output voltage                | $V_O$     | Indicates the voltage range within which damage or reduced reliability will not result when power is applied to an output pin.                                 |
| Output current                | $I_O$     | Indicates the absolute tolerance value for DC current to prevent damage or reduced reliability when a current flows out of or into an output pin.              |
| Operating ambient temperature | $T_A$     | Indicates the ambient temperature range for normal logic operations.   |
| Storage temperature           | $T_{stg}$ | Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current is being applied to the device. |

Table 4.2 Terms Used in Recommended Operating Range Ratings

| Parameter                | Symbol                                   | Meaning   |
|--------------------------|--|---|
| Power supply voltage     | $V_{DD}$                                 | Indicates the voltage range for normal logic operations that occur when $V_{SS} = 0$ V.   |
| Input voltage, high      | $V_{IH}$                                 | Indicates the voltage, which is applied to the input pins of R-IN32M3, is the voltage indicates that the high level state for normal operation of the input buffer.<br>-If a voltage that is equal to or greater than the "Min." value is applied, the input voltage is guaranteed as a high level voltage. |
| Input voltage, low       | $V_{IL}$                                 | Indicates the voltage, which is applied to the input pins of R-IN32M3, is the voltage indicates that the low level state for normal operation of the input buffer.<br>-If a voltage that is equal to or less than the "Max." value is applied, the input voltage is guaranteed as a low level voltage.      |
| Positive trigger voltage | $V_P$                                    | Indicates the input level at which the output level is inverted when the input to R-IN32M3 is changed from the low-level side to the high-level side.   |
| Negative trigger voltage | $V_N$                                    | Indicates the input level at which the output level is inverted when the input to R-IN32M3 is changed from the high-level side to the low-level side.   |
| Hysteresis Voltage       | $V_H$                                    | Indicates the differential between the positive trigger voltage and the negative trigger voltage.   |
| Input rise time          | $t_{ried}$ ,<br>$t_{ric}$ ,<br>$t_{ris}$ | Indicates the limit value for the time period when an input voltage applied to R-IN32M3 rises from 10% to 90%. $t_{ried}$ , $t_{ric}$ , and $t_{ris}$ each indicate the input rise time for the data clock and Schmitt buffer.  |
| Input fall time          | $t_{fid}$ ,<br>$t_{fic}$ ,<br>$t_{fis}$  | Indicates the limit value for the time period when an input voltage applied to R-IN32M3 falls from 90% to 10%. $t_{fid}$ , $t_{fic}$ , and $t_{fis}$ each indicate the input fall time for the data clock and Schmitt buffer.   |

Table 4.3 Terms Used for DC Characteristics

| Parameter                    | Symbol   | Meaning  |
|------------------------------|----------|--|
| Off-state output current     | $I_{OZ}$ | Indicates the current that flows from the power supply pins when the rated power supply voltage is applied when a 3-state output has high impedance. |
| Output short circuit current | $I_{OS}$ | Indicates the current that flows when the output pins are shorted (to GND pins) when output is at high level.  |
| Input leakage current        | $I_{LI}$ | Indicates the current that flows via an input pin when a voltage is applied to that pin.   |
| Output current, low          | $I_{OL}$ | Indicates the current that flows to the output pins when the rated low-level output voltage is being applied.  |
| Output current, high         | $I_{OH}$ | Indicates the current that flows from the output pins when the rated high-level output voltage is being applied.                                     |
| Output voltage, low          | $V_{OL}$ | Indicates the output voltage at low level and when the output pin is open.   |
| Output voltage, high         | $V_{OH}$ | Indicates the output voltage at high level and when the output pin is open.  |

## 4.2 Absolute Maximum Ratings

Table 4.4 Absolute Maximum Ratings

| Parameter                           | Symbol    | Conditions                                   | Ratings      | Unit |
|-------------------------------------|-----------|--|--------------|------|
| Power supply voltage                | $V_{DD}$  | 1.0V type                                    | -0.5 to +1.4 | V    |
|                                     |           | 1.5 V type <R>                               | -0.5 to +2.0 | V    |
|                                     |           | 3.3 V type                                   | -0.5 to +4.6 | V    |
| I/O voltage                         | $V_I/V_O$ | 3.3 V buffer $V_I/V_O < V_{DD} + 0.5V$       | -0.5 to +4.6 | V    |
|                                     |           | 5V-Tolerant buffer $V_I/V_O < V_{DD} + 3.0V$ | -0.5 to +6.6 | V    |
| Output current (3.3 V buffer)       | $I_O$     | 6 mA type                                    | 15           | mA   |
|                                     |           | 12 mA type                                   | 25           | mA   |
| Output current (5V-Tolerant buffer) | $I_O$     | 4 mA type                                    | 10.35        | mA   |
| Operating ambient temperature       | $T_A$     | -  | -40 to +85   | °C   |
| Storage temperature                 | $T_{stg}$ | -  | -65 to +125  | °C   |

**Caution:** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark:** 3.3 V must be applied to the I/O pins only after applying the power supply voltage.

### 4.3 Recommended Operating Conditions

Table 4.5 Recommended Operating Conditions

| Parameter                            | Symbol            | Conditions             | MIN. | TYP. | MAX.                  | Unit |
|--------------------------------------|-------------------|------------------------|------|------|-----------------------|------|
| Power supply voltage                 | V <sub>DD</sub>   | 1.0 V power supply     | 0.9  | 1.0  | 1.1                   | V    |
|                                      |                   | 1.5 V power supply <R> | 1.35 | 1.5  | 1.65                  | V    |
|                                      |                   | 3.3 V power supply     | 3.0  | 3.3  | 3.6                   | V    |
| Negative trigger voltage             | V <sub>N</sub>    | 3.3 V buffer           | 0.6  | -    | 1.8                   | V    |
|                                      |                   | 5 V tolerant buffer    | 0.8  | -    | 1.1                   | V    |
| Positive trigger voltage             | V <sub>P</sub>    | 3.3 V buffer           | 1.2  | -    | 2.4                   | V    |
|                                      |                   | 5 V tolerant buffer    | 1.7  | -    | 2.2                   | V    |
| Hysteresis voltage                   | V <sub>H</sub>    | 3.3 V buffer           | 0.3  | -    | 1.5                   | V    |
|                                      |                   | 5 V tolerant buffer    | 0.9  | -    | 1.1                   | V    |
| Input voltage, low                   | V <sub>IL</sub>   | 3.3 V buffer           | -0.3 | -    | 0.8                   | V    |
|                                      |                   | 5 V tolerant buffer    | 0    | -    | 0.8                   | V    |
| Input voltage, high                  | V <sub>IH</sub>   | 3.3 V buffer           | 2.0  | -    | V <sub>DD</sub> + 0.3 | V    |
|                                      |                   | 5 V tolerant buffer    | 2.0  | -    | 5.5                   | V    |
| Input rise/fall time                 | t <sub>ried</sub> | -                      | 0    | -    | 200                   | ns   |
|                                      | t <sub>fid</sub>  | -                      | 0    | -    | 200                   | ns   |
| Input rise/fall time (clock)         | t <sub>ric</sub>  | -                      | 0    | -    | 4                     | ns   |
|                                      | t <sub>fic</sub>  | -                      | 0    | -    | 4                     | ns   |
| Input rise/fall time (Schmitt input) | t <sub>ris</sub>  | -                      | 0    | -    | 1                     | ms   |
|                                      | t <sub>fis</sub>  | -                      | 0    | -    | 1                     | ms   |
| Operating ambient temperature        | T <sub>A</sub>    | -                      | -40  | -    | 85                    | °C   |

## 4.4 DC Characteristics

Table 4.6 DC Characteristics ( $V_{DD} = 3.3 \pm 0.3$  V,  $T_A = -40$  to  $+85^\circ\text{C}$ ) (1/2)

| Parameter                                       | Symbol   | Conditions            |  | MIN.  | TYP.  | MAX.     | Unit          |
|---|----------|-----------------------|--|-------|-------|----------|---------------|
| Supply current<br>(R-IN32M3-EC)                 | $I_{DD}$ | $V_I = V_{DD}$ or GND | With an internal regulator                 | -     | -     | -        | -             |
|   |          |                       | 1.0V                                       | -     | 270   | 880      | mA            |
|   |          |                       | 3.3 V                                      | -     | 210   | 220      | mA            |
|   |          |                       | Without an internal regulator              | -     | -     | -        | -             |
|   |          |                       | 1.0V                                       | -     | 270   | 880      | mA            |
|   |          |                       | 3.3 V                                      | -     | 120   | 130      | mA            |
|   |          |                       | 1.5V                                       | -     | 150   | 170      | mA            |
| Supply current<br>(R-IN32M3-CL)                 | $I_{DD}$ | $V_I = V_{DD}$ or GND | 1.0V                                       | -     | 280   | 890      | mA            |
|   |          |                       | 3.3 V                                      | -     | 45    | 50       | mA            |
| Off-state current                               | $I_{OZ}$ | $V_I = V_{DD}$ or GND | 3.3 V output                               | -     | -     | $\pm 10$ | $\mu\text{A}$ |
|   |          |                       | 5V-tolerant buffer                         | -     | -     | $\pm 10$ | $\mu\text{A}$ |
| Output short circuit<br>current <sup>Note</sup> | $I_{OS}$ | $V_O = \text{GND}$    | -  | -     | -250  | mA       |               |
| Input leakage current<br>(3.3 V buffer)         | $I_I$    | $V_I = V_{DD}$ or GND | Normal input                               | -     | -     | $\pm 10$ | $\mu\text{A}$ |
|   |          | $V_I = \text{GND}$    | With pull-up resistor<br>(50k $\Omega$ )   | -28.9 | -65.7 | -129.8   | $\mu\text{A}$ |
|   |          | $V_I = V_{DD}$        | With pull-down resistor<br>(50k $\Omega$ ) | 10.2  | 43.4  | 83.9     | $\mu\text{A}$ |
| Input leakage current<br>(5V-tolerant buffer)   | $I_I$    | $V_I = \text{GND}$    | With pull-up resistor (50k $\Omega$ )      | 39.0  | -     | 100.9    | $\mu\text{A}$ |

**Note:** The output short circuit time is no more than one second and is only for one pin on the LSI.

**Remark:** In the notes for the table, the (+) and (-) signs indicate the current direction. Current flowing to the device is indicated by (+) and current flowing out is indicated by (-).

Table 4.7 DC Characteristics ( $V_{DD} = 3.3 \pm 0.3$  V,  $T_A = -40$  to  $+85^\circ\text{C}$ ) (2/2)

| Parameter                                    | Symbol   | Conditions             |                    | MIN.           | TYP. | MAX. | Unit |
|--|----------|------------------------|--------------------|----------------|------|------|------|
| Output current, low<br>(3.3 V buffer)        | $I_{OL}$ | $V_{OL} = 0.4\text{V}$ | 6 mA type          | 6.0            | -    | -    | mA   |
|  |          |                        | 12 mA type         | 12.0           | -    | -    | mA   |
| Output current, low<br>(5V-Tolerant buffer)  | $I_{OL}$ | $V_{OL} = 0.4\text{V}$ | 4 mA type          | 4.0            | -    | -    | mA   |
| Output current, high<br>(3.3 V buffer)       | $I_{OH}$ | $V_{OH} = 2.4\text{V}$ | 6 mA type          | -6.0           | -    | -    | mA   |
|  |          |                        | 12 mA type         | -12.0          | -    | -    | mA   |
| Output current, high<br>(5V-Tolerant buffer) | $I_{OH}$ | $V_{OH} = 2.4\text{V}$ | 4 mA type          | -4.0           | -    | -    | mA   |
| Output voltage, low                          | $V_{OL}$ | $I_{OL} = 0$ mA        | 3.3 V buffer       | -              | -    | 0.1  | V    |
|  |          |                        | 5V-Tolerant buffer | -              | -    | 0.1  | V    |
| Output voltage, high                         | $V_{OH}$ | $I_{OH} = 0$ mA        | 3.3 V buffer       | $V_{DD} - 0.1$ | -    | -    | V    |
|  |          |                        | 5V-Tolerant buffer | $V_{DD} - 0.1$ | -    | -    | V    |



#### 4.5 Pull-up/Pull-down Resistor Values

Table 4.8 Pull-up/Pull-down Resistor Values ( $V_{DD} = 3.3 \pm 0.3 \text{ V}$ ,  $T_A = -40$  to  $+85^\circ\text{C}$ )

| Parameter                             | Library Specification | MIN. | TYP. | MAX.  | Unit       |
|---------------------------------------|-----------------------|------|------|-------|------------|
| Pull-up resistor (3.3 V buffer)       | 50k $\Omega$          | 27.7 | 50.2 | 103.9 | k $\Omega$ |
| Pull-up resistor (5V-Tolerant buffer) | 50k $\Omega$          | 35.7 | 51.2 | 77.0  | k $\Omega$ |
| Pull-down resistor (3.3 V buffer)     | 50k $\Omega$          | 42.9 | 76.1 | 295.5 | k $\Omega$ |

#### 4.6 Terminal Capacity Values

Table 4.9 Terminal Capacity Values

| Parameter     | Symbol         | MIN. | TYP. | MAX. | Unit |
|---------------|----------------|------|------|------|------|
| Input Buffer  | C <sub>B</sub> | 5.0  | -    | 7.0  | pF   |
| Output Buffer |                | 5.0  | -    | 7.0  | pF   |
| I/O Buffer    |                | 5.0  | -    | 7.0  | pF   |


### 4.7 Power-on/off sequence

The power circuit for the R-IN32M3 products consists of an internal power supply (VDD10: 1.0V), I/O power supply (VDD33: 3.3 V) and PHY power supply (VDD15: 1.5V). (PHY power only applies to R-IN32M3-EC.)

Supply power to the internal circuit then to the I/O circuit. Conversely, cut-off power to the I/O circuit then internal circuit. This is not a stipulated sequence for power supply (See Figure 4.1).

If power to the I/O circuit is supplied before power to the internal circuit is supplied, the mode of the I/O buffer will not be determined until the internal circuit starts up and thus the output values become unstable regardless of the mode of the buffer. Also, be sure to apply 3.3 V to the I/O pins after the power supply voltage has been decided.

Regardless of the power on/off sequence, the time difference between the startup of the first module and the levels of both modules having been stabilized should fall within 100 ms. Here, the time to be measured is when the voltage of each module is at 0.1 V<sub>DD</sub> to 0.9 V<sub>DD</sub>.



**Figure 4.1 Recommended Sequence of Power-on/off**

**Note:** The recommendation for time difference should also be applied to the PHY module only when a build-in regulator of an R-IN32M3-EC is not in use.

## 4.8 AC Characteristics

### 4.8.1 Clock Pins

#### (1) Input clock

| Parameter                          | Symbol               | Conditions | MIN               | MAX  | Unit |
|------------------------------------|----------------------|------------|-------------------|------|------|
| XT1, XT2                           | t <sub>SYCLK</sub>   | -          | 25 ± 50ppm        |      | MHz  |
| ETH0_TXC, ETH1_TXC <sup>Note</sup> | t <sub>TXC</sub>     | -          | -                 | 25   | MHz  |
| ETH0_RXC, ETH1_RXC <sup>Note</sup> | t <sub>RXC</sub>     | -          | -                 | 125  | MHz  |
| CCM_CLK80M                         | t <sub>CCCLK</sub>   | -          | 80 ± 50ppm        |      | MHz  |
| CCI_CLK2_097M <sup>Note</sup>      | t <sub>CCIECLK</sub> | -          | 2.097152 ± 100ppm |      | MHz  |
| HBUSCLK                            | t <sub>HBUSCLK</sub> | -          | -                 | 50   | MHz  |
| CSISCK0, CSISCK1                   | t <sub>CSISSCK</sub> | Slave mode | -                 | 16.6 | MHz  |
| TCK                                | t <sub>TCK</sub>     | -          | -                 | 50.  | MHz  |

**Note:** This applies to R-IN32M3-CL only.

#### (2) Output clock

| Parameter                                    | Symbol                | Conditions                               | MIN                           | MAX                           | Unit |
|--|-----------------------|--|-------------------------------|-------------------------------|------|
| BUSCLK output cycle                          | t <sub>BUSCLK</sub>   | C <sub>L</sub> = 15pF                    | 10                            | -                             | ns   |
| BUSCLK high level width                      | t <sub>BCKH</sub>     |  | $0.5 \times t_{BUSCLK} - 2.0$ | $0.5 \times t_{BUSCLK} + 2.0$ | ns   |
| BUSCLK low level width                       | t <sub>BCKL</sub>     |  | $0.5 \times t_{BUSCLK} - 2.0$ | $0.5 \times t_{BUSCLK} + 2.0$ | ns   |
| BUSCLK rising time                           | t <sub>BCKR</sub>     |  | -                             | 1.2                           | ns   |
| BUSCLK falling time                          | t <sub>BCKF</sub>     |  | -                             | 1.2                           | ns   |
| CLKOUT25Mn <sup>Note1</sup> output cycle     | t <sub>CO25M</sub>    | C <sub>L</sub> = 15pF                    | 40                            | -                             | ns   |
| CLKOUT25Mn <sup>Note1</sup> high level width | t <sub>CO25MH</sub>   |  | $0.5 \times t_{BUSCLK} - 5.3$ | $0.5 \times t_{BUSCLK} + 5.3$ | ns   |
| CLKOUT25Mn <sup>Note1</sup> low level width  | t <sub>CO25ML</sub>   |  | $0.5 \times t_{BUSCLK} - 5.3$ | $0.5 \times t_{BUSCLK} + 5.3$ | ns   |
| CLKOUT25Mn <sup>Note1</sup> rise time        | t <sub>CO25MR</sub>   |  | -                             | 3.4                           | ns   |
| CLKOUT25Mn <sup>Note1</sup> fall time        | t <sub>CO25MF</sub>   |  | -                             | 3.4                           | ns   |
| ETHn_GTXC <sup>Note1</sup> output frequency  | t <sub>GTXC</sub>     | C <sub>L</sub> = 13pF                    | -                             | 125                           | MHz  |
| CSISCKn output frequency                     | t <sub>CSIMSCK</sub>  | Master mode<br>C <sub>L</sub> = 15pF     | -                             | 25                            | MHz  |
| SCLn output frequency                        | t <sub>SCL</sub>      | High speed mode<br>C <sub>L</sub> = 30pF | -                             | 400                           | KHz  |
| SMSCK output frequency                       | t <sub>SMSCK</sub>    | C <sub>L</sub> = 15pF                    | -                             | 50                            | MHz  |
| CATI2CCLK <sup>Note2</sup> output frequency  | t <sub>ECIICCLK</sub> | C <sub>L</sub> = 30pF                    | -                             | 148.8                         | kHz  |
| TRACECLK output frequency                    | t <sub>TRACECLK</sub> | C <sub>L</sub> = 15pF                    | -                             | 50                            | MHz  |

**Notes 1.** Only applies to R-IN32M3-CL.

**2.** Only applies to R-IN32M3-EC.

**Remark:** n = 0 or 1




Figure 4.2 Output Clock Timing Diagram

**Remarks 1:** For the output timing of other clocks, see the sections of AC characteristics for the individual interfaces.

**2:**  $n = 0, 1$

## 4.8.2 Reset Pins

| Parameter                                  | Symbol      | Conditions | MIN  | MAX | Unit |
|--|-------------|------------|--|-----|------|
| RESETZ low level width                     | $t_{WRSL}$  | -          | Secure enough time for the external oscillator to be stabilized + 1 $\mu$ sec. | -   | ns   |
| HOTRESETZ <sup>Note</sup> low level width  | $t_{WHRSL}$ | -          |  | -   | ns   |
| PONRZ low level width                      | $t_{WPRSL}$ | -          |  | -   | ns   |
| PONRZ input timing (to RESETZ $\uparrow$ ) | $t_{SKPR}$  | -          | 0  | -   | ns   |




Figure 4.3 Reset Timing Diagram

**Note: Only applies to R-IN32M3-CL.**

### 4.8.3 External Memory Interface Pins

#### (1) Calculating value for delay due to an external load

The values for transition delay of the external memory interface pins of the R-IN32M3 products do not consider external load on them because it depends on the user environment. Calculate the value for delay in consideration with the load under your environment and also with wiring delays on the printed board.

| Drive capability | Delay value per pF (ns) |       |
|------------------|-------------------------|-------|
|                  | MIN.                    | MAX.  |
| 6 mA             | 0.026                   | 0.067 |
| 12 mA            | 0.012                   | 0.034 |

Example)

When an address pin (6- mA output buffer) has 30-pF load, the actual delay is as follows.

MIN.: 1.0 ns (The MIN delay value at the time of 0 pF) + (0.026 × 30) ns = 1.78ns

MAX.: 7.0 ns (The MAX delay value at the time of 0 pF) + (0.067 × 30) ns = 9.01ns

#### (2) Asynchronous SRAM MEMC access timing

| Parameter  | Symbol             | MIN                               | MAX                               | Unit |
|--|--------------------|-----------------------------------|-----------------------------------|------|
| Address, CSZ0-CSZ3 output delay time (from BUSCLK↑)                | t <sub>DKA</sub>   | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |
| RDZ output delay time (from BUSCLK↑)                               | t <sub>DKRD</sub>  | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |
| WRZ0 - WRZ3 (BENZ0-BENZ3), WRSTBZ output delay time (from BUSCLK↑) | t <sub>DKWR</sub>  | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |
| BCYSTZ output delay time (from BUSCLK↑)                            | t <sub>DKBSL</sub> | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |
| WAITZ input setup time (to BUSCLK↓)                                | t <sub>SKW</sub>   | 4.0                               | -                                 | ns   |
| WAITZ input hold time (to BUSCLK↓)                                 | t <sub>HKW</sub>   | 0                                 | -                                 | ns   |
| Date input setup time (from BUSCLK↑)                               | t <sub>SKID</sub>  | 4.0                               | -                                 | ns   |
| Data input hold time (from BUSCLK↑)                                | t <sub>HKID</sub>  | 0                                 | -                                 | ns   |
| Date output delay time (from BUSCLK↑)                              | t <sub>DKOD</sub>  | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |
| Data float delay time (from BUSCLK↑)                               | t <sub>HKOD</sub>  | 1.0<br>(1.78) <small>Note</small> | 7.0<br>(9.01) <small>Note</small> | ns   |

**Note: Values in parenthesis are based on a 30pF capacitive load.**

(a) Read timing




Figure 4.4 Memory Controller Read Timing Diagram (Asynchronous Memory)

**Note:** The WRZ0-WRZ3 pins function both as WRZ0-WRZ3 and BENZ0-BENZ3. These pins function as BENZ0-BENZ3 after a reset and can be switched with the write enable switch registers (WREN). For details, see section 9.3.5, Write Enable Switch Registers (WREN), in the R-IN32M3 Series User’s Manual: Peripheral Modules.

**Remark:** Above timing shows the case for when “Idle Wait”, “Write Recovery Wait”, and “Address Wait” are set to 0, and “Data Wait” is set to 3.

(b) Write timing




Figure 4.5 Memory Controller Read Timing Diagram (Asynchronous Memory)

**Note:** The WRZ0-WRZ3 pins function both as WRZ0-WRZ3 and BENZ0-BENZ3. These pins function as BENZ0-BENZ3 after a reset and can be switched with the write enable switch registers (WREN). For details, see section 9.3.5, Write Enable Switch Registers (WREN), in the R-IN32M3 Series User’s Manual: Peripheral Modules.

**Remark:** Above timing shows the case for when “Idle Wait”, “Write Recovery Wait”, and “Address Wait” are set to 0, and “Data Wait” is set to 3.



## (3) Synchronous burst access MEMC access timing

| Parameter   | Symbol              | MIN                           | MAX                           | Unit |
|---|---------------------|-------------------------------|-------------------------------|------|
| BUSCLK output frequency                           | t <sub>BUSCLK</sub> | -                             | 50                            | MHz  |
| Address, CSZ0-CSZ3 output delay time              | t <sub>DKA</sub>    | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |
| RDZ output delay time                             | t <sub>DKRD</sub>   | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |
| WRZ0-WRZ3 (BENZ0-BENZ3), WRSTBZ output delay time | t <sub>DKWR</sub>   | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |
| ADVZ output delay time                            | t <sub>DKBSL</sub>  | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |
| WAITZ input setup time                            | t <sub>SKW</sub>    | 5.3                           | -                             | ns   |
| WAITZ input hold time                             | t <sub>HKW</sub>    | 0                             | -                             | ns   |
| Data input setup time                             | t <sub>SKID</sub>   | 5.3                           | -                             | ns   |
| Data input hold time                              | t <sub>HKID</sub>   | 0                             | -                             | ns   |
| Data output delay time                            | t <sub>DKOD</sub>   | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |
| Data float delay time                             | t <sub>HKOD</sub>   | 1.0<br>(1.78) <sup>Note</sup> | 7.8<br>(9.81) <sup>Note</sup> | ns   |

**Note:** Values in parenthesis are based on a 30pF capacitive load.

(a) Read timing




Figure 4.6 Memory Controller Read Timing Diagram (Synchronous Memory)

**Remark:** Above timing is for the case where “t\_ceoe” is 2 and “t\_rc” is 4.

(b) Write timing




Figure 4.7 Memory Controller Write Timing Diagram (Synchronous Memory)

**Remark:** Above timing is for the case where "t\_wp" is 2 and "t\_wc" is 5.

#### 4.8.4 External MCU Interface Pins

The timing specification of external MCU interface pins are based on a 65pF (HD pins) and 35pF (HWAITZ pin) capacitive load.

##### (1) Synchronous Mode

(1/2)

| No. | Parameter  | Symbol               | MIN                           | MAX                           | Unit |
|-----|--|----------------------|-------------------------------|-------------------------------|------|
| 1   | HBUSCLK high-level width   | $t_{\text{HBHIGH}}$  | $0.5t_{\text{HBUSCLK}} - 2.1$ | $0.5t_{\text{HBUSCLK}} + 2.1$ | ns   |
| 2   | HBUSCLK low-level width  | $t_{\text{HLOW}}$    | $0.5t_{\text{HBUSCLK}} - 2.1$ | $0.5t_{\text{HBUSCLK}} + 2.1$ | ns   |
| 3   | HBUSCLK input cycle  | $t_{\text{HBUSCLK}}$ | 20                            | -                             | ns   |
| 4   | Address, HCSZ/HPGCSZ input setup time (to HBUSCLK $\uparrow$ )                     | $t_{\text{SKHA}}$    | 4.0                           | -                             | ns   |
| 5   | HBENZ0-HBENZ3 (HWRZ0-HWRZ3),<br>HWRSTBZ input setup time (to HBUSCLK $\uparrow$ )  | $t_{\text{SKHWR}}$   | 4.0                           | -                             | ns   |
| 6   | Address, HCSZ/HPGCSZ input hold time (from HBUSCLK $\uparrow$ )                    | $t_{\text{HKHA}}$    | 1.0                           | -                             | ns   |
| 7   | HBENZ0-HBENZ3 (HWRZ0-HWRZ3),<br>HWRSTBZ input hold time (from HBUSCLK $\uparrow$ ) | $t_{\text{HKHWR}}$   | 1.0                           | -                             | ns   |
| 8   | HWRZ0-HWRZ3, HWRSTBZ recovery time (high width)                                    | $t_{\text{WHWR}}$    | 35.0                          | -                             | ns   |
| 9   | Data input setup time (to HBUSCLK $\uparrow$ )                                     | $t_{\text{SKIHD}}$   | 4.0                           | -                             | ns   |
| 10  | Data input hold time (from HBUSCLK $\uparrow$ )                                    | $t_{\text{HKIHD}}$   | 1.0                           | -                             | ns   |
| 11  | HWAITZ output delay time (from HCSZ, HPGCSZ $\downarrow$ )                         | $t_{\text{DKHD}}$    | 2.0                           | -                             | ns   |
| 12  | HWAITZ output delay time<br>(from HWRSTBZ, HWRZ0-HWRZ3 $\downarrow$ )              | $t_{\text{DKHWT}}$   | 2.0                           | -                             | ns   |
| 13  | HWAITZ enable data output delay time (from HBUSCLK $\uparrow$ )                    | $t_{\text{DKHWTV}}$  | 2.0                           | 10.0                          | ns   |
| 14  | HWAITZ enable data hold time<br>(from HWRSTBZ, HWRZ0-HWRZ3 $\uparrow$ )            | $t_{\text{HKHWTV}}$  | 3.0                           | -                             | ns   |
| 15  | HWAITZ output hold time<br>(from HWRSTBZ, HWRZ0-HWRZ3 $\uparrow$ )                 | $t_{\text{HKWTWR}}$  | -                             | 13.6                          | ns   |
| 16  | Data, HWAITZ output hold time (from HCSZ/HPGCSZ $\uparrow$ )                       | $t_{\text{HKWTCS}}$  | -                             | 13.6                          | ns   |
| 17  | Address, HCSZ/HPGCSZ input setup time (to HRDZ $\downarrow$ )                      | $t_{\text{SKHAHR}}$  | 4.3                           | -                             | ns   |
| 18  | Data at the page access, Address input hold time (from HRDZ $\uparrow$ )           | $t_{\text{HKHAHR}}$  | 4.3                           | -                             | ns   |
| 19  | HRDZ recovery time (high width)  | $t_{\text{WHRD}}$    | 35.0                          | -                             | ns   |
| 20  | Data, HWAITZ output delay time (from HRDZ $\downarrow$ )                           | $t_{\text{DKDHR}}$   | 2.0                           | -                             | ns   |
| 21  | HWAITZ enable data output delay time (from HRDZ $\downarrow$ )                     | $t_{\text{DKWTVHR}}$ | -                             | 16.4                          | ns   |

(2/2)

| No. | Parameter  | Symbol        | MIN                | MAX  | Unit |
|-----|--|---------------|--------------------|------|------|
| 22  | Data settle time (from HWAITZ↑)  | $t_{SKHDHWT}$ | $t_{HBUSCLK} - 10$ | -    | ns   |
| 23  | Data, HWAITZ enable data output hold time (from HRDZ↑)                   | $t_{HKHWTHR}$ | 3.0                | -    | ns   |
| 24  | Data, HWAITZ output hold time (from HRDZ↑)                               | $t_{HKOHD}$   | -                  | 13.6 | ns   |
| 25  | Data at the on-page access, HWAITZ output delay time (from the address)  | $t_{DKPON}$   | 3.0                | 16.4 | ns   |
| 26  | Data at the off-page access, HWAITZ output delay time (from the address) | $t_{DKPOFF}$  | 3.0                | 16.4 | ns   |
| 27  | HWAITZ enable data output delay time (from HCSZ/HPGCSZ↓)                 | $t_{DKWTVCS}$ | -                  | 16.4 | ns   |
| 28  | HRDZ input setup time (to HBUSCLK↑)                                      | $t_{SKHRD}$   | 4.0                | -    | ns   |
| 29  | HRDZ input hold time (to HBUSCLK↑)                                       | $t_{HKHRD}$   | 1.0                | -    | ns   |




Figure 4.8 External MCU Write Timing (MEMCSEL = L, HIFSYNC = H)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**




Figure 4.9 External MCU Read Timing (MEMCSEL = L, HIFSYNC = H)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**




Figure 4.10 External MCU Page Read Timing (MEMCSEL = L, HIFSYNC = H)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**



## (2) Synchronous Mode (CC-Link IE Field)

| No. | Parameter  | Symbol                  | MIN                    | MAX                                     | Unit |
|-----|--|-------------------------|------------------------|---|------|
| 1   | HBUSCLK high-level width   | $t_{HBHIGH}$            | $0.5t_{HBUSCLK}-2.1$   | $0.5t_{HBUSCLK}+2.1$                    | ns   |
| 2   | HBUSCLK low-level width  | $t_{HBLow}$             | $0.5t_{HBUSCLK}-2.1$   | $0.5t_{HBUSCLK}+2.1$                    | ns   |
| 3   | HBUSCLK input cycle  | $t_{HBUSCLK}$           | 20                     | -                                       | ns   |
| 4   | Address, HCSZ/HPGCSZ input setup time (to HBUSCLK $\downarrow$ )   | $t_{SKHCS}$             | 5.0                    | -                                       | ns   |
| 5   | HBENZ0-HBENZ3 (HWRZ0-HWRZ3),<br>HWRSTBZ input setup time (to HBUSCLK $\downarrow$ )  | $t_{SKHWR}$             | 5.0                    | -                                       | ns   |
| 6   | Address, HCSZ/HPGCSZ, HBENZ0-HBENZ3, Data<br>input hold time (from HRDZ, HWRSTBZ, HWRZ0-HWRZ3 $\uparrow$ )   | $t_{HKHA}$              | 0                      | -                                       | ns   |
| 7   | HWRZ0-HWRZ3, HWRSTBZ recovery time (high width)  | $t_{WHWR}$              | $t_{HBUSCLK} \times 1$ | -                                       | ns   |
| 8   | Data input setup time (to HWRSTBZ, HWRZ0- HWRZ3 $\downarrow$ )   | $t_{SKIHD}$             | 0                      | -                                       | ns   |
| 9   | HWAITZ output delay time (from HCSZ, HPGCSZ $\downarrow$ )   | $t_{DKHD}$              | 2.0                    | -                                       | ns   |
| 10  | HWAITZ output delay time (from HWRSTBZ, HWRZ0 - HWRZ3 $\downarrow$ )   | $t_{DKHWT}$             | 2.0                    | -                                       | ns   |
| 11  | HWAITZ enable data output delay time (from HBUSCLK $\uparrow$ )<br>“HWAITZ output in synchronization with HBUSCLK $\uparrow$ ”                               | $t_{DKHWT\uparrow}$     | 3.0                    | 11.0                                    | ns   |
|     | HWAITZ enable data output delay time (from HBUSCLK $\downarrow$ )<br>“HWAITZ output in synchronization with HBUSCLK $\downarrow$ ”                           | $t_{DKHWT\downarrow}$   | 3.0                    | 11.0                                    | ns   |
| 12  | HWAITZ enable data output hold time (from HWRSTBZ,<br>HWRZ0-HWRZ3 $\uparrow$ )   | $t_{HKHWT\uparrow}$     | 3.0                    | -                                       | ns   |
| 13  | HWAITZ output hold time (from HWRSTBZ, HWRZ0-HWRZ3 $\uparrow$ )  | $t_{HKWTVR}$            | -                      | 13.6                                    | ns   |
| 14  | Data, HWAITZ output hold time (from HCSZ, HPGCSZ $\uparrow$ )  | $t_{HKWTVCS}$           | -                      | 13.6                                    | ns   |
| 15  | HRDZ recovery time (high width)  | $t_{WHRD}$              | $t_{HBUSCLK} \times 1$ | -                                       | ns   |
| 16  | Data, HWAITZ output delay time (from HRDZ $\downarrow$ )   | $t_{DKHDHR}$            | 2.0                    | -                                       | ns   |
| 17  | HWAITZ enable data output delay time (from Latch timing of<br>HRDZ, HWRSTBZ, HWRZ0 - HWRZ3)<br>“HWAITZ output in synchronization with HBUSCLK $\uparrow$ ”   | $t_{DKWTVHR\uparrow}$   | -                      | $t_{HBUSCLK}/2 + 11.0$                  | ns   |
|     | HWAITZ enable data output delay time (from Latch timing of<br>HRDZ, HWRSTBZ, HWRZ0 - HWRZ3)<br>“HWAITZ output in synchronization with HBUSCLK $\downarrow$ ” | $t_{DKWTVHR\downarrow}$ | -                      | $t_{HBUSCLK} + 11.0$                    | ns   |
| 18  | Data settle time (from HWAITZ $\uparrow$ )<br>“HWAITZ output in synchronization with HBUSCLK $\uparrow$ ”  | $t_{SKHDHWT\uparrow}$   | -                      | $10^{Note}$<br>- $t_{HBUSCLK} \times n$ | ns   |
|     | Data settle time (from HWAITZ $\downarrow$ )<br>“HWAITZ output in synchronization with HBUSCLK $\downarrow$ ”  | $t_{SKHDHWT\downarrow}$ | -                      | $0^{Note}$<br>- $t_{HBUSCLK} \times n$  | ns   |
| 19  | Data, HWAITZ enable data output hold time (from HRDZ $\uparrow$ )  | $t_{HKHWT\uparrow}$     | 3.0                    | -                                       | ns   |
| 20  | Data, HWAITZ output delay time (from HRDZ $\uparrow$ )   | $t_{HKOHD}$             | -                      | 13.6                                    | ns   |
| 21  | HRDZ input setup time (to HBUSCLK $\downarrow$ )   | $t_{SKHRD}$             | 5.0                    | -                                       | ns   |

**Remark:** When setting the value other than  $100_B$  to the CIEWAITDLY register, refer to the value of HWAITZ output in synchronization with HBUSCLK $\uparrow$ .

**Note:** This indicates the value when WAITDLY2-WAITDLY0 in the CIEWAITDLY register is  $100_B$ .  
n:  $000_B = 4$ ,  $001_B = 3$ ,  $010_B = 2$ ,  $011_B = 1$




Figure 4.11 External MCU Write Timing (MEMCSEL = L, HIFSYNC = H)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**




Figure 4.12 External MCU Read Timing (MEMCSEL = L, HIFSYNC = H)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**

## (3) Asynchronous Mode

| No. | Parameter  | Symbol        | MIN                              | MAX                              | Unit |
|-----|--|---------------|----------------------------------|----------------------------------|------|
| 1   | Address, HCSZ/HPGCSZ, HBENZ0-HBENZ3<br>input setup time (to HWRSTBZ, HWRZ0-HWRZ3↓) | $t_{ADDWRS}$  | 4.8 <sup>Note1</sup><br>- 10 × n | -                                | ns   |
| 2   | HWRZ0-HWRZ3, HWRSTBZ recovery time (high width)                                    | $t_{WRW}$     | 35.0                             | -                                | ns   |
| 3   | Data input setup time (to HWRSTBZ, HWRZ0-HWRZ3↓)                                   | $t_{WRS}$     | 4.8 <sup>Note1</sup><br>- 10 × n | -                                | ns   |
| 4   | Data input hold time (from HWRSTBZ, HWRZ0-HWRZ3↑)                                  | $t_{WRH}$     | 4.8                              | -                                | ns   |
| 5   | HWAITZ output delay time (from HCSZ or HPGCSZ↓)                                    | $t_{CLZ}$     | 2.0                              | -                                | ns   |
| 6   | HWAITZ output delay time (from HWRSTBZ, HWRZ0-HWRZ3↓)                              | $t_{WAITD}$   | 2.0                              | -                                | ns   |
| 7   | HWAITZ enable data output delay time<br>(from HWRSTBZ, HWRZ0-HWRZ3↓)               | $t_{WRWAITF}$ | -                                | 16.4                             | ns   |
| 8   | HWAITZ enable data output hold time<br>(from HWRSTBZ, HWRZ0-HWRZ3↑)                | $t_{WAITVH}$  | 3.0                              | -                                | ns   |
| 9   | HWAITZ output hold time (from HWRZ0-3, HWRSTBZ↑)                                   | $t_{WAITH}$   | -                                | 13.6                             | ns   |
| 10  | Data, HWAITZ output hold time (from HCSZ/HPGCSZ↑)                                  | $t_{CHZ}$     | -                                | 13.6                             | ns   |
| 11  | Address, HCSZ/HPGCSZ input setup time (to HRDZ↓)                                   | $t_{ADDRDS}$  | 4.3 <sup>Note2</sup><br>- 10 × n | -                                | ns   |
| 12  | Data at the off-page access, Address input hold time (from HRDZ↑)                  | $t_{ADDRDH}$  | 4.3                              | -                                | ns   |
| 13  | HRDZ recovery time (high width)  | $t_{RDW}$     | 35.0                             | -                                | ns   |
| 14  | Data, HWAITZ output delay time (from HRDZ↓)  | $t_{RDLZ}$    | 2.0                              | -                                | ns   |
| 15  | HWAITZ enable data output delay time (from HRDZ↓)                                  | $t_{RDWAITF}$ | -                                | 16.4                             | ns   |
| 16  | Data settle time (from HWAITZ↑)  | $t_{WAITR}$   | -                                | -7.5 <sup>Note3</sup><br>+10 × n | ns   |
| 17  | Data, HWAITZ enable data output hold time (from HRDZ↑)                             | $t_{DATAOH}$  | 3.0                              | -                                | ns   |
| 18  | Data, HWAITZ output hold time (from HRDZ↑)   | $t_{RDHZ}$    | -                                | 13.6                             | ns   |
| 19  | Data at the on-page access, HWAITZ output delay time<br>(from the address)         | $t_{PAGEOND}$ | 3.0                              | 16.4                             | ns   |
| 20  | Data at the off-page access, HWAITZ output delay time<br>(from the address)        | $t_{PAGEOFD}$ | 3.0                              | 16.4                             | ns   |
| 21  | HWAITZ enable data output delay time<br>(from HCSZ/HPGCSZ↓)                        | $t_{WAITVD}$  | -                                | 16.4                             | ns   |
| 22  | Address input hold time when advance reading is enabled (from<br><R> HRDZ↑)        | $t_{ADDRDHP}$ | 4.3                              | -                                | ns   |

**Notes 1.** This indicates the value when WRSTD2-WRSTD0 in the HIFBTC register is 000<sub>B</sub>.

n: Indicated by the value of WRSTD2-WRSTD0

**2.** This indicates the value when RDSTD1-RDSTD0 in the HIFBTC register is 00<sub>B</sub>.

n: Indicated by the value of RDSTD1-RDSTD0

**3.** This indicates the value when RDDTS1-RDDTS0 in the HIFBTC register is 00<sub>B</sub>.

n: Indicated by the value of RDDTS1-RDDTS0




Figure 4.13 External MCU Write Timing (MEMCSEL = L, HIFSYNC = L)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**




Figure 4.14 External MCU Read Timing (MEMCSEL = L, HIFSYNC = L)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**




Figure 4.15 External MCU Page-Read Timing (MEMCSEL = L, HIFSYNC = L)

**Caution: Supply a stable signal to address/data/control system pins while being accessed.**



## (4) Synchronous SRAM Type Transfer Mode

| No. | Parameter   | Symbol               | MIN                           | MAX                           | Unit |
|-----|---|----------------------|-------------------------------|-------------------------------|------|
| 1   | HBUSCLK high-level width  | $t_{\text{HBHIGH}}$  | $0.5t_{\text{HBUSCLK}} - 2.1$ | $0.5t_{\text{HBUSCLK}} + 2.1$ | ns   |
| 2   | HBUSCLK low-level width   | $t_{\text{HBLLOW}}$  | $0.5t_{\text{HBUSCLK}} - 2.1$ | $0.5t_{\text{HBUSCLK}} + 2.1$ | ns   |
| 3   | HBUSCLK input cycle   | $t_{\text{HBUSCLK}}$ | 20                            | -                             | ns   |
| 4   | Address, HCSZ/HPGCSZ input setup time (to HBUSCLK $\uparrow$ )    | $t_{\text{SKPHA}}$   | 4.0                           | -                             | ns   |
| 5   | Address, HCSZ/HPGCSZ input hold time (from HBUSCLK $\uparrow$ )   | $t_{\text{HKPCS}}$   | 1.0                           | -                             | ns   |
| 6   | Address, HCSZ/HPGCSZ input setup time (to HBUSCLK $\downarrow$ )  | $t_{\text{SKNHA}}$   | 4.0                           | -                             | ns   |
| 7   | Address, HCSZ/HPGCSZ input hold time (from HBUSCLK $\downarrow$ ) | $t_{\text{HKNHA}}$   | 1.0                           | -                             | ns   |
| 8   | HWRZ0-HWRZ3 input setup time (to HBUSCLK $\uparrow$ )             | $t_{\text{SKPHWR}}$  | 4.0                           | -                             | ns   |
| 9   | HWRZ0-HWRZ3 input hold time (from HBUSCLK $\uparrow$ )            | $t_{\text{HKPHWR}}$  | 1.0                           | -                             | ns   |
| 10  | HWRZ0-HWRZ3 input setup time (to HBUSCLK $\downarrow$ )           | $t_{\text{SKNHWR}}$  | 4.0                           | -                             | ns   |
| 11  | HWRZ0-HWRZ3 input hold time (from HBUSCLK $\downarrow$ )          | $t_{\text{HKNHWR}}$  | 1.0                           | -                             | ns   |
| 12  | HBCYSTZ, HWRSTBZ input setup time (to HBUSCLK $\uparrow$ )        | $t_{\text{SKPHBCY}}$ | 4.0                           | -                             | ns   |
| 13  | HBCYSTZ, HWRSTBZ input hold time (from HBUSCLK $\uparrow$ )       | $t_{\text{HKPHBCY}}$ | 1.0                           | -                             | ns   |
| 14  | HBCYSTZ, HWRSTBZ input setup time (to HBUSCLK $\downarrow$ )      | $t_{\text{SKNHBCY}}$ | 4.0                           | -                             | ns   |
| 15  | HBCYSTZ, HWRSTBZ input hold time (from HBUSCLK $\downarrow$ )     | $t_{\text{HKNHBCY}}$ | 1.0                           | -                             | ns   |
| 16  | HRDZ input setup time (to HBUSCLK $\uparrow$ )                    | $t_{\text{SKPHRD}}$  | 4.0                           | -                             | ns   |
| 17  | HRDZ input hold time (from HBUSCLK $\uparrow$ )                   | $t_{\text{HKPHRD}}$  | 1.0                           | -                             | ns   |
| 18  | HRDZ input setup time (to HBUSCLK $\downarrow$ )                  | $t_{\text{SKNHRD}}$  | 4.0                           | -                             | ns   |
| 19  | HRDZ input hold time (from HBUSCLK $\downarrow$ )                 | $t_{\text{HKNHRD}}$  | 1.0                           | -                             | ns   |
| 20  | Data input setup time (to HBUSCLK $\uparrow$ )                    | $t_{\text{SKPHD}}$   | 4.0                           | -                             | ns   |
| 21  | Data input hold time (from HBUSCLK $\uparrow$ )                   | $t_{\text{HKPHD}}$   | 1.0                           | -                             | ns   |
| 22  | Data input setup time (to HBUSCLK $\downarrow$ )                  | $t_{\text{SKNH D}}$  | 4.0                           | -                             | ns   |
| 23  | Data input hold time (from HBUSCLK $\downarrow$ )                 | $t_{\text{HKNH D}}$  | 1.0                           | -                             | ns   |
| 24  | Data output delay time (from HRDZ $\downarrow$ )                  | $t_{\text{DKNHRD}}$  | 2.0                           | -                             | ns   |
| 25  | Data output hold time (from HRDZ $\uparrow$ )                     | $t_{\text{HKPHRD}}$  | -                             | 13.6                          | ns   |
| 26  | Data output delay time (from HBUSCLK $\uparrow$ )                 | $t_{\text{DKPHD}}$   | 2.0                           | 10.0                          | ns   |
| 27  | Data output delay time (from HBUSCLK $\downarrow$ )               | $t_{\text{DKNH D}}$  | 2.0                           | 10.0                          | ns   |
| 28  | HWAITZ output delay time (from HBUSCLK $\uparrow$ )               | $t_{\text{DKPHWT}}$  | 2.0                           | 10.0                          | ns   |
| 29  | HWAITZ output delay time (from HBUSCLK $\downarrow$ )             | $t_{\text{DKNHWT}}$  | 2.0                           | 10.0                          | ns   |
| 30  | Data output hold time (from HCSZ/HPGCSZ $\uparrow$ )              | $t_{\text{HKPHCS}}$  | -                             | 13.6                          | ns   |




Figure 4.16 External MCU Write Timing (MEMCSEL = H, ADMUXMODE = H)

**Remark: Address is input in A/D multiplex mode.**




Figure 4.17 External MCU Read Timing (MEMCSEL = H, ADMUXMODE = H)

**Remark: Address is input in A/D multiplex mode.**

4.8.5 Serial Flash ROM Interface

| Parameter  | Symbol        | Conditions                            | MIN                           | MAX                    | Unit |
|--|---------------|---------------------------------------|-------------------------------|------------------------|------|
| SMSCK output cycle                                       | $t_{SFRCYC}$  | $C_L = 15\text{ pF}$                  | 20                            | -                      | ns   |
| SMSCK high level width                                   | $t_{SMCKH}$   |                                       | $0.5 t_{SFRCYC} - 2.0$        | $0.5 t_{SFRCYC} + 2.0$ | ns   |
| SMSCK low level width                                    | $t_{SMCKL}$   |                                       | $0.5 t_{SFRCYC} - 2.0$        | $0.5 t_{SFRCYC} + 2.0$ | ns   |
| SMSCK rise time  | $t_{SMCKR}$   |                                       | -                             | 1.9                    | ns   |
| SMSCK fall time  | $t_{SMCKF}$   |                                       | -                             | 1.9                    | ns   |
| Delay time from a falling of SMCSZ to a rising of SMSCK  | $t_{DSMCSCK}$ | $C_L = 15\text{ pF}$<br>Freq = 50 MHz | 6.0 <sup>Note &lt;R&gt;</sup> | -                      | ns   |
| Hold time until a rising of SMCSZ from a rising of SMSCK | $t_{DSMCKCS}$ | $C_L = 15\text{ pF}$<br>Freq = 50 MHz | 9.0 <sup>Note &lt;R&gt;</sup> | -                      | ns   |
| SMCSZ high level width                                   | $t_{SMCSH}$   | $C_L = 15\text{ pF}$                  | 14 <sup>Note</sup>            | -                      | ns   |
| SMSI input setup time (to SMSCK↓)                        | $t_{SSMI}$    | -                                     | 6.0                           | -                      | Ns   |
| SMSI input hold time (from SMSCK↓)                       | $t_{HSMI}$    | -                                     | 0                             | -                      | ns   |
| SMSI output delay time (from SMSCK↓)                     | $t_{DSMI}$    | $C_L = 15\text{ pF}$                  | -1.0                          | 5.0                    | ns   |
| SMSO input setup time (to SMSCK↓)                        | $t_{SSMO}$    | -                                     | 6.0                           | -                      | ns   |
| SMSO input hold time (from SMSCK↓)                       | $t_{HSMO}$    | -                                     | 0                             | -                      | ns   |
| SMSO output delay time (from SMSCK↓)                     | $t_{DSMO}$    | $C_L = 15\text{ pF}$                  | -1.0                          | 5.0                    | ns   |

**Note: Timing can be extended by setting of SFMSSC register. Please refer to 12.2.2 Chip Selection Control Register (SFMSSC) of User's Manual (Peripheral Modules).**




Figure 4.18 Serial Flash Rom Access Timing Diagram

4.8.6 External DMA Interface

| Parameter   | Symbol             | Conditions            | MIN   | MAX  | Unit |
|---|--------------------|-----------------------|---|--|------|
| DMAREQZn, RTDMAREQZ<br>input setup time (from BUSCLK↑)  | t <sub>SKDR</sub>  | -                     | 7.0   | -  | ns   |
| DMAREQZn, RTDMAREQZ<br>input hold time 1                | t <sub>HKDR1</sub> | -                     | Until DMAACKZn↓,<br>RTDMAACKZ↓                                | -  | ns   |
| DMAREQZn, REDMAREQZ<br>input hold time 2 (from BUSCLK↑) | t <sub>HKDR2</sub> | -                     | -   | t <sub>BUSCLK</sub> <sup>Note1</sup> × m <sup>Note2</sup> -<br>7.0 | ns   |
| DMAACKZn, RTDMAACKZ<br>output delay time (from BUSCLK↑) | t <sub>DKDA</sub>  | C <sub>L</sub> = 30pF | 2.0   | 10.0   | ns   |
| DMAACKZn, RTDMAACKZ<br>output low level width           | t <sub>WDAL</sub>  | -                     | t <sub>BUSCLK</sub> <sup>Note1</sup> × m <sup>Note2</sup> - 8 | t <sub>BUSCLK</sub> <sup>Note1</sup> × m <sup>Note2</sup> + 8      | ns   |
| DMATCZn, RTDMATCZ<br>output delay time (from BUSCLK↑)   | t <sub>DKTC</sub>  | C <sub>L</sub> = 30pF | 2.0   | 10.0   | ns   |

- Notes 1.** t<sub>BUSCLK</sub> is one cycle (10 ns) of BUSCLK.  
**2.** n = 0,1 and m = 1-31 (DMAIFC0, DMAIFC1, RTMDAIFC registers).




Figure 4.19 External DMA Access Timing Diagram

**Remark:** n = 0, 1

### 4.8.7 CSI Interface

The clocked serial interface (CSI) supports both master and slave mode.

#### (1) Master mode

| Parameter                                | Symbol        | Conditions   | MIN                            | MAX | Unit |
|--|---------------|--------------|--------------------------------|-----|------|
| CSISCKn output cycle                     | $t_{CSIMSCK}$ | $C_L = 15pF$ | 40                             | -   | ns   |
| CSISCKn output high level width          | $t_{WSKH}$    | $C_L = 15pF$ | $t_{CSIMSCK} \times 0.5 - 5.0$ | -   | ns   |
| CSISCKn output low level width           | $t_{WSKL}$    | $C_L = 15pF$ | $t_{CSIMSCK} \times 0.5 - 5.0$ | -   | ns   |
| CSISIn input setup time (to CSISCKn↑)    | $t_{SMSI}$    | -            | 8.5                            | -   | ns   |
| CSISIn input setup time (to CSISCKn↓)    | $t_{SMSI}$    | -            | 8.5                            | -   | ns   |
| CSISIn input hold time (from CSISCKn↑)   | $t_{HMSI}$    | -            | 7.0                            | -   | ns   |
| CSISIn input hold time (from CSISCKn↓)   | $t_{HMSI}$    | -            | 7.0                            | -   | ns   |
| CSISOn output delay time (from CSISCKn↑) | $t_{DMSO}$    | $C_L = 15pF$ | -                              | 7.0 | ns   |
| CSISOn output delay time (from CSISCKn↓) | $t_{DMSO}$    |              | -                              | 7.0 | ns   |
| CSISOn output hold time (from CSISCKn↑)  | $t_{HMSO}$    |              | $t_{CSIMSCK} \times 0.5 - 5.0$ | -   | ns   |
| CSISOn output hold time (from CSISCKn↓)  | $t_{HMSO}$    |              | $t_{CSIMSCK} \times 0.5 - 5.0$ | -   | ns   |




Figure 4.20 CSI Access Timing Diagram (Master Mode)

**Remarks 1.** n = 0, 1

**2.** Above timing diagram shows the case for when "Data Output from CSISCKn↓" and "Data Input from CSISCKn↑". See the timing diagram according to the operating mode.

(2) Slave mode

| Parameter                                | Symbol        | Conditions   | MIN                             | MAX  | Unit |
|--|---------------|--------------|---------------------------------|------|------|
| CSISCKn input cycle                      | $t_{CSISSCK}$ | -            | 60                              | -    | ns   |
| CSISCKn input high level width           | $t_{WSKH}$    | -            | $t_{CSIMSCCK} \times 0.5 - 5.0$ | -    | ns   |
| CSISCKn input low level width            | $t_{WSKL}$    | -            | $t_{CSIMSCCK} \times 0.5 - 5.0$ | -    | ns   |
| CSISIn input setup time (to CSISCKn↑)    | $t_{SSSI}$    | -            | 10.0                            | -    | ns   |
| CSISIn input setup time (to CSISCKn↓)    | $t_{SSSI}$    | -            | 10.0                            | -    | ns   |
| CSISIn input hold time (from CSISCKn↑)   | $t_{HSSI}$    | -            | 15                              | -    | ns   |
| CSISIn input hold time (from CSISCKn↓)   | $t_{HSSI}$    | -            | 15                              | -    | ns   |
| CSISOn output delay time (from CSISCKn↑) | $t_{DSSO}$    | $C_L = 15pF$ | -                               | 10.0 | ns   |
| CSISOn output delay time (from CSISCKn↓) | $t_{DSSO}$    |              | -                               | 10.0 | ns   |
| CSISOn output hold time (from CSISCKn↑)  | $t_{HSSO}$    |              | $t_{CSISSCK} \times 0.5 - 5.0$  | -    | ns   |
| CSISOn output hold time (from CSISCKn↓)  | $t_{HSSO}$    |              | $t_{CSISSCK} \times 0.5 - 5.0$  | -    | ns   |




Figure 4.21 CSI Access Timing Diagram (Slave Mode)

Remarks 1.  $n = 0, 1$

2. Above timing diagram shows the case for when "Data Output from CSISCKn↓" and "Data Input from CSISCKn↑". See the timing diagram according to the operating mode.

4.8.8 I2C Interface

| Parameter  |                              | Symbol     | Conditions   | Normal mode |      | High speed mode |     | Unit    |
|--|------------------------------|------------|--------------|-------------|------|-----------------|-----|---------|
|  |                              |            |              | MIN         | MAX  | MIN             | MAX |         |
| SCL clock frequency  |                              | $t_{SCL}$  | $C_L = 30pF$ | 0           | 100  | 0               | 400 | kHz     |
| Bus-free time between the stop condition and start condition |                              | $t_{BUF}$  |              | 4.7         | -    | 1.3             | -   | $\mu s$ |
| Hold time  |                              | $t_{HSTA}$ |              | 4.0         | -    | 0.6             | -   | $\mu s$ |
| SCL clock low-level width                                    |                              | $t_{SCLL}$ |              | 4.7         | -    | 1.3             | -   | $\mu s$ |
| SCL clock high-level width                                   |                              | $t_{SCLH}$ |              | 4.0         | -    | 0.6             | -   | $\mu s$ |
| Setup time for the start and restart conditions              |                              | $t_{SSTA}$ |              | 4.7         | -    | 0.6             | -   | $\mu s$ |
| Data hold time   | For a CBUS compatible master | $t_{HDAT}$ |              | 5.0         | -    | -               | -   | $\mu s$ |
|  | For an IIC bus               |            |              | 0           | -    | 0               | 0.9 | $\mu s$ |
| Data setup time  |                              | $t_{SDAT}$ |              | 250         | -    | 100             | -   | ns      |
| SDA and SCL signal rise time                                 |                              | $t_{SCLR}$ |              | -           | 1000 | $20 + 0.1C_b$   | 300 | ns      |
| SDA and SCL signal fall time                                 |                              | $t_{SCLF}$ |              | -           | 300  | $20 + 0.1C_b$   | 300 | ns      |
| Stop condition setup time                                    |                              | $t_{SSTO}$ |              | 4.0         | -    | 0.6             | -   | $\mu s$ |
| Pules width of spike suppressed by input filter              |                              | $t_{SP}$   |              | -           | -    | 0               | 50  | ns      |
| Capacitance load of each bus line                            |                              | $C_b$      |              | -           | 400  | -               | 400 | pF      |




Figure 4.22 I2C Access Timing Diagram

**Remark 1**  $n = 0, 1$

$t_{SCLR}$  and  $t_{SCLF}$  are omitted from the diagram.



4.8.9 CAN Interface

| Parameter           | Symbol     | Conditions   | MIN | MAX | Unit |
|---------------------|------------|--------------|-----|-----|------|
| Internal delay time | $t_{NODE}$ | $C_L = 30pF$ | -   | 75  | ns   |




Figure 4.23 CAN Access Timing Diagram

Internal delay time ( $t_{NODE}$ ) = Internal transmission delay time ( $t_{OUTPUT}$ ) + Internal reception delay time ( $t_{INPUT}$ )




Figure 4.24 CAN Access Timing (Supplementary Information)

**Remarks 1. CAN internal clock ( $f_{CAN}$ ): CAN baud rate clock**  
**2.  $n = 0,1$**

4.8.10 Ethernet Interface (R-IN32M3-CL only)

(1) GMII interface

| Parameter  | Symbol              | Conditions            | MIN | MAX | Unit |
|--|---------------------|-----------------------|-----|-----|------|
| ETHn_GTXC output cycle                                   | t <sub>GTXC</sub>   | C <sub>L</sub> = 13pF | 8   | -   | ns   |
| ETHn_RXC input cycle                                     | t <sub>GRXC</sub>   | -                     | 8   | -   | ns   |
| ETHn_TXDm output delay time (from ETHn_GTXC↑)            | t <sub>DGTKTD</sub> | C <sub>L</sub> = 13pF | 0.5 | 5.5 | ns   |
| ETHn_TXEN, ETHn_TXER output delay time (from ETHn_GTXC↑) | t <sub>DGKTKE</sub> | C <sub>L</sub> = 13pF | 0.5 | 5.5 | ns   |
| ETHn_RXDm input setup time (to ETHn_RXC↑)                | t <sub>SGRDRK</sub> | -                     | 2.0 | -   | ns   |
| ETHn_RXDm input hold time (from ETHn_RXC↑)               | t <sub>HGRDRK</sub> | -                     | 0   | -   | ns   |
| ETHn_RXDV, ETHn_RXER input setup time (to ETHn_RXC↑)     | t <sub>SGRVRK</sub> | -                     | 2.0 | -   | ns   |
| ETHn_RXDV, ETHn_RXER input hold time (from ETHn_RXC↑)    | t <sub>HGRVRK</sub> | -                     | 0   | -   | ns   |




Figure 4.25 Ethernet Access Timing Diagram (GMII Transmission)




Figure 4.26 Ethernet Access Timing Diagram (GMII Reception)

Remark: n = 0, 1, m = 0-7

(2) MII interface

| Parameter   | Symbol      | Conditions   | MIN | MAX | Unit |
|---|-------------|--------------|-----|-----|------|
| ETHn_TXC input cycle                                    | $t_{TXC}$   | -            | 40  | -   | ns   |
| ETHn_RXC input cycle                                    | $t_{RXC}$   | -            | 40  | -   | ns   |
| ETHn_TXDm output delay time (from ETHn_TXC↑)            | $t_{DTKTD}$ | $C_L = 30pF$ | 0   | 25  | ns   |
| ETHn_TXEN, ETHn_TXER output delay time (from ETHn_TXC↑) | $t_{DTKTE}$ | $C_L = 30pF$ | 0   | 25  | ns   |
| ETHn_RXDm input setup time (to ETHn_RXC↑)               | $t_{SRDRK}$ | -            | 10  | -   | ns   |
| ETHn_RXDm input hold time (from ETHn_RXC↑)              | $t_{HRDRK}$ | -            | 10  | -   | ns   |
| ETHn_RXDV, ETHn_RXER input setup time (to ETHn_RXC↑)    | $t_{SRVRK}$ | -            | 10  | -   | ns   |
| ETHn_RXDV, ETHn_RXER input hold time (from ETHn_RXC↑)   | $t_{HRVRK}$ | -            | 10  | -   | ns   |




Figure 4.27 Ethernet Access Timing Diagram (MII Transmission)




Figure 4.28 Ethernet Access Timing (MII Reception)

**Remark: n = 0, 1, m = 0-7**

(3) Serial management interface

| Parameter                                  | Symbol      | Conditions   | MIN | MAX | Unit |
|--|-------------|--------------|-----|-----|------|
| ETH_MDC output cycle                       | $t_{MDC}$   | $C_L = 30pF$ | 80  | -   | ns   |
| ETH_MDIO input setup time (to ETH_MDC↑)    | $t_{SMDIO}$ |              | 10  | -   | ns   |
| ETH_MDIO input hold time (from ETH_MDC↑)   | $t_{HMDIO}$ |              | 0   | -   | ns   |
| ETH_MDIO output delay time (from ETH_MDC↑) | $t_{DMDIO}$ |              | 20  | -   | ns   |




Figure 4.29 Ethernet Access Timing Diagram (Serial Management)

### 4.8.11 Debug Interface

#### (1) Debug serial interface

| Parameter                                      | Symbol     | Conditions   | MIN | MAX  | Unit |
|--|------------|--------------|-----|------|------|
| TCK input cycle                                | $t_{TCK}$  | -            | 20  | -    | ns   |
| TMS input setup time (to TCK $\uparrow$ )      | $t_{STMS}$ | -            | 6.5 | -    | ns   |
| TMS input hold time (from TCK $\uparrow$ )     | $t_{HTMS}$ | -            | 0   | -    | ns   |
| TDI input setup time (to TCK $\uparrow$ )      | $t_{STDI}$ | -            | 6.5 | -    | ns   |
| TDI input hold time (from TCK $\uparrow$ )     | $t_{HTDI}$ | -            | 0   | -    | ns   |
| TDO output delay time (from TCK $\downarrow$ ) | $t_{DTDO}$ | $C_L = 30pF$ | 3.0 | 13.0 | ns   |




Figure 4.30 Debug Serial Interface

(2) Trace interface

| Parameter                                   | Symbol        | Conditions          | MIN  | MAX  | Unit |
|---|---------------|---------------------|------|------|------|
| TRACECLK output frequency                   | $t_{TRCCLK}$  | $C_L = 15\text{pF}$ | 20   | -    | ns   |
| TRACEDATA output delay time (from TRACECLK) | $t_{DTRCDAT}$ | $C_L = 15\text{pF}$ | 0.26 | 8.43 | ns   |






Figure 4.31 Trace Interface

### 5. Package Drawing

#### 324-PIN PLASTIC BGA (19x19)



(UNIT:mm)

| ITEM | DIMENSIONS |
|------|------------|
| D    | 19.00±0.10 |
| E    | 19.00±0.10 |
| w    | 0.30       |
| e    | 1.00       |
| A    | 1.83±0.12  |
| A1   | 0.50±0.10  |
| A2   | 1.33       |
| b    | 0.60±0.10  |
| x    | 0.10       |
| y    | 0.15       |
| y1   | 0.35       |
| ZD   | 1.00       |
| ZE   | 1.00       |

**P324F1-100-HN4-1**

|                  |                            |
|------------------|----------------------------|
| REVISION HISTORY | R-IN32M3 Series Data Sheet |
|------------------|----------------------------|

| Rev.                | Date  | Description |   |
|---------------------|---|-------------|---|
|                     |   | Page        | Summary   |
| Preliminary<br>1.00 | 2011.06.14  | -           | First edition issued  |
| Preliminary<br>2.00 | 2012.12.03  | overall     | Change the description of "CC-Link IE Field"<br>"CC-Link IE Field network" → "CC-Link IE Field"   |
|                     |   | 12-13       | Addition of <b>2.1 Pin Placement</b>  |
|                     |   | 14-16       | Modification of <b>2.3.1 Ethernet Signal</b>  |
|                     |   | 20          | Modification of pin name of <b>2.3.5 Port Signal, Real-time port Signal</b>   |
|                     |   | 26          | Modification of level during reset of <b>2.3.9 Timer I/O Signal</b>   |
|                     |   | 28          | Addition of new pin information of <b>2.3.14 System Signal</b>  |
|                     |   | 29          | Addition of new pin information of <b>2.3.15 Test Signal</b>  |
|                     |   | 30          | Addition of new pin information of <b>2.3.16 Operation mode Setting Signal</b>  |
|                     |   | 36          | Addition of new pin information of <b>2.4.4 Test Signal</b>   |
|                     |   | 39-62       | Addition of <b>3 Specification</b>  |
|                     |   | 65-68       | Modification of the description of output buffer of <b>4 Electrical Specifications</b>  |
|                     |   | 69          | Addition of <b>4.6 Power-on/off sequence</b>  |
|                     |   | 70-89       | Addition of <b>4.7 AC characteristics</b>   |
| Preliminary<br>3.00 | 2013.1.17   | 2           | Modification of Access to External Memory of <b>1.3 Overview</b>  |
|                     |   | 3           | Modification of status of CC-Link of <b>1.3 Overview</b><br>Addition EtherPHY Information of <b>1.3 Overview</b>  |
|                     |   | 4           | Modification of block diagram of R-IN32M3-EC of <b>1.4 INTERNAL BLOCK DIAGRAM</b>   |
|                     |   | 5           | Modification of block diagram of R-IN32M3-CL of <b>1.4 INTERNAL BLOCK DIAGRAM</b>   |
|                     |   | 14          | Modification of list of PHY Interface of <b>2.3.1 Ethernet Signal</b>   |
|                     |   | 16          | Modification of level during reset of PHYLINK0/1 of <b>2.3.1 Ethernet Signal</b>  |
|                     |   | 17          | Modification of level during reset of CATSYNC1 of <b>2.3.2 EtherCAT Slave Controller Signal</b>   |
|                     |   | 18          | Addition of WAITZ1-3 port and list of note of <b>2.3.3 External Memory Interface Signal</b>   |
|                     |   | 25          | Modification of level during reset of <b>2.3.8 External Interrupt Input Signal</b>  |
|                     |   | 26          | Modification of level during reset of TIN2/TOUT2 of <b>2.3.8 External Interrupt Input Signal</b> and level during reset of <b>2.3.10 Watchdog Timer Output Signal</b> |
|                     |   | 30          | Modification of level during reset of <b>2.3.16 CC-Link (Remote device station)</b>   |
| 31                  | Addition the signal of VDDQ_PECL_B0/ VDDQ_PECL_B1 of <b>2.3.17 System signal</b>                |             |   |
| 34                  | Modification of Required Connection when not in use of ETH0_TXC of <b>2.4.1 Ethernet Signal</b> |             |   |



| Rev.                | Date        | Description |  |
|---------------------|-------------|-------------|--|
|                     |             | Page        | Summary  |
| Preliminary<br>3.00 | 2013.1.17   | 36          | Modification of Required Connection when not in use of TRSTZ of <b>2.4.4 Test Signal</b>   |
|                     |             | 64          | Addition the figure of HW-RTOS structure of <b>3.20 Hardware Real-time OS</b>  |
|                     |             | 65          | Addition the list of service call of <b>3.20 Hardware Real-time OS</b>   |
| 1.00                | Mar 29,2013 | overall     | Modification of English expressions  |
|                     |             | overall     | Change the description of "CC-Link IE Field"<br>"CC-Link IE Field Slave" → "CC-Link IE Field (Intelligent device station)"   |
|                     |             | overall     | Change the description of "CC-Link"<br>"CC-Link (Slave)" → "CC-Link (Remote device station)"   |
|                     |             | 1           | Modification of the contents of <b>1.1 Introduction</b>  |
|                     |             | 14          | Modification of the status of ETH_MDC during the reset of <b>2.3.1 Ethernet Signals</b><br>Modification of the contents of Note of <b>2.3.1 Ethernet Signals</b>             |
|                     |             | 18          | Modification of the status of BUSCLK during the reset of <b>2.3.3 External Memory Interface Signals</b>  |
|                     |             | 19          | Modification of the status of HD0-HD15 during the reset of <b>2.3.4 External MPU Interface Signals</b>   |
|                     |             | 31          | Addition the signals of HOTRESETZ, VDDQ_MII, CLKOUT25M0, CLKOUT25M1 of <b>2.3.17 System Signals</b><br>Modification of the function of PONRZ of <b>2.3.17 System Signals</b> |
|                     |             | 53          | Modification of the status of the kind of supported station of <b>3.12 CC-Link Function</b>  |
|                     |             | 78          | Modification of the example calculation of <b>4.7.3 External memory interface signals (1)</b>  |
|                     |             | 78          | Modification of the MIN calculation result at the time of 30pF of <b>4.7.3 External memory interface signals (2)</b>   |
|                     |             | 81          | Modification of the MIN calculation result at the time of 30pF of <b>4.7.3 External memory interface signals (3)</b>   |
|                     |             | 84          | Addition the <b>4.7.4 External microcomputer interface signal</b>  |
| 2.00                | Dec 9 ,2013 | overall     | Change the kind of CC-Link station to support  |
|                     |             | 3           | Standby mode deletion of Table1.1 Overview of R-IN32M3   |
|                     |             | 6 to 10     | Modification of the accessible area of EtherCAT of <b>1.5 Memory Map</b>   |
|                     |             | 28          | Addition explanation of Function of <b>2.1.14 CC-Link IE Field Signals</b>   |
|                     |             | 31          | Modification of the function of VDD15 of <b>2.3.17 System Signals</b><br>Addition the note to VDDQ_MII of <b>2.3.17 System Signals</b>                                       |
|                     |             | 47          | Modification of WDT overflow time of <b>3.7 Watchdog Timer</b>   |
|                     |             | 71          | Addition of the value of Supply current of <b>4.4 DC Characteristics</b>   |
|                     |             | 73          | Modification of the contents of <b>4.6 Power-on/off sequence</b>   |
|                     |             | 80          | Modification of the contents of <b>4.7.3 External memory interface signals (3)</b>   |
|                     |             | 81          | Modification of the contents of <b>Figure 4.6 Memory controller read timing diagram (synchronous memory)</b>   |
|                     |             | 92          | Modification of the value of output delay time of ETHn_TXDm/ETHn_TXEN, ETHn_TXER of <b>4.7.10 Ethernet interface (1)</b>   |

| Rev. | Date   | Description |  |
|------|--|-------------|--|
|      |  | Page        | Summary  |
| 2.01 | Feb 07 ,2014   | 6, 10       | Modification of the accessible area of EtherCAT of <b>1.5 Memory Map</b>   |
|      |  | 30          | Add <b>CCM_CLK80M</b> pins to list of <b>2.3.16 CC-Link Signals (Remote device station)</b>  |
|      |  | 33          | Modification of Boot mode select of <b>2.3.19 Operation mode Setting Signals</b>   |
|      |  | 37          | Addition the resistor value for Pull-up/down   |
|      |  | 39          | Modification of title name of <b>2.4.8 CC-Link Signal (Intelligent device station, Remote device station)</b>  |
|      |  | 72          | Delete the description of 5k $\Omega$ row of <b>4.5 Pull-up/down Resister Values</b>   |
|      |  | 71          | Addition Table4.6 DC Characteristics TYP value   |
|      |  | 86          | Addition the description at 4.7.5 Serial flash ROM interface   |
| 2.02 | Apr 18 ,2014   | overall     | Modification of <b>CC-Link Signals (Remote device station)</b>   |
|      |  | 39          | Modification of the description about 'recommended connection' and addition a caution description at <b>2.4.7 CC-Link IE Field Signal</b>                    |
| 2.03 | May 30 ,2014   | 73          | Add a notes of "4.6 Power-on-off sequence"   |
| 2.04 | Dec 25 ,2014   | 3           | Change status for Intelligent device station for CC-Link in <b>1.3 Overview</b>  |
|      |  | 6 to 10     | Modification of the accessible area of EtherCAT of <b>1.5 Memory Map</b>   |
|      |  | 31          | Modify the property for FB pin from "-" to "Input"   |
|      |  | 76          | Modify the description of MIN value for low level width in <b>4.7.2 Reset signals</b>  |
|      |  | 86          | Add description for "Asynchronous mode" in <b>4.7.4 External microcomputer interface signal.</b>   |
| 3.00 | Aug 31,2015  | 83 to 93    | Correction the timing information of <b>4.7.4 External Microcomputer Interface Signal</b>  |
| 3.01 | Sep 18,2015  | 88 to 91    | Add description for "Synchronous mode (CC-Link IE Field)" in <b>4.7.4 External microcomputer interface signal.</b>   |
| 4.00 | Nov 30,2015  | 14 to 36    | Add description of "Symbol and Abbreviation", port functions of synchronous burst access memory controller at <b>2.3 Signals by Function.</b>                |
|      |  | 15          | Add a Note of Ethernet Transmit ports at <b>2.3.1(1) PHY Interface.</b>  |
|      |  | 19          | Modify the "Level during reset" for BUSCLK and add Note1 at <b>2.3.3 External Memory Interface Signals.</b>  |
|      |  | 27          | Modify the "Level during reset" for TRACECLK at <b>2.3.11 Trace Signals.</b>   |
|      |  | 29          | Add a Note for CCI_WAITEDGEH and CCI_WRLLENH at <b>2.3.14 CC-Link IE Field (Intelligent device station) Signals.</b>   |
|      |  | 30          | Modify the "Function" for CCM_CLK80M at <b>2.3.15 CC-Link Signals (Intelligent device station).</b>  |
|      |  | 31          | Add a Note2 for CCM_CLK80M at <b>2.3.16 CC-Link Signals (Remote device station).</b>   |
|      |  | 32          | Modify the "Function" for XT1/XT2, OSCTH, JTAGSEL and "Active" for OSCTH and "Level during reset" for RSTOUTZ, CLKOUT25M0/1 at <b>2.3.17 System Signals.</b> |
|      |  | 36          | Add the combinations of available operating mode at <b>2.3.19 Operation Mode Setting Signal.</b>   |
| 39   | Modify "I/O" for XT2 and "Recommended connection when not in use" for OSCTH, JTAGSEL at <b>2.4.3 System Signals.</b> |             |  |

| Rev. | Date  | Description |  |
|------|---|-------------|--|
|      |   | Page        | Summary  |
| 4.00 | Nov 30,2015   | 42          | Modify "Recommended connection when not in use" at <b>2.4.6 Operating Mode Setting Signals</b> .   |
|      |   | 46          | Modify "Table3.1" at <b>3.3 EtherCAT Slave Controller Function</b> .   |
|      |   | 51          | Add "External event count function" at <b>3.8.1 Features</b> .   |
|      |   | 65-66       | Modify "QINT" and add "Remark" at <b>3.20.1 Features</b> .   |
|      |   | 72          | Add <b>4.6 Terminal Capacity Values</b> .  |
|      |   | 74          | Modify "MAX" values for CCI_CLK2_097M at <b>4.8.1(1) Input clock characteristics</b> .   |
|      |   | 78-82       | Modify a Note for Figure4.4, Figure4.5 and Add WAITZ1-WAITZ3 for Figure4.6, Figure4.7 at <b>4.8.3(3) Synchronous burst access MEMC access timing</b> . |
|      |   | 100         | Modify "Symbol" for DMAACKZn, RTDMAACKZoutput low level width at <b>4.8.6 External DMA Interface</b> .   |
|      |   | 101-102     | Add "Symbol" for CSISCKn output high/low level width and "Remark" at <b>4.8.7 CSI Interface</b> .  |
|      |   | 105-106     | Modify the signals "ETHn_RXDm" at <b>4.8.10 Ethernet Interface</b> .   |
|      |   | 107         | Modify "Parameter" and "MAX" value for TRACEDATA output delay time at <b>4.8.11(2) Trace interface</b> .   |
| 4.01 | Feb 28, 2017  | 30          | Modify description of the CCM_MDIN0-3 signals at <b>2.3.15 CC-Link Pins (Intelligent Device Station)</b> . (complement)                                |
|      |   | 58          | Modify interface system, synchronous relationship, and buffers at <b>3.14.1(1) External MCU Interface</b> . (complement)                               |
|      |   | 59          | Modify description of address conversion at <b>3.14.1(2) AHB master port function</b> . (expression alignment)   |
|      |   |             | Explicitly notate applicable modes at <b>3.14.1(3) Status check function</b> . (complement)  |
|      |   | 60          | Change from "state" to "wait" at <b>3.15.1 Features</b> . (expression alignment)   |
|      |   | 61          | Change pin names for wait signal at <b>3.16.1 Features</b> . (error correction)  |
|      |   | 62          | Add the ECC error interrupt function at <b>3.17.1 Features</b> . (new function)  |
|      |   |             | Correct operation of the AHB bus at occurrence of a 2-bit ECC error at <b>3.17.2 Read Buffer</b> . (error correction)                                  |
|      |   | 63          | Change expression of Header Endec at <b>3.18 Data RAM</b> . (expression alignment)   |
|      |   |             | Add an ECC error interrupt function at <b>3.18.1 Features</b> . (new function)   |
|      |   | 64          | Add an ECC error interrupt function at <b>3.19.1 Features</b> . (new function)   |
| 65   | Add a supported function "Internal DMA/Buffer Allocator/Header EnDec" at <b>3.20.1 Features</b> . (new function)  |             |  |
| 71   | Delete the column of 5kΩ resistor from Table 4.6 Input leakage current (error correction) and modify the symbol for the voltage of high-level output (IoL→IoH) in Table 4.7 (error correction) at <b>4.4 DC Characteristics</b> . |             |  |

| Rev. | Date         | Description       |   |
|------|--------------|-------------------|---|
|      |              | Page              | Summary   |
| 5.00 | Dec 28, 2018 | 3                 | 1.3 Overview, Table 1.2 Overview of R-IN32M3 (2/2)<br>Description of 1.5 V power supply for internal PHY was added.   |
|      |              | 6, 7,<br>10 to 12 | 1.5 Memory Maps<br>Note describing that the addresses the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the select boot mode, was added.<br>Figure 1.1 Memory Map (All) (R-IN32M3-EC)<br>Figure 1.2 Memory Map (All) (R-IN32M3-CL)<br>Figure 1.6 External MCU Interface Area (R-IN32M3-EC)<br>Figure 1.7 External MCU Interface Area (R-IN32M3-CL) |
|      |              | 6, 7              | 1.5 Memory Maps<br>Figure 1.1 Memory Map (All) (R-IN32M3-EC)<br>Figure 1.2 Memory Map (All) (R-IN32M3-CL)<br>Locations of instruction RAM area and instruction RAM mirror area were corrected.  |
|      |              | 10 to 12          | 1.5 Memory Maps<br>Figure 1.6 External MCU Interface Area (R-IN32M3-EC)<br>Figure 1.7 External MCU Interface Area (R-IN32M3-CL)<br>"Instruction RAM area" was corrected to "Instruction RAM mirror area".   |
|      |              | 23                | 2.3.5 Port Pins and Real-time Port Pins<br>The pin name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".  |
|      |              | 31                | 2.3.15 CC-Link Pins (Intelligent Device Station)<br>The name and functional descriptions of the CC-Link (intelligent device station) pins were modified.  |
|      |              | 70                | 4.2 Absolute Maximum Ratings, Table 4.4 Absolute Maximum Ratings<br>1.5 V type was added as the condition for power supply voltage.   |
|      |              | 71                | 4.3 Recommended Operating Conditions, Table 4.5 Recommended Operating Conditions<br>1.5 V power supply was added as the condition for power supply voltage.   |
|      |              | 93, 95            | 4.8.4 External MCU Interface Pins, (3) Asynchronous Mode<br>Figure 4.14 External MCU Read Timing (MEMCSEL = L, HIFSYNC = L)<br>Specification of "Address input hold time when advance reading" was added  |
|      |              | 100               | 4.8.5 Serial Flash ROM Interface<br>Specifications of $t_{DSMCCK}$ and $t_{DSMCKCS}$ were modified.   |
|      |              | —                 | Error corrected, description modified, and contents and expressions adjusted  |

## Instructions for the use of product

In this section, the precautions are described for over whole of CMOS device.

Please refer to this manual about individual precaution:

When there is a mention unlike the text of this manual, a mention of the text takes first priority

### 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

-The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

-The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

### 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

-The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

-When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

- Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.
- Ethernet is a registered trademark of Fuji Xerox Co., Ltd.
- IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers Inc.
- TRON is an acronym for "The Real-time Operation system Nucleus".
- ITRON is an acronym for "Industrial TRON".
- $\mu$ ITRON is an acronym for "Micro Industrial TRON".
- TRON, ITRON, and  $\mu$ ITRON do not refer to any specific product or products.
- EtherCAT® and TwinCAT® are registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany.
- CC-Link and CC-Link IE Field are registered trademarks of the CC-Link Partner Association (CLPA).
- Additionally all product names and service names in this document are a trademark or a registered trademark which belongs to the respective owners.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### **Renesas Electronics America Inc.**

1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351

#### **Renesas Electronics Canada Limited**

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

#### **Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

#### **Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### **Renesas Electronics (China) Co., Ltd.**

Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### **Renesas Electronics (Shanghai) Co., Ltd.**

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### **Renesas Electronics Hong Kong Limited**

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### **Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### **Renesas Electronics Singapore Pte. Ltd.**

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### **Renesas Electronics Malaysia Sdn.Bhd.**

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### **Renesas Electronics India Pvt. Ltd.**

No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### **Renesas Electronics Korea Co., Ltd.**

17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [ARM Microcontrollers - MCU category](#):*

*Click to view products by [Renesas manufacturer](#):*

Other Similar products are found below :

[MB9BF566NPMC-G-JNE2](#) [MK60DX256ZVMD10](#) [MKE02Z32VLC4R](#) [R7FS3A77C2A01CLK#AC1](#) [STM32F205ZGT6J](#)  
[STM32F439ZGY6TR](#) [CG8360AM](#) [CP8363AT](#) [CP8570AT](#) [R7FS7G27H2A01CLK#AC0](#) [CY8C4245LTI-DM405](#) [CY8C4245PVS-482](#)  
[MB9BF106NAPMC-G-JNE1](#) [MB9BF122LPMC1-G-JNE2](#) [MB9BF122LPMC-G-JNE2](#) [MB9BF128SAPMC-GE2](#) [MB9BF218TBGL-GE1](#)  
[MB9BF529TBGL-GE1](#) [XMC4500-E144F1024 AC](#) [MVF62NN151CMK40](#) [CP8347AT](#) [XMC4402-F64K256 AB](#) [AT91SAM7XC128B-AUR](#)  
[STM32L063C8T6](#) [STM32F215ZET6TR](#) [MKE06Z64VLD4](#) [MKE02Z16VLC2R](#) [ATSAMD20G18A-UUT](#) [MAX32631ICQ+](#)  
[MAX32630IWG+T](#) [MAX32630ICQ+](#) [SIM3L167-C-GQR](#) [STM32L052C8T6D](#) [5962-8506403MQA](#) [R7FS124773A01CNB#AC0](#) [MC-](#)  
[10105F1-821-FNA-M1-A](#) [STM32L031C6T6](#) [MK22FN512VDC12R](#) [SPC560B54L3C6E0X](#) [STM32F411CEU6TR](#) [STM32F769AIY6TR](#)  
[STM32F042G4U6TR](#) [MB9AF342MAPMC-G-JNE2](#) [S6E2CC8J0AGV2000A](#) [MB9AF008LWPMC-G-UNE2](#) [MB9AF131KAPMC-G-SNE2](#)  
[STM32F412ZGT6TR](#) [MB9BF121KPMC-G-JNE2](#) [STM32L011K4T6D](#) [VA10800-D000003PCA](#)