## X9111

FN8159
Single Supply/Low Power/1024-Tap/SPI Bus/Single Digitally-Controlled (XDCP ${ }^{\text {™ }}$ ) Potentiometer

The $X 9111$ integrates a single, digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.
The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR control the position of the wiper on the resistor array through the switches. Power-up recalls the contents of the default data register (DRO) to the WCR.

The XDCP can be used as a 3-terminal potentiometer or as a 2-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 1024 resistor taps - 10-bit resolution
- SPI serial interface for write, read, and transfer operations of the potentiometer
- Wiper resistance, $40 \Omega$ typical at 5 V
- Four nonvolatile Data Registers
- Nonvolatile storage of multiple wiper positions
- Power-on recall, loads saved wiper position on power-up
- Standby current $<3 \mu \mathrm{~A}$ maximum
- $\mathrm{V}_{\mathrm{CC}}: 2.7 \mathrm{~V}$ to 5.5 V operation
- 100k $\Omega$ end-to-end resistance
- 100-year data retention
- Endurance: 100,000 data changes per bit per register
- 14 Ld TSSOP
- Low-power CMOS
- Single supply version of the $\mathbf{X 9 1 1 0}$
- Pb-Free (RoHS compliant)


FIGURE 1. FUNCTIONAL DIAGRAM

## Circuit Level Applications

- Vary the gain of a voltage amplifier
- Provide programmable DC reference voltages for comparators and detectors
- Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency, and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the DC biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits


## System Level Applications

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems


## Ordering Information

| PART NUMBER <br> (Notes 2, 3) | PART MARKING | $V_{\text {cc }}$ LIMITS (V) | POTENTIOMETER ORGANIZATION ( $\mathrm{k} \Omega$ ) | TEMP RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE <br> (RoHS COMPLIANT) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X9111TV14IZ | X9111TV ZI | $5 \pm 10 \%$ | 100 | -40 to +85 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9111TV14Z | X9111TV Z |  |  | 0 to +70 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9111TV14Z-2.7 | X9111TV ZF | 2.7 to 5.5 |  | 0 to +70 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9111TV14IZ-2.7 (Note 1) | X9111TV ZG |  |  | -40 to +85 | 14 Ld TSSOP (4.4mm) | M14.173 |

NOTES:

1. Add "T1" suffix for 2.5 k unit tape and reel option.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), see product information page for X9111. For more information on MSL, see tech brief TB363.

## Detailed Functional Diagram



FIGURE 2. DETAILED FUNCTIONAL DIAGRAM

## Pin Configuration

X9111
(14 LD TSSOP) TOP VIEW


## Pin Descriptions

| PIN <br> (TSSOP) | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | SO | Serial Data Output |
| 2 | AO | Device Address |
| 3 | NC | No Connect |
| 4 | $\overline{\text { CS }}$ | Chip Select |
| 5 | SCK | Serial Clock |
| 6 | SI | Serial Data Input |
| 7 | $\mathrm{~V}_{\mathrm{SS}}$ | System Ground |
| 8 | $\overline{\mathrm{WP}}$ | Hardware Write Protect |
| 10 | $\overline{\text { HOLD }}$ | Device Address |
| 11 | $\mathrm{R}_{\mathrm{W}}$ | Wiper Terminal of the Potentiometer |
| 12 | $\mathrm{R}_{\mathrm{H}}$ | High Terminal of the Potentiometer |
| 13 | $\mathrm{R}_{\mathrm{L}}$ | Low Terminal of the Potentiometer |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | System Supply Voltage |
| 14 |  |  |

## Bus Interface Pins

## SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## SERIAL INPUT (SI)

Sl is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

## SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9111.

## HOLD ( $\overline{\text { HOLD }})$

$\overline{H O L D}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, $\overline{\text { HOLD }}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, $\overline{\mathrm{HOLD}}$ must be brought LOW while SCK is LOW. To resume communication, $\overline{H O L D}$ is brought HIGH, again while SCK is LOW. If the pause feature is not used, $\overline{\text { HOLD }}$ should be held HIGH at all times.

## DEVICE ADDRESS ( $\mathbf{A}_{\mathbf{0}}, \mathbf{A}_{\mathbf{1}}$ )

The address inputs are used to set the 8 -bit slave address. A match in the slave address serial data stream must be made with the address input (A1-A0) in order to initiate communication with the X9111.

## CHIP SELECT ( $\overline{\text { CS }})$

When $\overline{\text { CS }}$ is HIGH, the X9111 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. $\overline{\mathrm{CS}}$ LOW enables the X9111, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## HARDWARE WRITE PROTECT INPUT ( $\overline{W P}$ )

The WP pin when LOW prevents nonvolatile writes to the Data Registers.

## Potentiometer Pins

$\mathbf{R}_{\mathbf{H}}, \mathbf{R}_{\mathbf{L}}$
The $R_{H}$ and $R_{L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

## Rw

The wiper pin is equivalent to the wiper terminal of a mechanical potentiometer.

## Bias Supply Pins

## SYSTEM SUPPLY VOLTAGE ( $\mathbf{V}_{\mathbf{C C}}$ ) AND SUPPLY GROUND (Vss)

The $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$ is the system supply voltage. The $\mathrm{V}_{\mathrm{SS}}$ pin is the system ground.

## Other Pins

## NO CONNECT (NC)

Pin should be left open. This pin is used for Intersil manufacturing and test purposes.


FIGURE 3. DETAILED POTENTIOMETER BLOCK DIAGRAM

## Principles of Operation

## Device Description

## SERIAL INTERFACE

The X9111 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked-in on the rising SCK. $\overline{\mathrm{CS}}$ must be LOW and the $\overline{\text { HOLD }}$ and $\overline{\mathrm{WP}}$ pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

## ARRAY DESCRIPTION

The X9111 is comprised of a resistor array (see Figure 3). The array contains the equivalent of 1,023 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper ( $\mathrm{R}_{\mathrm{W}}$ ) output. Within the individual array, only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.

## WIPER COUNTER REGISTER (WCR)

The X9111 contains a Wiper Counter Register (see Table 1 on page 5) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways:

1. It may be written directly by the host via the write Wiper Counter Register instruction (serial load).
2. It may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register.
3. It is loaded with the contents of its Data Register zero (DRO) upon power-up.
The Wiper Counter Register is a volatile register, meaning its contents are lost when the X9111 is powered-down. Although the register is automatically loaded with the value in RO upon power-up, this may be different from the value present at powerdown. Power-up guidelines are recommended to ensure proper loadings of the RO value into the WCR.

## DATA REGISTERS (DR3 TO DR0)

The potentiometer has four 10-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

A DR[9:0] is used to store one of the 1024 wiper positions ( 0 ~1023). See Table 2 on page 5

## STATUS REGISTER (SR)

This 1-bit status register is used to store the system status (see Table 4).

WIP: Write In Progress status bit, read only.

- When WIP = 1 , indicates that high-voltage write cycle is in progress.
- When WIP $=0$, indicates that no high-voltage write cycle is in progress.


## Device Instructions

## Identification Byte (ID and A)

The first byte sent to the X9111 from the host, following a $\overline{\mathbf{C S}}$ going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device ID for the X9111; this is fixed as 0101[B] (refer to Table 5 on page 6).

The A1-A0 bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1-A0 input pins. The slave address is externally specified by the user. The X9111 compares the serial data stream with the address input state; a successful compare of the address bits is required for the X9111 to successfully continue the command sequence. Only the device whose slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$. The $\mathrm{R} / \overline{\mathrm{W}}$ bit is used to set the device to either read or write mode.

## Instruction Byte and Register Selection

The next byte sent to the X9111 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 5.

TABLE 1. WIPER LATCH, WL (10-BIT), WCR9-WCRO: USED TO STORE THE CURRENT WIPER POSITION (VOLATILE, V)

| WCR9 | WCR8 | WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | V | V | V | V | V | V | V | V | V |
| $(\mathrm{MSB})$ |  |  |  |  |  |  |  |  |  |

TABLE 2. DATA REGISTER, DR (10-BIT), BIT 9-BIT 0: USED TO STORE WIPER POSITIONS OR DATA (NONVOLATILE, NV)


TABLE 3. STATUS REGISTER, SR (1-BIT)

| WIP |
| :---: |
| (LSB) |

TABLE 4. IDENTIFICATION BYTE FORMAT


TABLE 5. INSTRUCTION BYTE FORMAT

| INSTRUCTION OPCODE <br> 人 |  |  |  | REGISTER SELECTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\overbrace{}^{\text {Cl }}$ |  |  |  |  |
| 12 | 11 | 10 | 0 | RB |  | RA | 0 | 0 |
| (MSB) |  |  |  |  |  |  |  | (LSB) |
|  |  |  |  | RB | RA | REGISTER |  |  |
|  |  |  |  | 0 | 0 | DRO |  |  |
|  |  |  |  | 0 | 1 | DR1 |  |  |
|  |  |  |  | 1 | 0 | DR2 |  |  |
|  |  |  |  | 1 | 1 |  |  |  |

Five of the seven instructions are four bytes in length. These instructions are:

- Read Wiper Counter Register - read the current wiper position of the selected pot.
- Write Wiper Counter Register - change current wiper position of the selected pot.
- Read Data Register - read the contents of the selected data register.
- Write Data Register - write a new value to the selected data register.
- Read Status - This command returns the contents of the WIP bit, which indicates if the internal write cycle is in progress.

The basic sequence of the four byte instructions is illustrated in Figure 5 on page 7. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. The Read Status Register instruction is the only unique format (see Figure 6 on page 7).

Two instructions require a two-byte sequence to complete (see Figure 4 on page 7). These instructions transfer data between the host and the X9111, either between the host and one of the Data Registers, or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register - This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register - This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
See Instruction format for more details.


## Write in Process (WIP bit)

The contents of the Data Registers are saved to nonvolatile memory when the $\overline{\mathrm{CS}}$ pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command (see Figure 6 on page 7).

## Power-Up and Power-Down Requirements

There are no restrictions on the power-up condition of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins provided that the $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to the voltages at $\mathrm{R}_{\mathrm{H}}$, $\mathrm{R}_{\mathrm{L}}$, and $\mathrm{R}_{\mathrm{W}}$, i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}, \mathrm{R}_{\mathrm{W}}$. There are no restrictions on the power-down condition. However, the datasheet parameters for the DCP do not apply until 1 millisecond after $\mathrm{V}_{\mathrm{CC}}$ reaches its final value.


FIGURE 4. TWO-BYTE INSTRUCTION SEQUENCE


FIGURE 5. FOUR-BYTE INSTRUCTION SEQUENCE (WRITE OR READ FOR WCR OR DATA REGISTERS)


FIGURE 6. FOUR-BYTE INSTRUCTION SEQUENCE (READ STATUS REGISTERS)

TABLE 6. INSTRUCTION SET

| INSTRUCTION |  | INSTRUCTION SET |  |  |  |  |  |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/ $\overline{\mathbf{W}}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $l_{1}$ | 0 | RB | RA | 0 | 0 |  |
| Read Wiper Counter Register | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Read the contents of the Wiper Counter Register |
| Write Wiper Counter Register | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Write new value to the Wiper Counter Register |
| Read Data Register | 1 | 1 | 0 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Read the contents of the Data Register pointed to RB-RA |
| Write Data Register | 0 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Write new value to the Data Register pointed to RB-RA |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register |
| XFR Wiper Counter Register to Data Register | 0 | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA |
| Read Status (WIP Bit) | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | Read the status of the internal write cycle, by checking the WIP bit (read status register). |

NOTE: $1 / 0=$ data is one or zero

## Instruction Format

## Read Wiper Counter Register (WCR)

| $\begin{gathered} \overline{\mathbf{C S}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | Register Addresses |  |  |  | Wiper Position (Sent by X9111 on S0) |  |  |  |  |  |  |  | Wiper Position (sent by X9111 on S0) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | A1 | A0 | - | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | W <br> C <br> R <br> 9 | W C R 8 | W C R 7 7 | W C R 6 | $W$ $C$ $R$ R 5 | W C R 4 | W C R 3 | W C R 2 | W C R 1 | W C R 0 |  |

## Write Wiper Counter Register (WCR)

| $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | Register <br> Addresses |  |  |  | Wiper Position (Sent by Master on SI) |  |  |  |  |  |  |  | Wiper Position (Sent by Master on SI) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | A1 | A0 | 2118 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | W C R 9 | W C R 8 | W C R 7 | W C R 6 | W C R 5 | W C R 4 | W C R 3 | W C R 2 | W C R 1 | W C R 0 |  |

## Read Data Register (DR)

| $\overline{\mathrm{CS}}$ <br> Falling <br> Edge | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | Register <br> Addresses |  |  |  | Wiper Position (Sent by X9111 on SO) |  |  |  |  |  |  |  | Wiper Position (sent by X9111 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | A1 | AO | - | 1 | 0 | 1 | 0 | RB | RA | 0 | 0 | X | X | X | X | X | X | W C R 9 | W C R 8 | W C R 7 | W C R 6 | W C R 5 | W C R 4 | W C R 3 | W C R 2 | W C R 1 | W C R 0 |  |

Write Data Register (DR)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\overline{\mathrm{CS}} \\
\text { Falling }
\end{gathered}
\] \& \multicolumn{4}{|l|}{Device Type Identifier} \& \multicolumn{4}{|c|}{\begin{tabular}{l}
Device \\
Addresses
\end{tabular}} \& \multicolumn{4}{|r|}{Instruction Opcode} \& \multicolumn{4}{|c|}{Register Addresses} \& \multicolumn{8}{|c|}{Wiper Position or Data (Sent by Master on SI)} \& \multicolumn{8}{|c|}{Wiper Position or Data (Sent by Master on SI)} \& \multirow[t]{2}{*}{\begin{tabular}{l}
\(\overline{\mathrm{CS}}\) \\
Rising Edge
\end{tabular}} \& \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline Edge \& 0 \& 1 \& 0 \& 1 \& 0 \& A1 \& AO \& ¢ \& 1 \& 1 \& 0 \& 0 \& RB \& RA \& 0 \& 0 \& X \& X \& X \& X \& X \& X \& \begin{tabular}{c} 
W \\
C \\
R \\
\hline 9
\end{tabular} \& W
C
R
8 \& W
C
R
7 \& W
C
R
6 \& W
C
R
5 \& W
C
R
4 \& W
C
R

3 \& W
C
R
2 \& W
C
R
1 \& W
C
R
0 \& \& \& <br>
\hline
\end{tabular}

## Transfer Data Register (DR) to Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ <br> Falling Edge | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | Register <br> Addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | A1 | A0 | ${ }_{1}^{11}$ | 1 | 1 | 0 | 0 | RB | RA | 0 | 0 |  |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| $\overline{\mathrm{CS}}$ <br> Falling Edge | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | Register Addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | A1 | AO | 118 | 1 | 1 | 1 | 0 | RB | RA | 0 | 0 |  |  |

## Read Status Register (SR)

| $\overline{\mathrm{CS}}$ <br> Falling | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | Register <br> Addresses |  |  |  | Status Data (Sent by Slave on SO) |  |  |  |  |  |  |  | Status Data <br> (Sent by Slave on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| e | 0 | 1 | 0 | 1 | 0 | A1 | A0 | - | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | WIP |  |

NOTES:
4. "A0 and A1": stand for the device address sent by the master.
5. WCRx refers to wiper position data in the Wiper Counter Register.
6. "X": Don't Care.

## Absolute Maximum Ratings

| Temperature under bias | $+135^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature | .$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on SCK any address input with respect to $\mathrm{V}_{\mathrm{SS}}$. | $.-1 V \text { to }+7 V$ |
| $\Delta V=\|(\mathrm{VH}-\mathrm{VL})\|$ | OV to $\mathrm{V}_{\mathrm{Cc}}$ |
| Pb -Free Reflow Profile | see TB493 |
| IW (10s) |  |

## Recommended Operating Conditions

| Temperature Range |  |
| :---: | :---: |
| Commercial. | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | $.40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) Limits |  |
| X9111 | . $5 \mathrm{~V} \pm 10 \%$ |
| x9111-2.7 | 2.7V to 5.5V |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## Analog Characteristics Over recommended industrial operation conditions unless otherwise stated.



NOTES:
7. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
8. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
9. $\mathrm{MI}=\mathrm{RTOT} / 1023$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 1023$, single pot
10. $n=0,1,2, \ldots, 1023 ; m=0,1,2, \ldots, 1022$.
11. ESD Rating on RH, RL, RW pins is 1.5 kV (HBM, $1.0 \mu \mathrm{~A}$ leakage maximum), ESD rating on all other pins is 2.0 kV .

DC Operating Characteristics over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | min. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c C } 1}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Active) | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\text { Open, } \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \text { Other inputs }=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\text {CC }}$ Supply Current (Nonvolatile Write) | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\text { Open, } \mathrm{v}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \text { Other inputs }=\mathrm{v}_{\mathrm{SS}} \end{aligned}$ |  | 1 | 5 | mA |
| $I_{\text {SB }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) | $\mathrm{SCK}=\mathrm{SI}=\mathrm{V}_{\mathrm{SS}}$, Address $=\mathrm{V}_{\mathrm{SS}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 3 | $\mu \mathrm{A}$ |
| ${ }_{\text {LII }}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+1$ | v |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -1 |  | $\mathrm{V}_{\text {CC }} \times 0.3$ | v |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | v |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{IOH}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq+3 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }}-0.8$ |  |  | v |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \leq+3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  |  | v |

## Endurance And Data Retention

| PARAMETER | MIN | UNITS |
| :---: | :---: | :---: |
| Minimum Endurance | 100,000 | Data changes per bit per register |
| Data Retention | 100 | Years |

## Capacitance

| SYMBOL | TEST | TEST CONDITIONS | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN/OUT }}$ (Note 12) | Input/Output Capacitance (SI) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}($ Note 12) | Output Capacitance (SO) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {IN }}($ Note 12) | Input Capacitance (AO, $\overline{\mathbf{C S}}, \overline{\mathrm{WP}}, \overline{\mathrm{HOLD}}$, and SCK) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 6 | pF |

## Power-Up Timing

| SYMBOL | PARAMETER | MIN | MAX |
| :---: | :--- | :---: | :---: |
| $t_{r} V_{\text {CC }}$ (Note 12) | $\mathrm{V}_{\text {CC }}$ Power-Up Rate | 0.2 | 50 |
| $\mathrm{t}_{\text {PUR }}$ (Note 13) | Power-Up to Initiation of Read Operation |  | UNIT |
| $\mathrm{t}_{\text {PUW }}$ (Note 13) | Power-Up to Initiation of Write Operation |  | $\mathbf{1}$ |

NOTES:
12. This parameter is not $100 \%$ tested.
13. $\mathrm{t}_{\text {PUR }}$ and $\mathrm{t}_{\text {PUW }}$ are the delays required from the time the (last) power supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$ is stable until the specific instruction can be issued. These parameters are not $100 \%$ tested.

## AC Test Conditions

| Input pulse levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :---: |
| Input rise and fall times | 10 ns |
| Input and output timing level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

## X9111

## Equivalent AC Load Circuit



## AC Timing

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | SSI/SPI Clock Frequency |  | 2.5 | MHz |
| $\mathrm{t}_{\mathrm{CYC}}$ | SSI/SPI Clock Cycle Time | 400 |  | ns |
| $t_{\text {WH }}$ | SSI/SPI Clock High Time | 150 |  | ns |
| ${ }^{\text {W WL }}$ | SSI/SPI Clock Low Time | 150 |  | ns |
| $t_{\text {LEAD }}$ | Lead Time | 150 |  | ns |
| ${ }_{\text {t }}$ LAG | Lag Time | 150 |  | ns |
| $\mathrm{t}_{\text {SU }}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{C S}$ Input Set-Up Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\text { CS }}$ Input Rise Time |  | 50 | ns |
| $\mathrm{t}_{\mathrm{FI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Fall Time |  | 50 | ns |
| ${ }^{\text {DIS }}$ | SO Output Disable Time | 0 | 500 | ns |
| $t_{V}$ | SO Output Valid Time |  | 100 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO Output Hold Time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SO Output Rise Time |  | 50 | ns |
| $\mathrm{t}_{\mathrm{FO}}$ | SO Output Fall Time |  | 50 | ns |
| $\mathrm{t}_{\text {HOLD }}$ | $\overline{\text { HOLD }}$ Time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | $\overline{\text { HOLD Set-Up Time }}$ | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HH}}$ | $\overline{\text { HOLD }}$ Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ |  |  | 100 | ns |
| $t_{L Z}$ | $\overline{\text { HOLD }}$ High to Output in Low-Z |  | 100 | ns |
| T | Noise Suppression Time Constant at SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Inputs |  | 20 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | $\overline{\text { CS }}$ Deselect Time | 100 |  | ns |
| ${ }^{\text {t WPASU }}$ | $\overline{\text { WP, A0, A1 Set-Up Time }}$ | 0 |  | ns |
| ${ }^{\text {tWPAH }}$ | $\overline{\text { WP, A0, A1 Hold Time }}$ | 0 |  | ns |

## X9111

High-Voltage Write Cycle Timing

| SYMBOL | PARAMETER | TYP | MAX |
| :---: | :--- | :---: | :---: |
| $t_{\text {WR }}$ | High-Voltage Write Cycle Time (Store Instructions) | 5 | 10 |

## XDCP Timing

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {twRPO }}$ | Wiper Response Time after the Third (Last) Power Supply is Stable | 5 | 10 | $\mu \mathrm{s}$ |
| ${ }^{\text {t WRL }}$ | Wiper Response Time after Instruction Issued (All Load Instructions) | 5 | 10 | $\mu \mathrm{S}$ |

## Symbol Table

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- | :--- |
|  | Must be <br> steady | Will be <br> steady |
| May change |  |  |
| from Low to |  |  |
| High | Will change <br> from Low to <br> High |  |
| May change |  |  |
| from High to |  |  |
| Low |  |  | | Will change |
| :--- |
| from High to |
| Low |

## Timing Diagrams



FIGURE 7. INPUT TIMING


FIGURE 8. OUTPUT TIMING


Figure 9. hold timing

## Timing Diagrams (continuas)



FIGURE 10. XDCP TIMING (FOR ALL LOAD INSTRUCTIONS)


FIGURE 11. WRITE PROTECT AND DEVICE ADDRESS PINS TIMING

## Applications information

## Basic Configurations of Electronic Potentiometers



FIGURE 12. THREE-TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER


FIGURE 13. TWO-TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT

## Application Circuits



$$
V_{0}=\left(1+R_{2} / R_{1}\right) V_{S}
$$

FIGURE 14. NONINVERTING AMPLIFIER


FIGURE 16. OFFSET VOLTAGE ADJUSTMENT

$\mathrm{V}_{\mathrm{O}}=\mathrm{G} \mathrm{V}_{\mathrm{S}}$
$-1 / 2 \leq \mathrm{G} \leq+1 / 2$
FIGURE 18. ATTENUATOR


FIGURE 15. VOLTAGE REGULATOR


$$
\begin{aligned}
& \mathrm{V}_{\mathrm{UL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}(\text { max }) \\
& \mathrm{R}_{\mathrm{LL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}(\text { min })
\end{aligned}
$$

FIGURE 17. COMPARATOR WITH HYSTERISIS


## Application Circuits (Continued)



FIGURE 20. INVERTING AMPLIFIER


FIGURE 21. EQUIVALENT L-R CIRCUIT


FREQUENCY $\propto \mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}, \mathbf{C}$ AMPLITUDE $\propto \mathbf{R}_{\mathbf{A}}, \mathbf{R}_{\mathbf{B}}$

FIGURE 22. FUNCTION GENERATOR

Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.
Please visit our website to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| October 13, 2016 | FN8159.5 | Updated entire datasheet applying Intersil's new standards. <br> Updated the Ordering Information table on page 2. <br> Updated Notes 1 and 2. Added Note 3. <br> In "AC Timing" on page 12, changed fsck maximum specification from "2.0" to "2.5". <br> Added Revision History and About Intersil sections. <br> Updated Package Outline Drawing M14.173 to the latest revision changes are as follows: <br> -Updated drawing to remove table and added land pattern |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.
For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 2005-2016. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing <br> \section*{M14.173}

14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 3, 10/09


SIDE VIEW

TYPICAL RECOMMENDED LAND PATTERN

For the most recent package outline drawing, see M14.173.


DETAIL "X"

NOTES:

1. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane $\mathbf{H}$.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm .
6. Dimension in () are for reference only.
7. Conforms to JEDEC MO-153, variation AB-1.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5112ZI-50-GT3 CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4451-103E/ML MCP4532T-103E/MF MCP4631-503E/ST MCP4661502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML MCP4021-103E/MS MAX5387LAUD+ DS1855E-010+ MAX5160LEUA+T MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-10-G CAT5113LI-50-G CAT5114LI-00-G AD5245BRJZ5-R2 AD5115BCPZ10500R7 AD5116BCPZ10-500R7 AD5116BCPZ5-500R7 AD5116BCPZ80-500R7 AD5122ABCPZ100-RL7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5143BCPZ10-RL7 AD5253BRUZ10 AD5253BRUZ50 AD5254BRUZ1-RL7 AD5144TRUZ10-EP AD5160BRJZ100-RL7 AD5160BRJZ10-RL7 AD5161BRMZ10 AD5161BRMZ100 AD5161BRMZ5 AD5161BRMZ5-RL7 AD5170BRMZ2.5-RL7 AD5162WBRMZ100-RL7 AD5165BUJZ100-R2 AD5165BUJZ100-R7 AD5170BRMZ10 AD5170BRMZ10-RL7

