The X9271 integrates a single, digitally controlled potentiometer ( $\mathrm{XDCP}^{\text {M }}$ ) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented by using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile data registers that can be directly written to and read by the user. The contents of the WCR control the position of the wiper on the resistor array though the switches. Power-up recalls the contents of the default data register (DRO) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 256 Resistor Taps
- SPI Serial Interface for Write, Read, and Transfer Operations of Potentiometer
- Wiper Resistance, $100 \Omega$ typical at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- 16 Nonvolatile Data Registers
- Nonvolatile Storage of Multiple Wiper Positions
- Power-on Recall; Loads Saved Wiper Position on Power-up
- Standby Current $<3 \mu \mathrm{~A}$ Max
- $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V Operation
- $50 \mathrm{k} \Omega$ End-to-End Resistance
- 100-yr Data Retention
- Endurance: 100,000 Data Changes per Bit per Register
- 14-Lead TSSOP
- Low-power CMOS
- Pb-Free Plus Anneal Available (RoHS Compliant)


## Functional Diagram



## Ordering Information

| PART NUMBER <br> (Notes 2, 3) | PART MARKING | $\mathrm{V}_{\mathrm{CC}}$ LIMITS <br> (V) | POTENTIOMETER ORGANIZATION (k $\Omega$ ) | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE Pb-Free | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X9271UV14IZ (Note 1) | X9271 UVZI | $5 \pm 10 \%$ | 50 | -40 to +85 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9271UV14Z (Note 1) | X9271 UVZ | $5 \pm 10 \%$ | 50 | 0 to +70 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9271UV14IZ-2.7 | X9271 UVZG | 2.7 to 5.5 | 50 | -40 to +85 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9271UV14IZ-2.7T1 | X9271 UVZG | 2.7 to 5.5 | 50 | -40 to +85 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9271UV14Z-2.7 (No longer available, recommended replacement: X9271UV14IZ-2.7T1) | X9271 UVZF | 2.7 to 5.5 | 50 | 0 to +70 | 14 Ld TSSOP (4.4mm) | M14.173 |
| X9271UV14Z-2.7T1 (No longer available, recommended replacement: X9271UV14IZ-2.7T1) | X9271 UVZF | 2.7 to 5.5 | 50 | 0 to +70 | 14 Ld TSSOP (4.4mm) | M14.173 |

NOTES:

1. Add "-T"" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for X9271. For more information on MSL please see Tech Brief TB363.

## Pin Configuration



## Pin Descriptions

| PIN NUMBER | PIN NAME |  |
| :---: | :---: | :--- |
| 1 | SO | FUNCTION |
| 2 | A 0 | Devial Data Output |
| 3 | NC | No Connect |
| 4 | $\overline{\mathrm{CS}}$ | Chip Select |
| 5 | SCK | Serial Clock |
| 6 | SI | Serial Data Input |
| 7 | V |  |
| 8 | $\overline{\mathrm{WP}}$ | System Ground |
| 9 | A 1 | Hardware Write Protect |
| 10 | HOLD | Device Address |
| 11 | $\mathrm{R}_{\mathrm{W}}$ | Wevice Select. Pause the serial bus. |
| 12 | $\mathrm{R}_{\mathrm{H}}$ | Hiper Terminal of Potentiometer |
| 13 | $\mathrm{R}_{\mathrm{L}}$ | Low Terminal of Potentiometer Potentiometer |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | System Supply Voltage |

## Detailed Functional Diagram



## Circuit-Level Applications

- Vary the gain of a voltage amplifier.
- Provide programmable DC reference voltages for comparators and detectors.
- Control the volume in audio circuits.
- Trim out the offset voltage error in a voltage amplifier circuit.
- Set the output voltage of a voltage regulator.
- Trim the resistance in Wheatstone bridge circuits.
- Control the gain, characteristic frequency, and Q-factor in filter circuits.
- Set the scale factor and zero point in sensor signal conditioning circuits.
- Vary the frequency and duty cycle of timer ICs.
- Vary the DC biasing of a pin diode attenuator in RF circuits.
- Provide a control variable (I, V, or R) in feedback circuits.


## System-Level Applications

- Adjust the contrast in LCD displays.
- Control the power level of LED transmitters in communication systems.
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems.
- Control the gain in audio and home entertainment systems.
- Provide the variable DC bias for tuners in RF wireless systems.
- Set the operating points in temperature control systems.
- Control the operating point for sensors in industrial systems.
- Trim offset and gain errors in artificial intelligence systems.


## Pin Descriptions

## Bus Interface Pins

SERIAL OUTPUT (SO)
The Serial Output (SO) is the serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## SERIAL INPUT (SI)

The Serial Input (SI) is the serial data input pin. All operational codes, byte addresses, and data to be written to the potentiometers and potentiometer registers are input on this pin. Data is latched by the rising edge of the serial clock.

## SERIAL CLOCK (SCK)

The Serial Clock (SCK) input is used to clock data into and out of the X9271.

## HOLD (HOLD)

$\overline{\mathrm{HOLD}}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is under way, $\overline{\mathrm{HOLD}}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, $\overline{\text { HOLD }}$ must be brought LOW while SCK is LOW. To resume communication, $\overline{\text { HOLD }}$ is brought HIGH, again while SCK is LOW. If the pause feature is not used, $\overline{\mathrm{HOLD}}$ should be held HIGH at all times. CMOS level input.

## DEVICE ADDRESS (A1 - A0)

The Device Address (A1-A0) inputs are used to set the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9271.

## CHIP SELECT ( $\overline{C S}$ )

When Chip Select $(\overline{\mathrm{CS}})$ is HIGH, the X9271 is deselected, the SO pin is at high impedance and (unless an internal write cycle is under way) the device is in standby state. $\overline{\mathrm{CS}}$ LOW enables the X9271, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## Potentiometer Pins

$\mathbf{R}_{\mathbf{H}}, \mathbf{R}_{\mathrm{L}}$
The $R_{H}$ and $R_{L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

## $R_{W}$

The wiper pin $\left(R_{W}\right)$ is equivalent to the wiper terminal of a mechanical potentiometer.

## Supply Pins

SYSTEM SUPPLY VOLTAGE ( $\mathbf{V}_{\mathrm{Cc}}$ ) AND SUPPLY GROUND (VSS)
The System Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) pin is the system supply voltage. The Supply Ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$ pin is the system ground.

## Other Pins

HARDWARE WRITE PROTECT INPUT ( $\overline{\mathrm{WP}}$ )
The Hardware Write Protect Input ( $\overline{\mathrm{WP}}$ ) pin, when LOW, prevents nonvolatile writes to the data registers.

## NO CONNECT

No Connect pins should be left floating. These pins are used for Intersil manufacturing and testing purposes.

## Principles of Operation

## Device Description

## SERIAL INTERFACE

The X9271 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. $\overline{\mathrm{CS}}$ must be LOW and the $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{WP}}$ pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three-state outputs. This can help to reduce system pin count.

## ARRAY DESCRIPTION

The X9271 is composed of a resistor array (Figure 1). The array contains the equivalent of 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ inputs).
At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper ( $\mathrm{R}_{\mathrm{W}}$ ) output. Within each individual array, only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The eight bits of the WCR (WCR[7:0]) are decoded to select, and enable, one of 256 switches (Table 1).

## POWER-UP AND POWER-DOWN RECOMMENDATIONS

There are no restrictions on the power-up or power-down conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins, provided that $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and $\mathrm{V}_{\mathrm{W}}$; i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}, \mathrm{V}_{\mathrm{W}}$. The $V_{C C}$ ramp rate specification is always in effect.


FIGURE 1. DETAILED POTENTIOMETER BLOCK DIAGRAM

## Device Description

## Wiper Counter Register (WCR)

The X9271 contains a Wiper Counter Register (WCR) for the DCP potentiometer. The WCR can be envisioned as an 8-bit parallel and serial load counter, with its outputs decoded to select one of 256 switches along its resistor array (Table 1). The contents of the WCR can be altered in four ways:

1. It can be written directly by the host via the Write Wiper Counter Register instruction (serial load).
2. It can be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register instruction (parallel load).
3. It can be modified one step at a time by the Increment/ Decrement instruction.
4. It is loaded with the contents of its Data Register zero (DR0) upon power-up.
The WCR is a volatile register; that is, its contents are lost when the X9271 is powered down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Powerup guidelines are recommended to ensure proper loading of the R0 value into the WCR. The DR0 value of Bank 0 is the default value.

## Data Registers (DR3-DR0)

The potentiometer has four 8-bit nonvolatile Data Registers. These can be read or written directly by the host (Table 2). Data can also be transferred between any of the four Data

Registers and the associated WCR. All operations changing data in one of the Data Registers are nonvolatile operations and take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bits [7:0] are used to store one of the 256 wiper positions or data ( $0 \sim 255$ ).

## Status Register (SR)

The 1-bit Status Register is used to store the system status (Table 3).
WIP: Write In Progress status bit; read only.

- WIP = 1 indicates that a high-voltage write cycle is in progress.
- WIP $=0$ indicates that no high-voltage write cycle is in progress

TABLE 1. WIPER COUNTER REGISTER, WCR (8-bit), WCR[7:0]: Used to store current wiper position (Volatile, V)

| WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | V | V | V | V | V | V | V |
| (MSB) |  |  |  |  |  |  | (LSB) |

TABLE 2. DATA REGISTER, DR (8-BIT), DR[7:0]: Used to store wiper positions or data (Nonvolatile, NV)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NV | NV | NV | NV | NV | NV | NV | NV |
| MSB |  |  |  |  |  |  | LSB |

TABLE 3. STATUS REGISTER, SR (WIP is 1-bit)

| WIP |
| :---: |
| (LSB) |

## Device Description

## Instructions

## IDENTIFICATION BYTE (ID AND A)

The first byte sent to the X9271 from the host, following a CS going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bit is the device ID for the X9271; this is fixed as $0101[B]$ (Table 4).

The A1-A0 bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1A0 input pins. The slave address is externally specified by the user. The X9271 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9271 to successfully continue the command sequence. Only the device for which slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

## INSTRUCTION BYTE (I[3:0])

The next byte sent to the X9271 contains the instruction and register pointer information. The three most significant bits are used to provide the instruction operation code (I[3:0]). The RB and RA bits point to one of the four Data Registers. P0 is the POT selection; since the X9271 is single POT, $\mathrm{P} 0=0$. The format is shown in Table 7.

REGISTER BANK SELECTION (R1, R0, P1, P0)
There are 16 registers organized into four banks. Bank 0 is the default bank of registers. Only Bank 0 registers can be used for the data register to Wiper Counter Register operations.

Banks 1, 2, and 3 are additional banks of registers (12 total) that can be used for SPI write and read operations. The data registers in Banks 1, 2, and 3 cannot be used for direct read/write operations to the Wiper Counter Register (Tables 5 and 6).

TABLE 4. IDENTIFICATION BYTE FORMAT

| DEVICE TYPE IDENTIFIER |  |  |  | SET TO 0 FOR PROPER OPERATION |  | INTERNAL SLAVE ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID3 | ID2 | ID1 | IDO | 0 | 0 | A1 | A0 |
| 0 | 1 | 0 | 1 |  |  |  |  |
| (MSB) |  |  |  |  |  |  | (LSB) |

TABLE 5. REGISTER SELECTION (DR0 TO DR3)

| RB | RA | REGISTER <br> SELECTION | OPERATIONS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Data Register Read and Write; Wiper <br> Counter Register Operations |
| 0 | 1 | 1 | Data Register Read and Write; Wiper <br> Counter Register Operations |
| 1 | 0 | 2 | Data Register Read and Write; Wiper <br> Counter Register Operations |
| 1 | 1 | 3 | Data Register Read and Write; Wiper <br> Counter Register Operations |

TABLE 6. REGISTER BANK SELECTION (BANK 0 TO BANK 3)

| P1 | P0 | BANK <br> SELECTION | OPERATIONS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Data Register Read and Write; Wiper <br> Counter Register Operations |
| 0 | 1 | 1 | Data Register Read and Write Only |
| 1 | 0 | 2 | Data Register Read and Write Only |
| 1 | 1 | 3 | Data Register Read and Write Only |

TABLE 7. INSTRUCTION BYTE FORMAT

| INSTRUCTION OPCODE |  |  |  | REGISTER <br> SELECTION |  | REGISTER BANK SELECTION FOR <br> SP1 REGISTER WRITE AND READ OPERATIONS) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | POTENTIOMETER SELECTION <br> (WCR SELECTION) (Note 4) |
| 13 | 12 | 11 | P0 |  |  | RB | RA | P1 | P0 |
| (MSB) |  |  |  |  |  |  | (LSB) |

NOTE:
4. Set to $\mathrm{PO}=0$ for potentiometer operations.

## Device Description

## Instructions

Five of the eight instructions are three bytes in length. These instructions are:

- Read Wiper Counter Register: Read the current wiper position of the potentiometer.
- Write Wiper Counter Register: Change current wiper position of the potentiometer.
- Read Data Register: Read the contents of the selected Data Register.
- Write Data Register: Write a new value to the selected Data Register.
- Read Status: This command returns the contents of the WIP bit, which indicates if the internal write cycle is in progress.

See Table 8 for details of the instruction set.
The basic sequence of the 3-byte instruction is shown in Figure 2. These 3-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action is delayed by $t_{W R L}$. A transfer from the WCR (current wiper position) to a Data Register is a write to nonvolatile memory and takes a minimum of $t_{W R}$ to complete. The transfer can occur between one of the four potentiometers and one of its associated registers, or it may occur globally, where the transfer occurs between all potentiometers and one associated register. The Read Status Register instruction is the only unique format (Figure 3).

Two instructions require a 2-byte sequence to complete (Figure 4). These instructions transfer data between the host and the X9271; either between the host and one of the data registers, or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register: Transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register: Transfers the contents of the specified Wiper Counter Register to the associated Data Register.

The final command is Increment/Decrement (Figures 5 and $\underline{6}$ ). It is different from the other commands, because its length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment step, thereby providing a fine-tuning capability to the host. For each SCK clock pulse ( $\mathrm{t}_{\mathrm{HIGH}}$ ) while SI is HIGH, the selected wiper moves one resistor segment towards the $R_{H}$ terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper moves one resistor segment towards the $R_{L}$ terminal.

## Write-in-Process (WIP) Bit

The contents of the Data Registers are saved to nonvolatile memory when the $\overline{\mathrm{CS}}$ pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by the Write-in-Process bit (WIP). The WIP bit is read with a Read Status command.


Data Register Bit [7:0] for all values of P1 and P0

FIGURE 2. THREE-BYTE INSTRUCTION SEQUENCE (WRITE)


FIGURE 3. THREE-BYTE INSTRUCTION SEQUENCE (READ)


These commands only valid when $\mathrm{P} 1=\mathrm{P} 0=0$
FIGURE 4. TWO-BYTE INSTRUCTION SEQUENCE


FIGURE 5. INCREMENT/DECREMENT INSTRUCTION SEQUENCE


FIGURE 6. INCREMENT/DECREMENT TIMING LIMITS

TABLE 8. INSTRUCTION SET

| INSTRUCTION | INSTRUCTION SET <br> (1/0 = DATA IS ONE OR ZERO) |  |  |  |  |  |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13 | 12 | 11 | 10 | RB | RA | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |
| Read Wiper Counter Register | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1/0 | Read contents of Wiper Counter Register. |
| Write Wiper Counter Register | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1/0 | Write new value to Wiper Counter Register. |
| Read Data Register | 1 | 0 | 1 | 1 | 1/0 | 1/0 | 1/0 | 1/0 | Read contents of Data Register pointed to by P1 - P0 and RB - RA. |
| Write Data Register | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 1/0 | 1/0 | Write new value to Data Register pointed to by P1-P0 and RB-RA. |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 0 | 1 | 1/0 | 1/0 | 0 | 0 | Transfer contents of Data Register pointed to by RB - RA (Bank 0 only) to Wiper Counter Register. |
| XFR Wiper Counter Register to Data Register | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer contents of Wiper Counter Register to Register pointed to by RB-RA (Bank 0 only). |
| Increment/Decrement Wiper Counter Register | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Enable increment/decrement of the Wiper Counter Register. |
| Read Status (WIP Bit) | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Read status of internal write cycle by checking WIP bit. |

## Instruction Format

## Read Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ <br> Falling Edge | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Wiper Position (Sent by X9271 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | W C R 7 | W $C$ $R$ $R$ | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 5 \end{gathered}$ | $\begin{aligned} & \hline W \\ & C \\ & R \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline W \\ & C \\ & R \\ & 3 \end{aligned}$ | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 1 \end{gathered}$ | $\begin{gathered} \hline W \\ C \\ R \\ 0 \end{gathered}$ |  |

## Write Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ <br> Falling Edge | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Data Byte <br> (Sent by Host on SI) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | W C R 7 | $W$ $C$ $R$ 6 | W $C$ $R$ R 5 | W C R 4 | W $C$ $R$ 3 | W $C$ $R$ 2 | W $C$ $R$ 1 | $W$ $C$ $R$ 0 |  |

## Read Data Register (DR)

| $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Data Byte <br> (Sent by X9271 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 0 | 1 | 1 | RB | RA | P1 | P0 | D7 | D 6 | D5 | D4 | D3 | D2 | D1 | D0 | e |

Write Data Register (DR)

| $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Data Byte (Sent by Host on SI) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 0 | 0 | RB | RA | P1 | P0 | D7 | D 6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 1 | 0 | RB | RA | 0 | 0 |  |  |

Transfer Data Register (DR) to Wiper Counter Register (WCR) (Notes 5, 6)

| $\overline{\mathrm{CS}}$ <br> Falling | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank Addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 1 | 1 | 0 | 1 | RB | RA | 0 | 0 |  |

Increment/Decrement Wiper Counter Register (WCR) (Notes 5, $\underline{6}, \underline{7}, \underline{8}, \underline{9}$

| $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Falling } \end{gathered}$ | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Increment/Decrement (Sent by Master on SDA) |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 0 | 0 | 1 | 0 | X | X | 0 | 0 | I/D | I/D | . | . | . | I/D | I/D |  |

## Read Status Register (SR) (Note 5)

| $\overline{\mathrm{CS}}$ <br> Falling | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | Instruction Opcode |  |  |  | DR/Bank <br> Addresses |  |  |  | Data Byte (Sent by X9271 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A1 | A0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | WIP |  |

NOTES:
5. "A1 ~ AO": stands for the device addresses sent by the master.
6. WCRx refers to wiper position data in the Wiper Counter Register.
7. "I": stands for the increment operation. SI held HIGH during active SCK phase (high).
8. "D": stands for the decrement operation. SI held LOW during active SCK phase (high).
9. "X:": Don't Care.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| Temperature Under Bias | .$-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |
| Voltage on SCK, any Address Input, with Respect to VSS. | -1 V to +7V |
| $\Delta \mathrm{V}=\|(\mathrm{VH}-\mathrm{VL})\|$ | 5.5 V |
| IW (10 seconds). | $\pm 6 \mathrm{~mA}$ |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) Limits: |  |
| X9271. | $5 \mathrm{~V} \pm 10 \%$ |
| X9271-2.7. | . 2.7 V to 5.5 V |

## Thermal Information

Maximum Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493

## Recommended Operating Conditions

Temperature Range (Commercial). . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Temperature Range (Industrial). . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Analog Characteristics Across recommended industrial operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  |  | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN (Note 17) | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 17) } \end{gathered}$ | UNITS |  |
| RTOTAL | End to End Resistance |  | 50 |  | k $\Omega$ | U version |
|  | End to End Resistance Tolerance |  |  | $\pm 20$ | \% |  |
|  | Power Rating |  |  | 50 | mW | $+25^{\circ} \mathrm{C}$, each pot |
| IW | Wiper Current |  |  | $\pm 3$ | mA |  |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance |  |  | 300 | W | $\mathrm{I}_{\mathrm{W}}= \pm 3 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance |  |  | 150 | W | $\mathrm{I}_{\mathrm{W}}= \pm 3 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {TERM }}$ | Voltage on any $\mathrm{R}_{\mathrm{H}}$ or $\mathrm{R}_{\mathrm{L}}$ Pin | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ |
|  | Noise |  | -120 |  | $\mathrm{dBV} / \sqrt{\mathrm{Hz}}$ | Ref: 1V |
|  | Resolution |  | 0.4 |  | \% |  |
|  | Absolute Linearity ( Note 10) |  |  | $\pm 1$ |  | $\begin{aligned} & R_{w(n)(\text { actual })}-R_{w(n)(\text { expected })} \\ & \text { (Note 14) } \end{aligned}$ |
|  | Relative Linearity ( Note 11) |  |  | $\pm 0.2$ | $\begin{gathered} \mathrm{MI} \\ \text { (Note 12) } \end{gathered}$ | $\mathrm{R}_{\mathrm{w}(\mathrm{n}+1)}-\left[\mathrm{R}_{\mathrm{w}(\mathrm{n})}+\mathrm{Ml}\right]($ Note 14) |
|  | Temperature Coefficient of RTOTAL |  | $\pm 300$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
|  | Ratiometric Temp. Coefficient |  |  | 20 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitance |  | 10/10/25 |  | pF | See macro model |

## NOTES:

10. Absolute linearity is used to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
11. Relative linearity is used to determine actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
12. $\mathrm{MI}=\mathrm{RTOT} / 255$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 255$, single pot.
13. During power-up, $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$, and $\mathrm{V}_{\mathrm{W}}$.
14. $n=0,1,2, \ldots, 255 ; m=0,1,2, \ldots ., 254$.

## D.C. Operating Characteristics Across the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  |  | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN <br> (Note 17) | TYP | MAX <br> (Note 17) | UNITS |  |
| ${ }^{\text {CCC1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Active) |  |  | 400 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\text { Open, } \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \\ & \text { Other Inputs }=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| ${ }^{\text {C CC2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Nonvolatile Write) |  | 1 | 5 | mA | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\text { Open, } \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \\ & \text { Other Inputs }=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| ${ }^{\text {ISB }}$ | $\mathrm{V}_{\text {CC }}$ Current (Standby) |  |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{SCK}=\mathrm{SI}=\mathrm{V}_{\mathrm{SS}}, \text { Addr. }=\mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V} \end{aligned}$ |
| LII | Input Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |
| Lo | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | -1 |  | $\mathrm{V}_{C C} \times 0.3$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | 0.4 | V | $\mathrm{IOL}=3 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {CC }}-0.8$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq+3 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\text {CC }}-0.4$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \leq+3 \mathrm{~V}$ |

## Endurance and Data Retention

| PARAMETER | MIN. <br> (Note 17) | UNITS |
| :---: | :---: | :---: |
| Minimum Endurance | 100,000 | Data changes per bit per register |
| Data Retention | 100 | Years |

## Capacitance

| SYMBOL | TEST | MAX. <br> (Note 17) | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN/OUT }}$ ( Note 15) | Input / Output Capacitance (SI) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ (Note 15) | Output Capacitance (SO) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}($ Note 15) | Input Capacitance (A0, $\overline{\mathrm{CS}}, \overline{\mathrm{WP}}, \overline{\mathrm{HOLD}}$, and SCK) | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

## Power-Up Timing

| SYMBOL | PARAMETER | MIN. <br> (Note 17) | MAX. <br> (Note 17) | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{V}_{\text {CC }}$ (Note 15) | $\mathrm{V}_{\text {CC }}$ Power-up Rate | 0.2 | 50 | V/ms |
| tpur (Note 16) | Power-up to Initiation of Read Operation |  | 1 | ms |
| tPUW (Note 16) | Power-up to Initiation of Write Operation |  | 50 | ms |

## A.C. Test Conditions

| INPUT PULSE LEVELS | $\mathbf{V}_{\mathbf{C C}} \times \mathbf{0 . 1}$ to $\mathbf{V}_{\mathbf{C C}} \times 0.9$ |
| :--- | :---: |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

## NOTES:

15. This parameter is not $100 \%$ tested.
16. $t_{\text {PUR }}$ and tPUW are the delays required from the time the (last) power supply $\left(\mathrm{V}_{\mathrm{CC}}\right)$ is stable until the specific instruction can be issued. These parameters are periodically sampled and are not $100 \%$ tested.
17. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Equivalent A.C. Load Circuit



## AC Timing

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| fSCK | SSI/SPI Clock Frequency |  | 2.5 | MHz |
| $\mathrm{t}_{\mathrm{CYC}}$ | SSI/SPI Clock Cycle Time | 500 |  | ns |
| ${ }_{\text {twh }}$ | SSI/SPI Clock High Time | 200 |  | ns |
| tWL | SSI/SPI Clock Low Time | 200 |  | ns |
| $t_{\text {LEAD }}$ | Lead Time | 250 |  | ns |
| tLAG | Lag Time | 250 |  | ns |
| ${ }^{\text {t }}$ U | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Setup Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ Input Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Rise Time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{FI}}$ | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ Input Fall Time |  | 2 | $\mu \mathrm{s}$ |
| ${ }^{\text {t DIS }}$ | SO Output Disable Time | 0 | 250 | ns |
| tV | SO Output Valid Time |  | 200 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO Output Hold Time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SO Output Rise Time |  | 100 | ns |
| $\mathrm{t}_{\text {FO }}$ | SO Output Fall Time |  | 100 | ns |
| $\mathrm{t}_{\text {HOLD }}$ | HOLD Time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | HOLD Setup Time | 100 |  | ns |
| $t_{\mathrm{HH}}$ | $\overline{\text { HOLD }}$ Hold Time | 100 |  | ns |
| thZ | $\overline{\text { HOLD }}$ Low to Output in High Z |  | 100 | ns |
| $t_{L Z}$ | $\overline{\text { HOLD }}$ High to Output in Low Z |  | 100 | ns |
| T ${ }_{1}$ | Noise Suppression Time Constant at SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ Inputs |  | 10 | ns |
| ${ }_{\text {t }} \mathrm{CS}$ | $\overline{\mathrm{CS}}$ Deselect Time | 2 |  | $\mu \mathrm{s}$ |
| tWPASU |  | 0 |  | ns |
| tWPAH | $\overline{\mathrm{WP}}, \mathrm{A} 0$ Hold Time | 0 |  | ns |

## High-voltage Write Cycle Timing

| SYMBOL | PARAMETER | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: |
| tWR | High-voltage Write Cycle Time (Store Instructions) | 5 | 10 | ms |

## XDCP Timing

| SYMBOL | PARAMETER | MIN | MAX |
| :--- | :--- | :---: | :---: |
| UNRPO | Wiper Response Time After Third (Last) Power Supply is Stable |  |  |
| tWRL | Wiper Response Time After Instruction Issued (All Load Instructions) | 5 | 10 |

## Symbol Table

| WAVEFORM | INPUTS |  |
| :--- | :--- | :--- |
|  | Must be steady | OUTPUTS |
|  | May change from Low to High | Will be steady |
|  | May change from High to Low | Will change from Low to High |
|  | Non't Care: Changes Allowed | Chall change from High to Low |

## Timing Diagrams

## Input Timing



SO High Impedance

## Output Timing



Hold Timing


XDCP Timing (for All Load Instructions)


Write Protect and Device Address Pins Timing


## Applications information

## Basic Configurations of Electronic Potentiometers



3-terminal Potentiometer; Variable Voltage Divider


2-terminal Variable Resistor; Variable Current


FIGURE 8. VOLTAGE REGULATOR

$V_{U L}=\left\{R_{1} /\left(R_{1}+R_{2}\right)\right\} V_{O}(\max )$
$R_{L}=\left\{R_{1} /\left(R_{1}+R_{2}\right)\right\} V_{O}(\min )$

FIGURE 10. COMPARATOR WITH HYSTERESIS

## Application Circuits (Continued)



FIGURE 11. ATTENUATOR

$V_{O}=G V_{S}$
$G=-R_{2} / R_{1}$

FIGURE 13. INVERTING AMPLIFIER


$$
G_{O}=1+R_{2} / R_{1}
$$

$$
f c=1 /(2 \pi R C)
$$

FIGURE 12. FILTER


$$
\begin{gathered}
Z_{I N}=R_{2}+s R_{2}\left(R_{1}+R_{3}\right) C_{1}=R_{2}+s \text { Leq } \\
\left(R_{1}+R_{3}\right) \gg R_{2}
\end{gathered}
$$

FIGURE 14. EQUIVALENT L-R CIRCUIT


Frequency $\propto R_{1}, R_{2}, C$
Amplitude $\propto \mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}}$
FIGURE 15. FUNCTION GENERATOR

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| October 15, 2015 | FN8174.5 | - Updated Ordering Information Table on page 2. <br> - Added Revision History. <br> - Added About Intersil Verbiage. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 2005-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 3, 10/09


SIDE VIEW


TYPICAL RECOMMENDED LAND PATTERN


NOTES:

1. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane $\mathbf{H}$.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm .
6. Dimension in () are for reference only.
7. Conforms to JEDEC MO-153, variation AB-1.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5112ZI-50-GT3 CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4162-103E/SN MCP4451-103E/ML MCP4451-502E/ST MCP4532T103E/MF MCP4631-503E/ST MCP4661-502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML MCP4021-103E/MS MAX5387LAUD+ DS1855E-010+ MAX5160LEUA+T MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-10-G CAT5113LI-50-G CAT5114LI-00-G AD5245BRJZ5-R2 AD5115BCPZ10-500R7 AD5116BCPZ10-500R7 AD5116BCPZ5-500R7 AD5116BCPZ80-500R7 AD5122ABCPZ100$\underline{R L 7}$ AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5143BCPZ10-RL7 AD5253BRUZ10 AD5253BRUZ50 AD5254BRUZ1-RL7 AD5144TRUZ10-EP AD5160BRJZ100-RL7 AD5160BRJZ10-RL7 AD5161BRMZ10 AD5161BRMZ100 AD5161BRMZ5 AD5161BRMZ5-RL7 AD5170BRMZ2.5-RL7 AD5162WBRMZ100-RL7 AD5165BUJZ100-R2 AD5165BUJZ100-R7

