## Digitally Controlled Potentiometer (XDCP ${ }^{\text {TM }}$ )

## FEATURES

- Solid-state potentiometer
- 3-wire serial interface
- Terminal voltage, 0 to +15 V
- 100 wiper tap points
-Wiper position stored in nonvolatile memory and recalled on power-up
- 99 resistive elements
-Temperature compensated
-End to end resistance range $\pm 20 \%$
- Low power CMOS
$-V_{c c}=5 \mathrm{~V}$
-Active current, 3mA max.
-Standby current, 1mA max.
- High reliability
-Endurance, 100,000 data changes per bit
-Register data retention, 100 years
- $\mathrm{R}_{\text {TOTAL }}$ values $=10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$
- Packages
-8-lead SOIC and DIP


## DESCRIPTION

The Intersil X9312 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3 -wire interface.

The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the $\overline{\mathrm{CS}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The device can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including:

- control
- parameter adjustments
- signal processing


## BLOCK DIAGRAM



## PIN DESCRIPTIONS

## $\mathbf{R}_{\mathbf{H}} / \mathbf{V}_{\mathbf{H}}$ and $\mathbf{R}_{\mathrm{L}} / V_{\mathrm{L}}$

The high ( $\mathrm{R}_{\mathrm{H}} / \mathrm{V}_{\mathrm{H}}$ ) and low ( $\mathrm{R}_{\mathrm{L}} / \mathrm{V}_{\mathrm{L}}$ ) terminals of the X9312 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is 0 V and the maximum is +15 V . The terminology of $R_{L} / V_{L}$ and $R_{H} / V_{H}$ references the relative position of the terminal in relation to wiper movement direction selected by the $U / \overline{\mathrm{D}}$ input and not the voltage potential on the terminal.

## $\mathrm{R}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}$

$R_{w} / V_{w}$ is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically $40 \Omega$.

## Up/Down (U/D)

The $U / \bar{D}$ input controls the direction of the wiper movement and whether the counter is incriminated or decremented.

Increment (INC)
The $\overline{\mathrm{INC}}$ input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the $U / \bar{D}$ input.

## Chip Select ( $\overline{\mathbf{C S}}$ )

The device is selected when the $\overline{\mathrm{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}$ is returned HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. After the store operation is complete the X9312 will be placed in the low power standby mode until the device is selected once again.

## PIN CONFIGURATION



## PIN NAMES

| Symbol | Description |
| :---: | :--- |
| $\mathrm{R}_{\mathrm{H}} / \mathrm{V}_{\mathrm{H}}$ | High terminal |
| $\mathrm{R}_{\mathrm{W}} / \mathrm{V}_{\mathrm{W}}$ | Wiper terminal |
| $\mathrm{R}_{\mathrm{L}} / \mathrm{V}_{\mathrm{L}}$ | Low terminal |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |
| $\mathrm{U} / \overline{\mathrm{D}}$ | Up/Down control input |
| $\overline{\mathrm{NC}}$ | Increment control input |
| $\overline{\mathrm{CS}}$ | Chip select control input |

## PRINCIPLES OF OPERATION

There are three sections of the X9312: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for $\mathrm{t}_{\mathrm{IW}}$ (INC to $\mathrm{V}_{\mathrm{W}}$ change). The $\mathrm{R}_{\text {TOtaL }}$ value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

## INSTRUCTIONS AND PROGRAMMING

The $\overline{\mathrm{NC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\mathrm{CS}}$ set LOW the device is selected and enabled to respond to the U/D and INC inputs. HIGH to LOW transitions on INC will increment or decrement (depending on the state of the $U / \bar{D}$ input) a seven bit counter. The output of this counter is decoded to select one of one hundred wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\mathrm{CS}}$ transitions HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH.
The system may select the X9312, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking $\overline{\mathrm{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a powerup/down cycle recalled the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc...
The state of $U / \overline{\mathrm{D}}$ may be changed while $\overline{\mathrm{CS}}$ remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

## MODE SELECTION

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{I N C}}$ | $\mathbf{U} / \overline{\mathbf{D}}$ | Mode |
| :---: | :---: | :---: | :--- |
| L | - | H | Wiper up |
| L | - | L | Wiper down |
| $\boldsymbol{\sigma}$ | H | X | Store wiper position |
| H | X | X | Standby current |
| $\boldsymbol{\sim}$ | L | X | No store, return to standby |

## SYMBOL TABLE

| WAVEFORM | InPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | Must be steady | Will be steady |
| $\pi /$ | May change from Low to High | Will change from Low to High |
| $\pi 1$ | May change from High to Low | Will change from High to Low |
| $X X X X$ | Don't Care: <br> Changes <br> Allowed | Changing: State No Known |
| HITH | N/A | Center Line is High Impedance |

## ABSOLUTE MAXIMUM RATINGS



RECOMMENDED OPERATING CONDITIONS

| Temperature | Min. | Max. |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ | $+70^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Supply Voltage ( $\mathbf{V}_{\mathbf{C C}}$ ) | Limits |
| :---: | :---: |
| X 9312 | $5 \mathrm{~V} \pm 10 \%$ |

POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| Symbol | Parameter | Limits |  |  |  | Test Conditions/Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Unit |  |
|  | End to end resistance tolerance |  |  | $\pm 20$ | \% |  |
| $\mathrm{V}_{\mathrm{VH}}$ | $\mathrm{V}_{\mathrm{H}}$ terminal voltage | $\mathrm{V}_{\text {SS }}$ |  | 15 | V | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{VL}}$ | $\mathrm{V}_{\mathrm{L}}$ terminal voltage | $\mathrm{V}_{S S}$ |  | 15 | V | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ |
|  | Power rating |  |  | 25 | mW | $\mathrm{R}_{\text {TOTAL }} \geq 10 \mathrm{k} \Omega$ |
|  | Power rating |  |  | 225 | mW | $\mathrm{R}_{\text {TOTAL }}=1 \mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper resistance |  | 40 | 100 | $\Omega$ | $\mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| ${ }^{\text {w }}$ | Wiper current |  |  | $\pm 4.4$ | mA |  |
|  | Noise |  | -120 |  | dBV | Ref: 1kHz |
|  | Resolution |  | 1 |  | \% |  |
|  | Absolute linearity ${ }^{(1)}$ |  |  | $\pm 1$ | MI ${ }^{(3)}$ | $\mathrm{R}_{\mathrm{w}(\mathrm{n}) \text { (actual) }}-\mathrm{R}_{\mathrm{w}(\mathrm{n})(\text { expected) }}$ |
|  | Relative linearity ${ }^{(2)}$ |  |  | $\pm 0.2$ | M ${ }^{(3)}$ | $R_{w(n+1)}-\left[R_{w(n)+M l}\right]$ |
|  | $\mathrm{R}_{\text {TOTAL }}$ temperature coefficient |  | $\pm 300$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
|  | Ratiometric temperature coefficient |  |  | $\pm 20$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{CH}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer capacitances |  | 10/10/25 |  | pF | See circuit \#3 |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage $=\left(\mathrm{V}_{\mathrm{w}(\mathrm{n})}(\right.$ actual $\left.)-\mathrm{V}_{\mathrm{w}(\mathrm{n})}(\operatorname{expected})\right)= \pm 1 \mathrm{Ml}$ Maximum.
(2) Relative linearity is a measure of the error in step size between taps $=R_{W(n+1}-\left[R_{w(n)}+M I\right]= \pm 0.2 \mathrm{MI}$.
(3) $1 \mathrm{Ml}=$ Minimum Increment $=\mathrm{R}_{\mathrm{TOT}} / 99$.
D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.(4) | Max. |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ active current (Increment) |  | 1 | 3 | mA | $\begin{aligned} & \overline{\overline{C S}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \text { and } \\ & \overline{\mathrm{INC}}=0.4 \mathrm{~V} / 2.4 \mathrm{~V} @ \text { max. } \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby supply current |  | 500 | 1000 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\overline{C S}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{U} / \overline{\mathrm{D}} \text { and } \\ & \overline{\mathrm{INC}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \end{aligned}$ |
| ILI | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input leakage current |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{CS}}, \overline{\text { INC, }}$ U/ $\overline{\mathrm{D}}$ input HIGH voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input LOW voltage | -1 |  | 0.8 | V |  |
| $\mathrm{CIN}^{(5)}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ input capacitance |  |  | 10 | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |

## ENDURANCE AND DATA RETENTION

| Parameter | Min. | Unit |
| :---: | :---: | :---: |
| Minimum endurance | 100,000 | Data changes per bit |
| Data retention | 100 | Years |

Notes: (4) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(5) This parameter is periodically sampled and not $100 \%$ tested.

## Test Circuit \#1



Test Circuit \#2


Circuit \#3 SPICE Macro Model

A.C. CONDITIONS OF TEST

| Input pulse levels | 0 V to 3 V |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input reference levels | 1.5 V |

A.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. 6 | Max. |  |
| $\mathrm{t}_{\mathrm{Cl}}$ | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{INC}}$ setup | 100 |  |  | ns |
| $\mathrm{t}_{\text {ID }}$ | $\overline{\text { INC }} \mathrm{HIGH}$ to U/D change | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{DI}}$ | U/ $\overline{\mathrm{D}}$ to $\overline{\mathrm{INC}}$ setup | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{IL}}$ | $\overline{\text { INC LOW period }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ | $\overline{\text { INC }}$ HIGH period | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1 \mathrm{C}}$ | $\overline{\mathrm{INC}}$ inactive to $\overline{\mathrm{CS}}$ inactive | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CPH}}$ | $\overline{\mathrm{CS}}$ deselect time (STORE) | 20 |  |  | ms |
| $\mathrm{t}_{\mathrm{CPH}}$ | $\overline{\mathrm{CS}}$ deselect time (NO STORE) | 100 |  |  | ns |
| tiw | $\overline{\text { INC to Vw change }}$ |  | 100 | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CYC}}$ | $\overline{\text { INC }}$ cycle time | 4 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R},}, \mathrm{t}_{\mathrm{F}}{ }^{7}$ | $\overline{\text { INC input rise and fall time }}$ |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{PU}}{ }^{7}$ | Power-up to wiper stable |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}} \mathrm{V}_{\mathrm{CC}}{ }^{7}$ | $\mathrm{V}_{\text {CC }}$ power-up rate | 0.2 |  | 50 | V/ms |

## POWER-UP AND DOWN REQUIREMENTS

There are no restrictions on the sequencing of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins during powerup or power-down conditions. During power-up, the data sheet parameters for the DCP do not fully apply until 1 millisecond after $\mathrm{V}_{\mathrm{CC}}$ reaches is final value. The $\mathrm{V}_{\mathrm{CC}}$ ramp spec is always in effect.
A.C. TIMING


Notes: (6) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
(7) This parameter is sample tested.
(8) MI in the $\mathrm{A} . C$. timing diagram refers to the minimum incremental change in the $\mathrm{V}_{\mathrm{W}}$ output due to a change in the wiper position.

## APPLICATIONS INFORMATION

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data.

## Basic Configurations of Electronic Potentiometers



Three terminal potentiometer; variable voltage divider


Two terminal variable resistor; variable current

## Basic Circuits

Buffered Reference Voltage

$\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{W}} / \mathrm{R}_{\mathrm{W}}$

## Cascading Techniques




Noninverting Amplifier

$\mathrm{V}_{\mathrm{O}}=\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \mathrm{V}_{\mathrm{S}}$

Voltage Regulator


$$
\mathrm{V}_{\mathrm{O}}(\mathrm{REG})=1.25 \mathrm{~V}\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right)+\mathrm{I}_{\mathrm{adj}} \mathrm{R}_{2}
$$

Offset Voltage Adjustment
Comparator with Hysteresis
$\mathrm{V}_{\mathrm{UL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}($ max $)$
$\mathrm{V}_{\mathrm{LL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}(\min )$
(for additional circuits see AN115)

## PACKAGING INFORMATION

## 8-Lead Plastic Small Outline Gull Wing Package Type S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

## ORDERING INFORMATION



## Physical Characteristics

## Marking Includes

Manufacturer's Trademark
Resistance Value or Code
Date Code

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Renesas manufacturer:
Other Similar products are found below :
EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U HI3-574AJN-5Z ISL6561IRZ ICL3238ECAZ R5F100GFAFB\#V0 VGS-50-15 VGS-50-24 HFA1100IBZ ISL6525CBZ VGS-25-24 VGS-50-5 VGS-100-12 ICL7663SACBAZA ISL6117CBZA ISL6443IRZ ISL12027IBZ HIP4081AIB ISL84514IBZ ISL84521IVZ ISL12027IB27AZ ISL6741IBZ X9116WS8IZ M30620FCAFP\#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R7S721001VCBGAC0 EPSA050250UB-P5P-EJ


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

