NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

March 11, 2005

FN8198.0

## **Dual Digitally Controlled Potentiometer** (XDCP™) with Operational Amplifier

#### **FEATURES**

- Two CMOS voltage operational amplifiers
- Two digitally controlled potentiometers
- · Can be combined or used separately
- Amplifiers
  - —Low voltage operation
  - $-V+/V- = \pm 2.7V$  to  $\pm 5.5V$
  - -Rail-to-rail CMOS performance
  - —1MHz gain bandwidth product
- Digitally controlled potentiometer
  - —Dual 64 tap potentiometers
  - $-R_{total} = 10kΩ$
  - —SPI serial interface
  - $-V_{CC} = 2.7V \text{ to } 5.5V$


#### DESCRIPTION


The X9430 is a monolithic CMOS IC that incorporates two operational amplifiers and two nonvolatile digitally controlled potentiometers. The amplifiers are CMOS differential input voltage operational amplifiers with near rail-to-rail outputs. All pins for the two amplifiers are brought out of the package to allow combining them with the potentiometers or using them as complete stand-alone amplifiers.

The digitally controlled potentiometers consist of a series string of 63 polycrystalline resistors that behave as standard integrated circuit resistors. The SPI serial port, common to both pots, allows the user to program the connection of the wiper output to any of the resistor nodes in the series string. The wiper position is saved in the on board E2 memory to allow for nonvolatile restoration of the wiper position.

A wide variety of applications can be implemented using the potentiometers and the amplifiers. A typical application is to implement the amplifier as a wiper buffer in circuits that use the potentiometer as a voltage reference. The potentiometer can also be combined with the amplifier yielding a digitally programmable gain amplifier or programmable current source.

#### **BLOCK DIAGRAM**





#### PIN DESCRIPTIONS

#### Host Interface Pins

## Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## Serial Input (SI)

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the device are input on this pin. Data is latched by the rising edge of the serial clock.

### Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9430.

## Chip Select (CS)

When  $\overline{\text{CS}}$  is HIGH, the X9430 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.  $\overline{\text{CS}}$  LOW enables the X9430, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation.

## Hardware Write Protect Input WP

The  $\overline{\text{WP}}$  pin when low prevents nonvolatile writes to the wiper counter register.

## Hold (HOLD)

HOLD is used in conjunction with the  $\overline{\text{CS}}$  pin to select the device. Once the part is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  may be used to pause the serial communication with the controller without resetting the serial sequence. To pause,  $\overline{\text{HOLD}}$  must be brought LOW while SCK is LOW. To resume communication,  $\overline{\text{HOLD}}$  is brought HIGH, again while SCK is LOW. If the pause feature is not used,  $\overline{\text{HOLD}}$  should be held HIGH at all times.

#### Device Address (A<sub>0</sub> - A<sub>1</sub>)

The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9430. A maximum of 4 devices may occupy the SPI serial bus.

#### Potentiometer Pins<sup>1</sup>

## $R_{H} (R_{H0} - R_{H1}), R_{L} (R_{L0} - R_{L1})$

The R<sub>H</sub> and R<sub>L</sub> inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

## $R_W (R_{W0} - R_{W1})$

The wiper output is equivalent to the wiper output of a mechanical potentiometer.

#### Amplifier and Device Pins

## Amplifier Input Voltage V<sub>NI</sub>(0,1) and V<sub>INV</sub>(0,1)

 $V_{NI}$  and  $V_{INV}$  are inputs to the noninverting (+) and inverting (-) inputs of the operational amplifiers.

## Amplifier Output Voltage V<sub>OUT</sub>(0,1)

 $V_{\mbox{\scriptsize OUT}}$  is the voltage output pin of the operational amplifier.

## Analog Supplies V+, V-

The Analog Supplies V+, V- are the supply voltages for the XDCP analog section and the operational amplifiers.


## System Supply V<sub>CC</sub> and Ground V<sub>SS</sub>

The system supply  $V_{CC}$  and its reference  $V_{SS}$  is used to bias the interface and control circuits.

1. Alternate designations for  $R_H$ ,  $R_L$ ,  $R_W$  are  $V_H$ ,  $V_L$ ,  $V_W$ 

FN8198.0 March 11, 2005

#### **PIN CONFIGURATION**



#### **PIN NAMES**

Symbol	Description
SCK	Serial Clock
SI	Serial Input
SO	Serial Output
A0 - A1	Device Address
CS	Chip Select
HOLD	Hold
R <sub>H0</sub> - R <sub>H1</sub> , R <sub>L0</sub> - R <sub>L1</sub>	Potentiometers (terminal equivalent)
R <sub>W0</sub> - R <sub>W1</sub>	Potentiometers (wiper equivalent)
V <sub>NI(0,1)</sub> , V <sub>INV(0,1)</sub>	Amplifier Input Voltages
V <sub>OUT0</sub> , V <sub>OUT1</sub>	Amplifier Outputs
WP	Hardware Write Protection
V+,V-	Analog and Voltage Amplifier Supplies
V <sub>CC</sub>	System/Digital Supply Voltage
V <sub>SS</sub>	System Ground

## PRINCIPLES OF OPERATION

The X9430 is an integrated microcircuit incorporating two digitally controlled potentiometers, two operational amplifiers and their associated registers and counters; and the serial interface logic providing direct communication between the host and the digitally controlled potentiometers.

## **Serial Interface**

The X9430 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising edge of SCK.  $\overline{\text{CS}}$  must be LOW and the  $\overline{\text{HOLD}}$  and  $\overline{\text{WP}}$  pins must be HIGH during the entire operation.

#### Potentiometer/Array Description


The X9430 is comprised of two resistor arrays and two operational amplifiers. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$ ).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(R_W)$  output. Within each individual array only one switch may be turned on at a time. These switches are controlled by a volatile wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system.

### Operational Amplifier

The voltage operational amplifiers are CMOS rail-torail output general purpose amplifiers. They are designed to operate from dual (±) power supplies. The amplifiers may be configured like any standard amplifier. All pins are externally available to allow connection with the potentiometers or as stand alone amplifiers.



**Write in Process** 

The contents of the data registers are saved to nonvolatile memory when the  $\overline{\text{CS}}$  pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a write in process bit (WIP). The WIP bit is read with a read status command.

#### INSTRUCTIONS AND PROGRAMMING


## Identification (ID) Byte

The first byte sent to the X9430 from the host, following a  $\overline{\text{CS}}$  going HIGH to LOW, is called the identification byte. The most significant four bits of the slave address are a device type identifier, for the X9430 this is fixed as 0101[B] (refer to Figure 1).

FN8198.0 March 11, 2005 The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the  $A_0$  -  $A_1$  input pins. The X9430 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9430 to successfully continue the command sequence. The  $A_0$  -  $A_1$  inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ .

The remaining two bits in the slave byte must be set to 0.


Figure 1. Identification Byte Format



#### **Instruction Byte**

The next byte sent to the X9430 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the WCRs of the two pots, and when applicable, they point to one of four associated data registers. The format is shown below in Figure 2.

Figure 2. Instruction Byte Format



The four high order bits of the instruction byte specify the operation. The next two bits  $(R_1 \text{ and } R_0)$  select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last bit  $(P_0)$  selects which one of the two potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte.

The basic sequence of the two byte instructions is illustrated in Figure 3. These two-byte instructions exchange data between a wiper counter register and one of the four data registers associated with each. A transfer from a data register to a wiper counter register is essentially a write to a static RAM. The response of the wiper to this action will be delayed  $t_{WRL}$ . A transfer from the wiper counter register (current wiper position) to a data register is a write to nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the two potentiometers and one of its associated registers; or it may occur globally, wherein the transfer occurs between both of the potentiometers and one of their associated registers.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9430; either between the host and one of the data registers or directly between the host and the Wiper Counter and Registers. These instructions are: 1) Read Wiper Counter Register, read the current wiper position of the selected pot 2) Write Wiper Counter Register, i.e. change current wiper position of the selected pot; 3) Read Data Register, read the contents of the selected nonvolatile register; 4) Write Data Register, write a new value to the selected data register; 5)Read Status, returns the contents of the WIP bit which indicates if an internal write cycle is in progress.

The sequence of these operations is shown in Figure 4 and Figure 5.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $t_{HIGH}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the  $V_H$  terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the  $V_L$  terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 6 and Figure 7.

Figure 3. Two Byte Command Sequence




Figure 4. Three-Byte Command Sequence (Write)




Figure 5. Three-Byte Command Sequence(Read)






Figure 6. Increment/Decrement Command Sequence



FN8198.0 intersil March 11, 2005

6


Figure 7. Increment/Decrement Timing



#### REGISTER OPERATION

Both digitally controlled potentiometers share the serial interface and share a common architecture. Each potentiometer is associated with a wiper counter register (WCR), and four data registers. Figure 8 illustrates the control, registers, and system features of the device.

Figure 8. System Block Diagram



# Wiper Counter (WCR) and Analog Control Registers (ACR)

The X9430 contains two wiper counter registers, one for each XDCP. The wiper counter register is equivalent to a serial-in, parallel-out counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the wiper counter register can be altered in four ways: it may be written directly by the host via the write WCR instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers (DR) via the XFR data register instruction (parallel load); it can be modified one step at a time by the increment/decrement instruction (WCR only). Finally, it may be loaded with the contents of its associated data register zero (R0) upon power-up.

The wiper counter register is a volatile register; that is, its contents are lost when the X9430 is powered-down. Although the registers are automatically loaded with the value in R0 upon power-up, it should be noted this may be different from the value present at power-down.

#### Data Registers (DR)

Each potentiometer has four nonvolatile data registers (DR). These can be read or written directly by the host and data can be transferred between any of the four data registers and the WCR. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, these registers can be used as regular memory locations that could store system parameters or user preference data.

FN8198.0 March 11, 2005

#### REGISTER DESCRIPTIONS AND MEMORY MAP

## **Memory Map**

WCRO	WCR1
DR0	DR0
DR1	DR1
DR2	DR2
DR3	DR3

## Wiper Counter Register (WCR)

0	0	WP5	WP4	WP3	WP2	WP1	WP0
		(	volatile	)			(LSB)

WP0 - WP5 identify wiper position.

## Data Registers (DR, R0 - R3)

Wiper Position or User Data	
(Nonvolatile)	

## **Instruction Format**

Notes: (1) "A1  $\sim$  A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Wiper Counter Register
- (3) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (4) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

## Read Wiper Counter Register (WCR)

Read the contents of the Wiper Counter Register pointed to by P<sub>1</sub> - P<sub>0</sub>

CS	io		e ty tifie	•		de\ ddre					ode		a		CR esse	es	(5			•	osi 430			))	<u>CS</u>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	1	0	0	0	P 0	0	0	W P 5	W P 4	WP3	W P 2	W P 1	W P 0	Rising Edge

## Write Wiper Counter Register (WCR)

Write new value to the Wiper Counter Register pointed to by P<sub>1</sub> - P<sub>0</sub>

CS			e ty tifie	•			ice esse				ode		a	W( ddre		es		(se	D nt b		Byt lost		SI)		<del>CS</del>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	0	0	0	0	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

## Read Data Register (DR)

Read the contents of the Register pointed to by P<sub>1</sub> - P<sub>0</sub> and R<sub>1</sub> - R<sub>0</sub>

								•			•		U			U									
	de	vic	e ty	ре		dev	/ice		in	stru	uctio	on		DR/\	NCI	$^{\lambda}$			D	ata	Byt	te			
CS	i	den	tifie	r	a	ddre	esse	es		орс	ode	<del>)</del>	а	ddre	esse	es	(5	sen	t by	Х9	430	on (	SC	))	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	1	R 1	R 0	0	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

## Write Data Register (DR)

Write new value to the Register pointed to by  $P_1$  -  $P_0$  and  $R_1$  -  $R_0$ 

VVIIIC IIC	vv vc	iiuc	10		ı (C	gioti	oi P	Onn	.cu		y ı	1 '	0 4	iu i	`1 '	<b>`</b> 0										
	de	vice	e ty	ре		dev	/ice		in	stru	ıctio	on	[	DR/\	NCF	₹			D	ata	Ву	te				
CS		den	tifie	r	ac	ddre	esse	es	(	рс	ode	)	а	ddre	esse	s		(se	nt b	y h	ost	on	SI)		CS	HIGH-VOLTAGE
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	0	R 1	R 0	0	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge	WRITE CYCLE

FN8198.0 March 11, 2005

## Transfer Data Register (DR) to Wiper Counter Register (WCR)

Transfer the contents of the Register pointed to by  $\ensuremath{R_{1}}$  -  $\ensuremath{R_{0}}$  to the WCR

<del>CS</del>			e ty	•		de\ ddre					ictio			OR/\ ddre	_		<del>CS</del>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	1	R 1	R 0	0	P 0	Rising Edge

## Transfer Wiper Counter Register (WCR) to Data Register (DR)

Transfer the contents of the WCR to the Register pointed to by  ${\sf R}_1$  -  ${\sf R}_0$ 

CS Falling			e ty tifie	•			vice esse			stru opc			_	OR/\ ddre		-	CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	1	1	0	R 1	R 0	0	P 0	Edge	WRITE CYCLE

P<sub>0</sub>: 0-WCR0, 1-WCR1

## **Increment/Decrement Wiper Counter Register (WCR)**

Enable Increment/decrement of the WCR pointed to by  $P_1$  -  $P_0$ 

CS Falling			e ty tifie	•			/ice esse				uctio ode		a	W( ddre	_	es			-	-	dec ster	-		CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	1	0	Х	Х	0	P 0	I/ D	I/ D				I/ D	I/ D	Edge

## Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

Transfer the contents of all four Data Registers pointed to by  $R_1$  -  $R_0$  to their respective WCR

CS Falling		vice den					ice esse				ictic ode		a	D ddre	• •	es	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	0	1	R 1	R 0	0	0	Edge

## Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

Transfer the contents of all WCRs to their respective data Registers pointed to by  $R_1$  -  $R_0$ 

CS Falling			e ty tifie	•			ice ess				uctio ode		ac	D ddre	R esse	es	CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	0	R 1	R 0	0	0	Edge	WRITE CYCLE

## **Read Status**

Returns the contents of the WIP bit which indicates if an internal write cycle is in progress

	device type identifier					/ice					struction pcode		wiper addresses		Data Byte (sent by X9430 on SO)										
CS Falling	- 10	aen	tirie	er	a	aare	esse			opc	oae	•	a	aare	esse	es	(\$	sen	ру	Х9	430	on	50	رر W	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	I P	Edge

intersil

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias65°C to +135°C
Storage temperature65°C to +150°C
Voltage on SCK, SCL or any
address input with respect to V <sub>SS</sub> 1V to +7V
Voltage on V+ (referenced to V <sub>SS</sub> )+7V
Voltage on V- (referenced to V <sub>SS</sub> )7V
(V+) - (V-)10V
Any V <sub>H</sub> V+
Any V <sub>L</sub> V-
Lead temperature (soldering, 10 seconds) 300°C

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.				
Commercial	0°C	+70°C				
Industrial	-40°C	+85°C				

Device	Supply Voltage (V <sub>CC</sub> ) Limits
X9430	5V ±10%
X9430-2.7	2.7V to 5.5V

## POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

			Limits				
Symbol	Paramet	er	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>TOTAL</sub>	End to end resistance		-20		+20	%	
	Power rating				50	mW	25°C, each pot
I <sub>W</sub>	Wiper current		-3		+3	mA	
R <sub>W</sub>	Wiper resistance			40	100	Ω	V+ = 5V, V- = -5V, I <sub>W</sub> = 3mA
				100	250	Ω	V+ = 2.7V, V- = -2.7V, I <sub>W</sub> = 1mA
Vv+	Voltage on V+ pin	X9430	+4.5		+5.5	V	
		X9430-2.7	+2.7		+5.5		
Vv-	Voltage on V- pin	X9430	-5.5		-4.5	V	
		X9430-2.7	-5.5		-2.7		
V <sub>TERM</sub>	Voltage on any R <sub>H</sub> or	R <sub>L</sub> pin	V-		V+	V	
	Noise			-100		dBv	Ref: 1V
	Resolution (4)			1.6		%	
	Absolute linearity (1)	-1		+1	WI(3)	V <sub>w(n)(actual)</sub> - V <sub>w(n)(expected)</sub>	
	Relative linearity (2)				+0.2	MI <sup>(3)</sup>	$V_{w(n+1)} - [V_{w(n)+Ml}]$
	Temperature coefficie	nt of R <sub>TOTAL</sub>		±300		ppm/°C	
	Ratiometric temperatu	re coefficient			±20	ppm/°C	

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (3) MI = RTOT/63 or  $(R_H R_L)/63$ , single pot (=LSB)
- (4) Individual array resolutions

intersil

<sup>(2)</sup> Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

## **AMPLIFIER ELECTRICAL CHARACTERISTICS**

(Over the recommended operating conditions unless otherwise specified.)

			In	dustri	al	Co	mmer	cial	
Symbol	Parameter	Condition	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Vos	Input Offset Voltage	V+/V- ±3V to ±5V		1	3		1	2	mV
TC <sub>VOS</sub>	Input Offset Voltage Temp. Coefficient	V+/V- ±3V to ±5V		-10			-10		μV/°C
I <sub>B</sub>	Input bias current	V+/V- ±3V to ±5V		50			50		pА
I <sub>OS</sub>	Input offset current	V+/V- ±3V to ±5V		25			25		рА
CMRR	Common mode rejection ratio	V <sub>CM</sub> = -1V to +1V	70			70			dB
PSRR	Power supply rejection ratio	V+/V- ±3V to ±5V	70			70			dB
V <sub>CM</sub>	Input common mode voltage range	T <sub>j</sub> = 25°C	V-		V+	V-		V+	V
$A_V$	Large signal voltage gain	$V_0 = -1V \text{ to } + 1V$	30	50		30	50		V/mV
V <sub>O</sub>	Output voltage swing	V- V+	+0.1		15	+0.1		15	V V
I <sub>O</sub>	Output current	V+/V- = ±5.5V V+/V- = ±3.3V	50 30			50 30			mA mA
I <sub>S</sub>	Supply current	V+/V- = ±5.0V			3			3	mA
		V+/V- = ±3.0V			1.5			1.5	mA
GB	Gain-bandwidth prod	$R_L = 100k, C_L = 50pf$		1.0			1.0		MHz
SR	Slew rate	$R_L = 100k, C_L = 50pf$		1.5			1.5		V/µsec
$\Phi_{M}$	Phase margin	$R_L = 100k,$ $C_L = 50pf$		80			80		Deg.

V+ and V- ( $\pm$ 5V to  $\pm$ 3V) are the amplifier power supplies. The amplifiers are specified with dual power supplies. V<sub>CC</sub> and V<sub>SS</sub> are the logic supplies. All ratings are over the temperature range for the Industrial (-40 to + 85°C) and Commercial (0 to 70°C) versions of the part unless specified differently.

## POTENTIOMETER D.C. OPERATING CHARACTERISTICS

(Over the recommended operating conditions unless otherwise specified.)

			Lin	nits		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active)			400	μΑ	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>
I <sub>CC2</sub>	V <sub>CC</sub> supply current (nonvolatile write)			1	mA	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> current (standby)			1	μΑ	$SCK = SI = V_{SS}$ , Addr. = $V_{SS}$
I <sub>LI</sub>	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Input LOW voltage	-0.5		V <sub>CC</sub> x 0.1	V	
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 3mA

## **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per register
Data retention	100	years

## **CAPACITANCE**

Symbol	Test	Тур.	Max.	Unit	Test Conditions
C <sub>OUT</sub> <sup>(5)</sup>	Output capacitance (SO)		8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(5)</sup>	Input capacitance (A0, A1, SI, WP, HOLD and SCK)		6	pF	$V_{IN} = 0V$
C <sub>L</sub>   C <sub>H</sub>   C <sub>W</sub>	Potentiometer capacitance	10/10/2		pF	

#### **POWER-UP TIMING**

Symbol	Parameter	Max.	Unit
t <sub>PUR</sub> <sup>(6)</sup>	Power-up to initiation of read operation	1	ms
t <sub>PUW</sub> <sup>(6)</sup>	Power-up to initiation of write operation	5	ms


#### **A.C. TEST CONDITIONS**

Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x 0.5

Notes: (5) This parameter is periodically sampled and not 100%

- (6) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the third (last) power supply (V<sub>CC</sub>, V+ or V-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
- (7) The power-up order of power supplies are  $\mbox{V}_{\mbox{CC}},$  V+ and V-.

#### **SPICE Macro Model**



## **AC TIMING**

Symbol	Parameter	Min.	Max.	Unit
f <sub>SCK</sub>	SSI/SPI clock frequency		2.0	MHz
t <sub>CYC</sub>	SSI/SPI clock cycle time			ns
t <sub>WH</sub>	SSI/SPI clock high time	200		ns
t <sub>WL</sub>	SSI/SPI clock low time	200		ns
t <sub>LEAD</sub>	Lead time	250		ns
t <sub>LAG</sub>	Lag time	250		ns
t <sub>SU</sub>	SI, SCK, HOLD and CS input setup time	50		ns
t <sub>H</sub>	SI, SCK, HOLD and CS input hold time	50		ns
t <sub>RI</sub>	SI, SCK, HOLD and CS input rise time		2	μs
t <sub>FI</sub>	SI, SCK, HOLD and CS input fall time		2	μs
t <sub>DIS</sub>	SO output disable time	0	500	ns
t <sub>V</sub>	SO output valid time		200	ns
t <sub>HO</sub>	SO output hold time	0		ns
t <sub>RO</sub>	SO output rise time		50	ns
t <sub>FO</sub>	SO output fall time		50	ns
t <sub>HOLD</sub>	HOLD time	400		ns
t <sub>HSU</sub>	HOLD setup time	100		ns
t <sub>HH</sub>	HOLD hold time	100		ns
t <sub>HZ</sub>	HOLD low to output in high Z		100	ns
$t_{LZ}$	HOLD high to output in low Z		100	ns
T <sub>I</sub>	Noise suppression time constant at SI, SCK, HOLD and CS inputs		20	ns
t <sub>CS</sub>	CS deselect time	2		μs
t <sub>WPASU</sub>	WP, A0 and A1 setup time	0		ns
t <sub>WPAH</sub>	WP, A0 and A1 hold time	0		ns

## **HIGH-VOLTAGE WRITE CYCLE TIMING**

Symbol	Parameter	Тур.	Max.	Unit
t <sub>WR</sub>	t <sub>WR</sub> High-voltage write cycle time (store instructions)		10	ms

## $V_{CC}$ RAMP (sample tested)

Symbol	Parameter	Тур.	Max.	Unit
trV <sub>CC</sub>	V <sub>CC</sub> power-up rate	.2	50	V/ms

## **DCP Timing**


Symbol	Parameter	Min.	Max.	Unit
t <sub>WRPO</sub>	Wiper response time after the third (last) power supply is stable		10	μs
t <sub>WRL</sub>	Wiper response time after instruction issued (all load instructions)		10	μs
t <sub>WRID</sub>	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		10	μs

## **SYMBOL TABLE**


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

## **TIMING DIAGRAMS**


## **Input Timing**




## **Output Timing**




## **Hold Timing**




## **DCP Timing (for All Load Instructions)**



## **DCP Timing (for Increment/Decrement Instruction)**




## Write Protect and Device Address Pins Timing




16

## **APPLICATIONS INFORMATION**

## **Basic Configurations of Electronic Potentiometers**




Three terminal Potentiometer; Variable voltage divider



Two terminal Variable Resistor; Variable current


## **Application Circuits**

## **Noninverting Amplifier**




 $V_0 = (1 + R_2/R_1)V_S$ 

## **Voltage Regulator**




 $V_O(REG) = 1.25V(1+R_2/R_1)+I_{adj}R_2$ 

## Offset Voltage Adjustment




## **Comparator with Hysterisis**



$$\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$$


## **Application Circuits (continued)**

#### Attenuator




$$V_O = G V_S$$
  
-1/2  $\leq G \leq +1/2$ 


## Inverting Amplifier



#### Filter




## **Equivalent L-R Circuit**



$$\begin{split} Z_{IN} = R_2 + s & R_2 \left( R_1 + R_3 \right) C_1 = R_2 + s \text{ Leq} \\ \left( R_1 + R_3 \right) >> R_2 \end{split}$$


#### **Function Generator**



 $\begin{array}{l} \text{frequency } \mu \ R_1, \ R_2, \ C \\ \text{amplitude } \mu \ R_A, \ R_B \end{array}$ 

## **PACKAGING INFORMATION**


## 24-Lead Plastic Small Outline Gull Wing Package Type S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


## **PACKAGING INFORMATION**


## 24-Lead Plastic, TSSOP Package Type V












NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

## **Ordering Information**



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Renesas manufacturer:

Other Similar products are found below:

EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U HI3-574AJN-5Z ISL6561IRZ ICL3238ECAZ R5F100GFAFB#V0 VGS-50-15 VGS-50-24 HFA1100IBZ ISL6525CBZ VGS-25-24 VGS-50-5 VGS-100-12 ICL7663SACBAZA ISL6117CBZA ISL6443IRZ ISL12027IBZ HIP4081AIB ISL84514IBZ ISL84521IVZ ISL12027IB27AZ ISL6741IBZ X9116WS8IZ M30620FCAFP#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R7S721001VCBGAC0 EPSA050250UB-P5P-EJ