## Dual Digitally Controlled Potentiometer (XDCP ${ }^{\text {™ }}$ ) \& Voltage Comparator

## FEATURES

- Two digitally controlled potentiometers and two voltage comparators in one package
- SPI serial interface
- Register oriented format
—Direct read/write wiper position
—Store as many as four positions per pot
- Fast response comparator
- Enable, latch, or shutdown comparator outputs through the ACR
- Auto-recall of WCR and ACR data from RO
- Hardware write protection, $\overline{W P}$
- Separate analog and digital/system supplies
- Direct write cell
-Endurance-100,000 data changes per bit per register
-Register data retention-100 years
- 16-bytes of EEPROM memory
- Power saving feature and low noise
- Two $10 \mathrm{k} \Omega$ or two $2.5 \mathrm{k} \Omega$ potentiometers
- Resolution: 64 taps each pot
- 24-lead TSSOP and 24-Lead SOIC packages


## DESCRIPTION

The X9440 integrates two non volatile digitally controlled potentiometers (XDCP) and two voltage comparators on a CMOS monolithic microcircuit.

The X9440 contains two resistor arrays, each composed of 63 resistive elements. Between each element and at either end are tap points accessible to the wiper elements. The position of the wiper element on the array is controlled by the user through the SPI serial bus interface.

Each potentiometer has an associated voltage comparator. The comparator compares the external input voltage $\mathrm{V}_{\mathrm{NI}}$ with the wiper voltage $\mathrm{V}_{\mathrm{W}}$ and sets the output voltage level to a logic high or low.

Each resistor array and comparator has associated with it a wiper counter register (WCR), analog control register (ACR), and eight 6 bit data registers that can be directly written and read by the user. The contents of the wiper counter register controls the position of the wiper on the resistor array. The contents of the analog control register controls the comparator and its output. The potentiometer is programmed with a SPI serial interface.

## BLOCK DIAGRAM



## PIN DESCRIPTIONS

## Host Interface Pins

## Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## Serial Input (SI)

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

## Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9440.

## Chip Select ( $\overline{\mathbf{C S}}$ )

When $\overline{\mathrm{CS}}$ is HIGH, the X9440 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. $\overline{C S}$ LOW enables the X9440, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## Hold (HOLD)

$\overline{\text { HOLD }}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, $\overline{H O L D}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

## Device Address ( $\mathrm{A}_{0}-\mathrm{A}_{1}$ )

The address inputs are used to set the least significant 2 bits of the 8 -bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9440. A maximum of 4 devices may share the same SPI serial bus.

## Potentiometer Pins

$V_{H}\left(V_{H 0^{-}} V_{H 3}\right), V_{L}\left(V_{L 0^{-}} V_{L 3}\right)$
The $V_{H}$ and $V_{L}$ inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.
$\mathrm{V}_{\mathrm{W}}\left(\mathrm{V}_{\mathrm{W}_{0}}-\mathrm{V}_{\mathrm{W}_{1}}\right)$
The wiper output $\mathrm{V}_{\mathrm{W}}$ is equivalent to the wiper output of a mechanical potentiometer and is connected to the inverting input of the voltage comparator.

## Comparator and Device Pins

## Voltage Input $\mathrm{V}_{\mathrm{NI} 0}, \mathrm{~V}_{\mathrm{N} 11}$

$\mathrm{V}_{\mathrm{NIO}}$ and $\mathrm{V}_{\mathrm{N} 11}$ are the input voltages to the plus (noninverting) inputs of the two comparators.

## Buffered Voltage Outputs $\mathrm{V}_{\text {OUT0 }}, \mathrm{V}_{\text {OUT1 }}$

$\mathrm{V}_{\text {OUto }}$ and $\mathrm{V}_{\text {OUT1 }}$ are the buffered voltage comparator outputs controlled by bits in the volatile analog control register.

## Hardware Write Protect Input WP

The $\overline{\mathrm{WP}}$ pin when low prevents non volatile writes to the wiper counter and analog control registers.

## Analog Supplies $\mathrm{V}_{\mathbf{+}}$, V -

The Analog Supplies $\mathrm{V}_{+}$, V - are the supply voltages for the XDCP analog section and the voltage comparators.

## System Supply $\mathrm{V}_{\mathrm{CC}}$ and Ground $\mathrm{V}_{\mathrm{SS}}$

The system supply, $\mathrm{V}_{\mathrm{CC}}$ and its reference $\mathrm{V}_{\mathrm{SS}}$ is used to bias the interface and control circuits.

## PIN CONFIGURATION



## PIN NAMES

| Symbol | Description |
| :---: | :--- |
| SCK | Serial Clock |
| $\mathrm{S} 1, \mathrm{SO}$ | Serial Data |
| $\mathrm{AO}-\mathrm{A} 1$ | Device Address |
| $\mathrm{V}_{\mathrm{H}-}-\mathrm{V}_{\mathrm{H} 1}$, | Potentiometers (terminal equivalent) |
| $\mathrm{V}_{\mathrm{L} 0}-\mathrm{V}_{\mathrm{L} 1}$ |  |$\quad$.

## PRINCIPLES OF OPERATION

The X9440 is a highly integrated microcircuit incorporating two resistor arrays, two voltage comparators and their associated registers and counters; and the serial interface logic providing direct communication between the host and the digitally-controlled potentiometers and voltage comparators.

## Serial Interface

The X9440 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. $\overline{\mathrm{CS}}$ must be LOW and the HOLD and WP pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

## Array Description

The X9440 is comprised of two resistor arrays and two voltage comparators. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper $\left(\mathrm{V}_{\mathrm{W}}\right)$ output. Within each individual array only one switch may be turned on at a time. These switches are controlled by a volatile wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system.

## Voltage Comparator

The comparator compares the wiper voltage $\mathrm{V}_{\mathrm{w}}$ with the external input voltage $\mathrm{V}_{\mathrm{N} 1}$. The comparator and its logic level output are controlled by the shutdown, latch, and enable bits of the analog control register (ACR). Enable connects the comparator output to the $V_{\text {OUt }}$ pin, Latch memorizes the output logic state, and shutdown removes the analog section supply voltages to save power. The analog control register (ACR) is programmed using the SPI serial interface.

The ACR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the ACR. These data registers and the ACR may be read and written by the host system.

## REGISTERS

Both digitally-controlled potentiometers and voltage comparators share the serial interface and share a common architecture. Each potentiometer and voltage comparator is associated with wiper counter and analog control registers and eight data registers. A detailed discussion of the register organization and array operation follows.

## Wiper Counter (WCR) and Analog Control Registers (ACR)

The X9440 contains two wiper counter registers: one for each XDCP potentiometer and two Analog Control Registers, and one for each of the two voltage comparators. The wiper counter register is equivalent to a serial-in, parallel-out counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the wiper counter register and analog control register can be altered in four ways: it may be written directly by the host via the Write WCR instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers (DR) via the XFR data register instruction (parallel load); it can be modified one step at a time by the increment/ decrement instruction (WCR only). Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The wiper counter and analog control register are volatile registers; that is, their contents are lost when the X9440 is powered-down. Although the registers are automatically loaded with the value in R0 upon powerup, it should be noted this may be different from the value present at power-down.

Programming the ACR is similar to the WCR. However, the 6 bits in the WCR positions the wiper in the resistor array while 3 bits in the ACR control the comparator and its output.

## Data Registers (DR)

Each potentiometer and each voltage comparator has four non volatile data registers (DR). These can be read or written directly by the host and data can be transferred between any of the four data registers and the WCR or ACR. It should be noted all operations changing data in one of these registers is a non volatile operation and will take a maximum of 10 ms .
If the application does not require storage of multiple settings for the potentiometer or comparator, these registers can be used as regular memory locations that could store system parameters or user preference data.

Figure 1. Detailed Potentiometer Block Diagram


## REGISTER BIT DESCRIPTIONS

Wiper Counter Register (WCR)

| $\mathbf{0}$ | $\mathbf{0}$ | WP5 | WP4 | WP3 | WP2 | WP1 | WP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (volatile) |  |  |  | (LSB) |  |

WPO-WP5 identify wiper position.
Analog Control Register (ACR)

| $\mathbf{0}$ | $\mathbf{0}$ | User- <br> bit5 | User- <br> bit4 | User- <br> bit3 | Latch | Enable | Shut- <br> down |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | (volatile) |  |  |  | $($ LSB $)$ |  |

## Shutdown

" 1 " indicates power is connected to the voltage comparator.
" 0 " indicates power is not connected to the voltage comparator.

## Enable

"1" indicates the output buffer of the voltage comparator is enabled.
" 0 " indicates the output buffer of the voltage comparator is disabled.

## Latch

" 1 " indicates the output of the voltage comparator is memorized or latched.
" 0 " indicates the output of the voltage comparator is not latched.

Userbits—available for user applications
Data Registers (DR, $\mathbf{R}_{\mathbf{0}}-\mathbf{R}_{\mathbf{3}}$ )
Wiper Position or Analog Control Data or User Data
(Nonvolatile)
\{Refer to Memory Map, Figure 9\}

## INSTRUCTIONS AND PROGRAMMING

## Identification (ID) Byte

The first byte sent to the X9440 from the host, following a $\overline{C S}$ going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9440 this is fixed as $0101[\mathrm{~B}]$ (refer to Figure 2).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the $\mathrm{A}_{0}-\mathrm{A}_{1}$ input pins. The X9440 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9440 to successfully continue the command sequence. The $\mathrm{A}_{0}-\mathrm{A}_{1}$ inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.
The remaining two bits in the slave byte must be set to 0 .
Figure 2. Identification Byte Format


## Instruction Byte

The byte following the address contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the two pots or two voltage comparators and when applicable they point to one of four associated registers. The format is shown below in Figure 3.

Figure 3. Instruction Byte Format


The four high order bits of the instruction byte specify the operation. The next two bits ( $\mathrm{R}_{1}$ and $\mathrm{R}_{0}$ ) select one of the four data registers that is to be acted upon when a register oriented instruction is issued. The last two bits ( $P_{1}$ and $P_{0}$ ) selects which one of the four potentiometers is to be affected by the instruction.

The four high order bits define the instruction. The next two bits ( $R_{1}$ and $R_{0}$ ) select one of the four data registers that is to be acted upon when a register oriented instruction is issued. The last two bits $\left(P_{1}\right.$ and $\left.P_{0}\right)$ select which one of the two potentiometers or which one of the two voltage comparators is to be affected by the instruction.

Four of the ten instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 4. These two-byte instructions exchange data between the wiper counter register or analog control register and one of the data registers. A transfer from a data register to a wiper counter register or analog control register is essentially a write to a static RAM. The response of the wiper to this action will be delayed $t_{\text {WRL }}$. A transfer from the wiper counter register current wiper position to a data register is a write to non volatile memory and takes a minimum of $t_{W R}$ to complete. The transfer can occur between one of the two potentiometers or one of the two voltage comparators and one of its associated registers; or it may occur globally, wherein the transfer occurs between both of the potentiometers and voltage comparators and one of their associated registers.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9440; either between the host and one of the data registers or directly between the host and the wiper counter and analog control registers. These instructions are: Read Wiper Counter Register or Analog Control Register, read the current wiper position of the selected pot or the comparator control bits, Write Wiper Counter Register or Analog Control Register, i.e. change current wiper position of the selected pot or control the voltage comparator; Read Data Register, read the contents of the selected non volatile register; Write Data Register, write a new value to the selected data register. The bit structures of the instructions are shown in Figure 9.

The sequences of the three byte operations are shown in Figure 5 and Figure 6.

The bit structures of the instructions and the description of the instructions are shown in Figure 10.

Figure 4. Two-Byte Command Sequence


Figure 5. Three-Byte Command Sequence (Write)


Figure 6. Three-Byte Command Sequence (Read)


Figure 7. Increment/Decrement Command Sequence


## Increment/Decrement

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $\mathrm{t}_{\mathrm{HIGH}}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the $\mathrm{V}_{\mathrm{H}}$ terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected
wiper will move one resistor segment towards the $\mathrm{V}_{\mathrm{L}}$ terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and 8.

## Write in Process

The contents of the data registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a write in process bit (WIP). The WIP bit is read with a read status command.

Figure 8. Increment/Decrement Timing Limits


Figure 9. Memory Map

| WCRO | WCR1 | ACR0 | ACR1 |
| :---: | :---: | :---: | :---: |
| R0 | R0 | R0 | R0 |
| R1 | R1 | R1 | R1 |
| R2 | R2 | R2 | R2 |
| R3 | R3 | R3 | R3 |

Figure 10. Instruction Set

## Read Wiper Counter Register (WCR) or Analog Control Register (ACR)

Read the contents of the Wiper Counter Register or Analog Control Register pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$.

| $\overline{\text { CS }}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR/ACR addresses |  |  | register data (sent by slave on SDA) |  |  |  |  |  |  | $\overline{\text { CS }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A |  | 1 | 0 | 0 | 1 | 0 | 0 | P  <br> 1 P | 0 | 0 | D | - |  | D |  | Edge |

## Write Wiper Counter Register (WCR) or Analog Control Register (ACR)

Write new value to the Wiper Counter Register or Analog Control Register pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$.

|  | identifier |  |  |  | device addresses |  |  |  | struction opcode |  |  |  | NCR/ACR <br> ddresses |  |  |  | register data ent by master on SDA) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 5 | 4 | 3 | 2 |  |  |  |

$$
\begin{aligned}
& \text { P1 P0: } 00 \text { - WCR0, } 01 \text { - WCR1 } \\
& \text { P1 P0: } 10 \text { - ACR0, } 11 \text { - ACR1 }
\end{aligned}
$$

## Read Data Register (DR)

Read the contents of the Register pointed to by $P_{1}-P_{0}$ and $R_{1}-R_{0}$.

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR/ACR/DR addresses |  |  |  | register data <br> (sent by master on SDA) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 |  | 1 | 0 | 0 | A 1 | A | 1 | 0 | 1 | 1 | $R$ 1 | $R$ 0 | P 1 | P | 0 | 0 | D | D | D | D |  | D |  |

R1 R0: 00 -R0, 10 -R1
$01-R 2,11-R 3$

## Write Data Register (DR)

Write new value to the Register pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$ and $\mathrm{R}_{1}-\mathrm{R}_{0}$.

|  | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR/ACR/DR addresses |  |  |  | $\begin{array}{c\|} \text { register data } \\ \text { (sent by master on SDA) } \\ \hline \end{array}$ |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Falling Edge | GH-VOLTAGE WRITE CYCLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | ${ }_{1}^{\text {A }}$ | 0 | 1 | 1 | 0 | 0 | $R$ 1 | $\begin{aligned} & \hline R \\ & 0 \\ & 0 \end{aligned}$ | 1 | P | 0 | 0 |  |  | D | D |  |  |  |  |

## Transfer Data Register to Wiper Counter Register or Analog Control Register

Transfer the contents of the Register pointed to by $\mathrm{R}_{1}-\mathrm{R}_{0}$ to the WCR or ACR pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$.

| C | device type identifier |  |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR/ACR/DR addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 |  | 0 | 0 | 1 | A | 1 | 1 | 0 |  | 1 | $R$ 0 | 1 | P |  |

## Transfer Wiper Counter or Analog Control Register to Data Register

Transfer the contents of the WCR or ACR pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$ to the Register pointed to by $\mathrm{R}_{1}-\mathrm{R}_{0}$.

| $\overline{\text { CS }}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR/ACR/DR addresses |  |  |  | $\overline{C S}$ <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A | 1 | 1 | 1 | 0 | R 1 | $R$ 0 | P | P |  |  |

Global Transfer Data Register to Wiper Counter or Analog Control Register
Transfer the contents of all four Data Registers pointed to by $R_{1}-R_{0}$ to their respective WCR or ACR.

|  | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR <br> addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | 1 | A | 0 | 0 | 0 | 1 | 1 | $R$ 0 | 0 | 0 |  |

## Global Transfer Wiper Counter or Analog Control Register to Data Register

Transfer the contents of all WCRs and ACRs to their respective data Registers pointed to by $\mathrm{R}_{1}-\mathrm{R}_{0}$.

| CS | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR addresses |  |  |  | CS <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A |  | 1 | 0 | 0 | 0 |  |  |  | 0 |  |  |

## Increment/Decrement Wiper Counter Register

Enable Increment/decrement of the WCR pointed to by $P_{1}-P_{0}$.


P1 P0: 00 or 01 only.
I/D: Increment/Decrement, 1/0

## Read Status

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | $\begin{gathered} \text { wiper } \\ \text { addresses } \end{gathered}$ |  |  |  | $\begin{gathered} \text { Data Byte } \\ \text { (sent by X9440 on SO) } \end{gathered}$ |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Falling } \\ & \text { Edge } \end{aligned}$ | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

## ABSOLUTE MAXIMUM RATINGS

Temperature under bias $\qquad$ $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on SCK, SCL or any address input with respect to $\mathrm{V}_{\mathrm{SS}}$ -1 V to +7 V
Voltage on $\mathrm{V}+$ (referenced to $\mathrm{V}_{\mathrm{SS}}$ ) ....................... 7 V
Voltage on V - (referenced to $\mathrm{V}_{\mathrm{SS}}$ ) -7V
(V+) - (V-) ............................................................12V
Any $\mathrm{V}_{\mathrm{H}}$. V+
Any $\mathrm{V}_{\mathrm{L}}$
Lead temperature (soldering, 10 seconds).............. $300^{\circ} \mathrm{C}$

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Device | Supply Voltage $\left(\mathbf{V}_{\mathbf{C C}}\right)$ Limits |
| :---: | :---: |
| X 9440 | $5 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{X} 9440-2.7$ | 2.7 V to 5.5 V |

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| Symbol | Parameter |  | Limits |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Unit |  |
| $\mathrm{R}_{\text {TOTAL }}$ | End to end resistance |  | -20 |  | +20 | \% |  |
|  | Power rating |  |  |  | 50 | mW | $25^{\circ} \mathrm{C}$, each pot |
| Iw | Wiper current |  | -3 |  | +3 | mA |  |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper resistance |  |  | 40 | 100 | $\Omega$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Wiper Current $=3 \mathrm{~mA}$ |
|  |  |  |  | 100 | 250 | $\Omega$ | $\mathrm{V}_{\mathrm{CC}}=2.7-5 \mathrm{~V}$, Wiper Current $=3 \mathrm{~mA}$ |
| Vv+ | Voltage on $\mathrm{V}+\mathrm{pin}$ | X9440 | +4.5 |  | +5.5 | V |  |
|  |  | X9440-2.7 | +2.7 |  | +5.5 |  |  |
| Vv- | Voltage on V-pin | X9440 | -5.5 |  | -4.5 | V |  |
|  |  | X9440-2.7 | -5.5 |  | -2.7 |  |  |
| $\mathrm{V}_{\text {TERM }}$ | Voltage on any $\mathrm{V}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}}$ pin |  | V- |  | V+ | V |  |
|  | Noise |  |  | -120 |  | dBV | Ref: 1kHz |
|  | Resolution ${ }^{(4)}$ |  |  | 1.6 |  | \% |  |
|  | Absolute linearity ${ }^{(1)}$ |  | -1 |  | +1 | MI ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{w}(\mathrm{n}) \text { (actual) }}-\mathrm{V}_{\mathrm{w}(\mathrm{n}) \text { (expected) }}$ |
|  | Relative linearity ${ }^{(2)}$ |  | -0.2 |  | +0.2 | MI ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{w}(\mathrm{n}+1}-\left[\mathrm{V}_{\mathrm{w}(\mathrm{n})+\mathrm{Ml}}\right]$ |
|  | Temperature coefficient of $\mathrm{R}_{\text {TOTAL }}$ |  |  | $\pm 300$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |  |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
(3) $\mathrm{MI}=\mathrm{RTOT} / 63$ or $\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right) / 63$, single pot
(4) Individual array resolutions.

COMPARATOR ELECTRICAL CHARACTERISTICS
(Over the recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input offset voltage | $\begin{aligned} & -1 \\ & -5 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | $\begin{aligned} & V+/ V-= \pm 3 V \\ & V+/ V-= \pm 5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input current |  | 10 |  | pA |  |
| $\mathrm{V}_{\mathrm{IR}}$ | Input voltage range | V- |  | V+ | V |  |
| $t_{R}$ | Response time |  | 200 |  | ns | note 1 |
| $\mathrm{I}_{0}$ | Output current | -1 |  | 1 | mA |  |
| $\mathrm{A}_{V}$ | Voltage gain |  | 300 |  | $\mathrm{V} / \mathrm{mV}$ |  |
| PSRR | Power supply rejection ratio |  | 60 |  | dB |  |
| $\mathrm{V}_{\text {OR }}$ | Output voltage range | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{T}_{\mathrm{C}} \mathrm{V}_{\text {OS }}$ | Input offset voltage drift |  | 6 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| $I_{s}$ | Supply current (V+ to V-) |  | $\begin{gathered} 1.2 \\ .5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & V+/ V-= \pm 5 \mathrm{~V} \\ & \mathrm{~V}+/ \mathrm{V}-= \pm 3 \mathrm{~V} \end{aligned}$ |
| $\mathrm{T}_{\mathrm{ON}}$ | Comparator enable time |  | 1 |  | $\mu \mathrm{s}$ | note 2 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{V}_{\mathrm{CC}}-0.8$ |  |  | V | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |

Notes: (1) 100 mV step with 100 mV overdrive, $\mathrm{ZL}=10 \mathrm{k} \Omega \| 15 \mathrm{pF}, 10-90 \%$ risetime
(2) Time from leading edge of Enable bit to valid $\mathrm{V}_{\text {OUT }}$.
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| Symbol | Parameter |  |  |  | Limits |  |  |  | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ENDURANCE AND DATA RETENTION

| Parameter | Min. | Unit |
| :---: | :---: | :---: |
| Minimum endurance | 100,000 | Data changes per bit per register |
| Data retention | 100 | Years |

## CAPACITANCE

| Symbol | Test | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {I/O }}$ | Output capacitance (SO) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance (A0, A1, SI, and SCK) | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{L}}, \mathrm{C}_{\mathrm{H}}, \mathrm{C}_{\mathrm{W}}$ | Potentiometer capacitance | $10 / 10 / 25$ | pF |  |

## POWER-UP SEQUENCE

| Power-up Sequence ${ }^{(1)}:(1) \mathrm{V}_{\mathrm{CC}} \quad(2) \mathrm{V}+$ and $\mathrm{V}-\quad\left\{\mathrm{V}+\leq \mathrm{V}_{\mathrm{CC}}\right.$ at all times $\}$ |
| :--- | :--- |
| Power-down Sequence: no limitation |

## A.C. TEST CONDITIONS

| Input pulse levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input and output timing level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

Note: (1) Applicable to recall and power consumption applications

EQUIVALENT A.C. LOAD CIRCUIT


## AC TIMING

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | SSI/SPI clock frequency |  | 2.0 | MHz |
| $\mathrm{t}_{\mathrm{cYC}}$ | SSI/SPI clock cycle time | 500 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | SSI/SPI clock high time | 200 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | SSI/SPI clock low time | 200 |  | ns |
| $t_{\text {LEAD }}$ | Lead time | 250 |  | ns |
| $\mathrm{t}_{\text {LAG }}$ | Lag time | 250 |  | ns |
| $\mathrm{t}_{\text {Su }}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ input setup time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\text { CS }}$ input hold time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ input rise time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{FI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ input fall time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DIS }}$ | SO output disable time | 0 | 500 | ns |
| $\mathrm{t}_{\mathrm{v}}$ | SO output valid time |  | 100 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO output hold time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SO output rise time |  | 50 | ns |
| $\mathrm{t}_{\text {FO }}$ | SO output fall time |  | 50 | ns |
| $\mathrm{t}_{\text {HOLD }}$ | HOLD time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | $\overline{\text { HOLD }}$ setup time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HH}}$ | $\overline{\text { HOLD }}$ hold time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | HOLD low to output in high Z |  | 100 | ns |
| tLz | $\overline{\text { HOLD }}$ high to output in low Z |  | 100 | ns |
| T | Noise suppression time constant at SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ inputs |  | 20 | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | $\overline{\text { CS }}$ Deselect Time | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {wPASU }}$ | WP, A0 and A1 setup time | 0 |  | ns |
| $\mathrm{t}_{\text {WPAH }}$ | $\overline{\mathrm{WP}}, \mathrm{A} 0$ and A 1 hold time | 0 |  | ns |

## HIGH-VOLTAGE WRITE CYCLE TIMING

| Symbol | Parameter | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $t_{W R}$ | High-voltage write cycle time (store instructions) | 5 | 10 | ms |

## XDCP TIMING

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $t_{\text {WRPO }}$ | Wiper response time after the third (last) power supply is stable |  | 10 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {WRL }}$ | Wiper response time after instruction issued (all load instructions) |  | 10 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {WRID }}$ | Wiper response time from an active SCL/SCK edge (increment/decrement instruction) |  | 450 | $\mu \mathrm{~s}$ |

## SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | Must be <br> steady | Will be <br> steady |
|  | May change <br> from Low to <br> High <br> May change <br> from High to <br> Low | Will change <br> from Low to <br> High <br> Will change <br> from High to <br> Low |
| Don't Care: |  |  |
| Changes |  |  |
| Allowed |  |  |
| N/A | Changing: <br> State Not <br> Known <br> Center Line |  |
| is High |  |  |

## TIMING DIAGRAMS

## Input Timing



SO $\qquad$

## Output Timing



## Hold Timing



## XDCP Timing (for All Load Instructions)



## XDCP Timing (for Increment/Decrement Instruction)



Write Protect and Device Address Pins Timing


## BASIC APPLICATIONS

## Programmable Level Detector with Memory (typical bias conditions)



Programmable Window Detector with Memory


For the signal voltage $\quad \mathrm{V}_{\mathrm{S}}>$ the upper limit $\mathrm{V}_{\mathrm{UL}},\left(\mathrm{V}_{\text {OUT0 }}=\mathrm{H}\right) \cdot\left(\mathrm{V}_{\text {OUT1 }}=\mathrm{H}\right)$
$\mathrm{V}_{\mathrm{S}}<$ the lower limit $\mathrm{V}_{\mathrm{LL}},\left(\mathrm{V}_{\text {OUT0 }}=\mathrm{L}\right) \cdot\left(\mathrm{V}_{\text {OUT } 1}=\mathrm{L}\right)$
For the window $\mathrm{V}_{\mathrm{LL}} \leq \mathrm{V}_{\mathrm{S}} \leq \mathrm{V}_{\mathrm{UL}},\left(\mathrm{V}_{\text {OUT0 }}=\mathrm{L}\right) \cdot\left(\mathrm{V}_{\text {OUT1 }}=\mathrm{H}\right)$

## BASIC APPLICATION (continued)

## Programmable Oscillator with Memory



## Programmable Schmitt Trigger with Memory



$V_{U L}=\frac{R_{1}+R_{2}}{R_{2}} V_{W}-\frac{R_{1}}{R_{2}} V_{O U T}($ min $)$
$V_{L L}=\frac{R_{1}+R_{2}}{R_{2}} V_{W}-\frac{R_{1}}{R_{2}} V_{\text {OUT }}$ (max)

## BASIC APPLICATION (continued)

Programmable Level Detector (alternate technique)

$V_{\text {OUT }}=$ High for $V_{S}<-\frac{R_{1}}{R_{2}} V_{R}$
$\mathrm{V}_{\text {OUT }}=$ Low for $\mathrm{V}_{\mathrm{S}}>-\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}} \mathrm{~V}_{\mathrm{R}}$
$R_{1}+R_{2}=R_{\text {POT }}$

## Programmable Time Delay with Memory



$\Delta t=R C \ln \left(\frac{5 V}{5 V-V_{W}}\right)$

## PACKAGING INFORMATION

24-Lead Plastic Small Outline Gull Wing Package Type S


NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

## PACKAGING INFORMATION

## 24-Lead Plastic, TSSOP Package Type V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

## Ordering Information



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Renesas manufacturer:
Other Similar products are found below :
EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U HI3-574AJN-5Z ISL6561IRZ ICL3238ECAZ R5F100GFAFB\#V0 VGS-50-15 VGS-50-24 HFA1100IBZ ISL6525CBZ VGS-25-24 VGS-50-5 VGS-100-12 ICL7663SACBAZA ISL6117CBZA ISL6443IRZ ISL12027IBZ HIP4081AIB ISL84514IBZ ISL84521IVZ ISL12027IB27AZ ISL6741IBZ X9116WS8IZ M30620FCAFP\#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R7S721001VCBGAC0 EPSA050250UB-P5P-EJ


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

