April 18, 2005

FN8201.0

Dual Digitally Controlled Potentiometer (XDCP™) & Voltage Comparator

FEATURES

- Two digitally controlled potentiometers and two voltage comparators in one package
- · 2-wire serial interface
- · Register oriented format
 - -Direct read/write wiper position
 - -Store as many as four positions per pot
- Fast response comparator
- Enable, latch, or shutdown comparator outputs through ACR
- Auto-recall of WCR and ACR data from R0
- Hardware write protection, WP
- Separate analog and digital/system supplies
- Direct write cell
 - Endurance–100,000 data changes per bit per register
- -Register data retention-100 years
- 16-bytes of EEPROM memory
- Power saving feature and low noise
- Two $10k\Omega$ or two $2.5k\Omega$ potentiometers
- · Resolution: 64 taps each pot
- 24-lead TSSOP and 24-lead SOIC packages

DESCRIPTION


The X9448 integrates two nonvolatile digitally controlled potentiometers (XDCP) and two voltage comparators on a CMOS monolithic microcircuit.

The X9448 contains two resistor arrays, each composed of 63 resistive elements. Between each element and at either end are tap points accessible to the wiper elements. The position of the wiper element on the array is controlled by the user through the two wire serial bus interface.

Each potentiometer has an associated voltage comparator. The comparator compares the external input voltage V_{NI} with the wiper voltage V_{W} and sets the output voltage level to a logic high or low.

Each resistor array and comparator has associated with it a wiper counter register (WCR), analog control register (ACR), and eight 6-bit data registers that can be directly written and read by the user. The contents of the wiper counter register controls the position of the wiper on the resistor array. The contents of the analog control register controls the comparator and its output. The potentiometer is programmed with a 2-wire serial interface.

BLOCK DIAGRAM



PIN DESCRIPTIONS

Host Interface Pins

Serial Clock (SCL)

The SCL input is used to clock data into and out of the X9448.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

Device Address (A₀ - A₃)

The address inputs are used to set the least significant 4 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9448. A maximum of 16 devices may share the same 2-wire serial bus.

Potentiometer Pins

$V_{H} (V_{H0} - V_{H1}), V_{L} (V_{L0} - V_{L1})$

The V_H and V_L inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

$V_W (V_{W0} - V_{W1})$

The wiper output is equivalent to the wiper output of a mechanical potentiometer and is connected to the inverting input of the voltage comparator.

Comparator and Device Pins

Voltage Input V_{NIO}, V_{NI1}

 $V_{\mbox{NIO}}$ and $V_{\mbox{NI1}}$ are the input voltages to the plus (non-inverting) inputs of the two comparators.

Buffered Voltage Outputs V_{OUT0}, V_{OUT1}

The V_{OUT0}, and V_{OUT1} are the buffered voltage comparator outputs enabled by respective bits in the volatile analog control register.

Hardware Write Protect Input WP

The **WP** pin when low prevents nonvolatile writes to the wiper counter and analog control registers.


Analog Supplies V+, V-


The analog supplies V+, V- are the supply voltages for the XDCP analog section and the voltage comparators.

System Supply V_{CC} and Ground V_{SS}

The system supply V_{CC} and its reference V_{SS} is used to bias the interface and control circuits.

PIN CONFIGURATION





intersil FN8201.0

PIN NAMES

Symbol	Description
SCL	Serial Clock
SDA	Serial Data
A0 - A3	Device Address
V _{H0} - V _{H1} , V _{L0} - V _{L1}	Potentiometers (terminal equivalent)
V _{W0} - V _{W1}	Potentiometers (wiper equivalent)
V _{NI0} , V _{NI1}	Comparator Input Voltages
V _{OUT0} , V _{OUT1}	Buffered Comparator Outputs
WP	Hardware Write Protection
V+,V-	Analog and Voltage Comparator Supplies
V _{CC}	System/Digital Supply Voltage
V _{SS}	System Ground
NC	No Connection

PRINCIPLES OF OPERATION

The X9448 is a highly integrated microcircuit incorporating two resistor arrays, two voltage comparators and their associated registers and counters; and the serial interface logic providing direct communication between the host and the digitally-controlled potentiometers and voltage comparators.

Serial Interface

The X9448 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9448 will be considered a slave device in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW periods (t_{LOW}). SDA state changes during SCL HIGH are reserved for indicating start and stop conditions.

Start Condition

All commands to the X9448 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH (t_{HIGH}). The X9448 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.

Stop Condition

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH.

Acknowledge

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9448 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9448 will respond with a final acknowledge.

Array Description

The X9448 is comprised of two resistor arrays and two voltage comparators. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H and V_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by a volatile wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

The WCR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the WCR. These data registers and the WCR can be read and written by the host system.

intersil FN8201.0

Voltage Comparator

The comparator compares the wiper voltage V_W with the external input voltage V_{NI} . The comparator and its logic level output are controlled by the Shutdown, Latch, and Enable bits of the analog control register (ACR). Enable connects the comparator output to the V_{OUT} pin, Latch memorizes the output logic state, and Shutdown removes the analog section supply voltages to save power. The analog control register is programmed using the two wire serial interface.


The ACR may be written directly, or it can be changed by transferring the contents of one of four associated data registers into the ACR. These data registers and the ACR may be read and written by the host system.

INSTRUCTIONS AND PROGRAMMING

Device Addressing

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (refer to Figure 1 below). For the X9448 this is fixed as 0101[B].

Figure 1. Address/Identification Byte Format




The next four bits of the slave address are the device address. The physical device address is defined by the state of the A0 - A3 inputs. The X9448 compares the serial data stream with the address input state; a successful compare of all four address bits is required for the X9448 to respond with an acknowledge. The A_0 - A_3 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} .

Acknowledge Polling

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9448 initiates the internal write cycle. ACK polling (Flow 1) can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9448 is still busy with the write operation no ACK will be returned. If the X9448 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.


Flow 1. ACK Polling Sequence



Instruction Structure

The byte following the address contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of two pots or one of two voltage comparators and when applicable they point to one of four associated registers. The format is shown below in Figure 2.

Figure 2. Instruction Byte Format



The four high order bits define the instruction. The next two bits (R1 and R0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits (P1 and P0) select which one of the two potentiometers or which one of the two voltage comparators is to be affected by the instruction.

Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the wiper counter register or analog control register and one of the data registers. A transfer from a data register to a wiper counter register

FN8201.0 FN8201.0 April 18, 2005

or analog control register is essentially a write to a static RAM. The response of the wiper to this action will be delayed t_{STPWV}. A transfer from the Wiper Counter Register current wiper position to a data register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the two potentiometers or one of the two voltage comparators and one of its associated registers; or it may occur globally, wherein the transfer occurs between both of the potentiometers and voltage comparators and one of their associated registers.

Four instructions require a three-byte sequence to complete. The basic sequence is illustrated in Figure 4. These instructions transfer data between the host and the X9448; either between the host and one of the data registers or directly between the host and the wiper counter and analog control registers. These instructions are: read wiper counter register or analog control register, read the current wiper position of the selected pot or

the comparator control bits, Write wiper counter register or analog control register, i.e. change current wiper position of the selected pot or control the voltage comparator; read data register, read the contents of the selected nonvolatile register; write data register, write a new value to the selected data register. The bit structures of the instructions are shown in Figure 6.

The increment/decrement command is different from the other commands. Once the command is issued and the X9448 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine tuning capability to the host. For each SCL clock pulse (t_{HIGH}) while SDA is HIGH, the selected wiper will move one resistor segment towards the $V_{\rm H}$ terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the $V_{\rm L}$ terminal. A detailed illustration of the sequence for this operation is shown in Figure 5.

Figure 3. Two-Byte Command Sequence




Figure 4. Three-Byte Command Sequence





Figure 5. Increment/Decrement Command Sequence




FN8201.0
April 18, 2005

Figure 6. Instruction Set

Read Wiper Counter Register (WCR) or Analog Control Register (ACR)

Read the contents of the Wiper Counter Register or Analog Control Register pointed to by P₁ - P₀.



P1 P0: 00 - WCR0, 01 - WCR1 P1 P0: 10 - ACR0, 11 - ACR1

Write Wiper Counter Register (WCR) or Analog Control Register (ACR)


Write new value to the Wiper Counter Register or Analog Control Register pointed to by P₁ - P₀.

$\begin{bmatrix} R & 0 & 1 & 0 & 1 & A & A & A & A & A & A & A & A & A$	- A							DA)	Α	Т
T 3 2 1 0 K	C K	0	0	D 5	D [D E	D D 2 1	D 0	C K	O P

P1 P0: 00 - WCR0, 01 - WCR1 P1 P0: 10 - ACR0, 11 - ACR1

Read Data Register (DR)

Read the contents of the Register pointed to by P₁ - P₀ and R₁ - R₀.



Definitions:

SACK – Slave acknowledge, MACK – Master acknowledge, I/O – Increment/Decrement (I/O), R – Register, P – Potentiometer

> FN8201.0 intersil April 18, 2005

6

Write Data Register (DR)

Write new value to the Register pointed to by P_1 - P_0 and R_1 - R_0 .

S			, ,				/ice		s			uctio			R/A			I S I	,		_	jiste					s	s	
I	ıd	ent	itie	r	ac	ddre	esse	es	Α	·	opc	ode)	а	ddre	esse	S	Α	(Se	ent	by I	mas	ster	on	SL	A)	Α	Т	HIGH-VOLTAGE
R	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	1	0	0	R 1	R 0	P 1	P 0	C K	0	0	D 5	D 4	D 3	D 2	D 1	D 0	C K	О Р	WRITE CYCLE
Т						_	•		. `							Ċ		. `				•		_			. `	•	

Transfer Data Register to Wiper Counter Register or Analog Control Register

Transfer the contents of the Register pointed to by R_1 - R_0 to the WCR or ACR pointed to by P_1 - P_0 .

S T		vice den	-	-		dev ddre			SA			ode				CR/ esse		SA	S
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	1	0	1	R 1	R 0	P 1	P 0	C K	O P

Transfer Wiper Counter or Analog Control Register to Data Register

Transfer the contents of the WCR or ACR pointed to by P_1 - P_0 to the Register pointed to by R_1 - R_0 .

S T			e ty tifie			dev ddre			S		stru opc				CR/A		DR s	S	S	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	CK	1	1	1	0	R 1	R 0	P 1	P 0	CK	O P	WRITE CYCLE

Global Transfer Data Register to Wiper Counter or Analog Control Register

Transfer the contents of all four Data Registers pointed to by R₁ - R₀ to their respective WCR or ACR.

S T		evic den	-			dev ddre			S		stru opc			a	D ddre		es	S	S
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C	0	0	0	1	R 1	R 0	0	0	C	O P

Global Transfer Wiper Counter or Analog Control Register to Data Register

Transfer the contents of all WCRs and ACRs to their respective data Registers pointed to by R₁ - R₀.

S T			e ty tifie	•		de\ ddre			S A			ode		ac	D ddre	R esse	es	S A	S T	HIGH-VOLTAGE
A R T	0	1	0	1	A 3	A 2	A 1	A 0	C K	1	0	0	0	R 1	R 0	0	0	C K	O P	WRITE CYCLE

Increment/Decrement Wiper Counter Register

Enable Increment/decrement of the WCR pointed to by $P_1 - P_0$.

A R T 0 1 0 1 A A A A A A A A A A A A A A A A A A A	S T		evice den		•	a	de\ ddre			S A		stru opc			ad	W(ddre	CR esse	es	S A		incr ent	-	-	 -	-		S T
		0	1	0	1		A 2	A 1	A 0	C K	0	0	1	0	0	0	P 1	P 0	C K	I/ D	I/ D				I/ D	I/ D	O P

—— P1 P0: 00 or 01 only.

REGISTERS OPERATION

Both XDCP potentiometers and voltage comparators share the serial interface and share a common architecture. Each potentiometer and voltage comparator is associated with wiper counter and analog control registers and eight data registers. A detailed discussion of the register organization and array operation follows.

Wiper Counter (WCR) and Analog Control Registers (ACR)

The X9448 contains two wiper counter registers one for each XDCP potentiometer and two analog control registers, one for each of the two voltage comparators. The wiper counter register is equivalent to a serial-in, parallel-out counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the wiper counter register and analog control register can be altered in four ways: it may be written directly by the host via the Write WCR instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers (DR) via the XFR data register instruction (parallel load); it can be modified one step at a time by the increment/decrement instruction (WCR only). Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The wiper counter and analog control register are volatile registers; that is, their contents are lost when the X9448 is powered-down. Although the registers are automatically loaded with the value in R0 upon power-up, it should be noted this may be different from the value present at power-down.

Programming the ACR is similar to the WCR. However, the 6 bits in the WCR positions the wiper in the resistor array while 3 bits in the ACR control the comparator and its output.

Data Registers (DR)

Each potentiometer and each voltage comparator has four nonvolatile data registers (DR). These can be read or written directly by the host and data can be transferred between any of the four data registers and the WCR or ACR. It should be noted all operations changing data in one of these registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer or comparator, these registers can be used as regular memory locations that could store system parameters or user preference data.

REGISTER DESCRIPTIONS

Wiper Counter Register (WCR)

0	0	WP5	WP4	WP3	WP2	WP1	WP0
		(volatile)			(LSB)

WP0-WP5 identify wiper position.

Analog Control Register (ACR)

0	0		User -bit4		Latch	Enable	Shut- down
		((volatile))			(LSB)

Shutdown

- "1" indicates power is connected to the voltage comparator.
- "0" indicates power is not connected to the voltage comparator.

Enable

- "1" indicates the output buffer of the voltage comparator is enabled.
- "0" indicates the output buffer of the voltage comparator is disabled.

Latch

- "1" indicates the output of the voltage comparator is memorized or latched.
- "0" indicates the output of the voltage comparator is not latched.

Userbits—available for user applications

Data Registers (DR, R0 - R3)

Wiper Position or Analog Control Data or User Data	3
(Nonvolatile)	

Memory Map

WCRO	WCR1	ACR0	ACR1
R0	R0	R0	R0
R1	R1	R1	R1
R2	R2	R2	R2
R3	R3	R3	R3

intersil FN8201.0

ABSOLUTE MAXIMUM RATINGS

Temperature under bias65°C to +135°C
Storage temperature65°C to +150°C
Voltage on SDA, SCL or any
address input with respect to V _{SS} 1V to +7V
Voltage on any V+ (referenced to V _{SS})+7V
Voltage on any V- (referenced to V _{SS})7V
(V+) - (V-)10V
Any V _H V+
Any V _L V-
Lead temperature (soldering, 10 seconds) 300°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

Device	Supply Voltage (V _{CC}) Limits
X9448	5V ±10%
X9448-2.7	2.7V to 5.5V

POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

				Liı	nits		
Symbol	Parame	ter	Min.	Тур.	Max.	Unit	Test Conditions
R _{TOTAL}	End to end resistance		-20		+20	%	
	Power rating				50	mW	25°C, each pot
I _W	Wiper current		-3		+3	mA	
R _W	Wiper resistance			40	100	Ω	V _{CC} = 5V, Wiper Current = 3mA
				100	250	Ω	V _{CC} = 2.7-5V, Wiper Current = 3mA
Vv+	Voltage on V+ Pin	X9440	+4.5		+5.5	V	
		X9440-2.7	+2.7		+5.5		
Vv-	Voltage on V- Pin	X9440	-5.5		-4.5	V	
		X9440-2.7	-5.5		-2.7		
V_{TERM}	Voltage on any V _H or	· V _L pin	V-		V+	V	
	Noise			-120		dBv	Ref: 1V
	Resolution (4)			1.6		%	
	Absolute linearity (1)		-1		+1	MI ⁽³⁾	V _{w(n)(actual)} - V _{w(n)(expected)}
	Relative linearity (2)		-0.2		+0.2	MI ⁽³⁾	$V_{w(n+1)} - [V_{w(n)+MI}]$
	Temperature Coeffici	ent of R _{TOTAL}		±300		ppm/°C	

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (3) MI = RTOT/63 or $(V_H V_L)/63$, single pot.
- (4) Individual array resolutions.

FN8201.0 April 18, 2005

⁽²⁾ Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

COMPARATOR ELECTRICAL CHARACTERISTICS

(Over the recommended operating conditions unless otherwise specified.)

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
V _{OS}	Input offset voltage	-1		1	mV	V+/V- = ±3V
		-5		5	mV	V+/V- = ±5V
Ι _Β	Input current		10		pА	
V_{IR}	Input voltage range	V-		V+	V	
t _R	Response time		200		ns	note 1
I _O	Output current	-1		1	mA	
A _V	Voltage gain				V/mV	
PSRR	Power supply rejection ratio		60		dB	
V _{OR}	Output voltage range	V _{SS}		V _{CC}	V	
T _C V _{OS}	Input offset voltage drift		6		μV/°C	
I _S	Supply current (V+ to V-)		1.2		mA	V+/V- = ±5V
			.5		mA	V+/V- = ±3V
T _{ON}	Comparator enable time		1		μs	note 2
V _{OL}	Output low voltage			0.4	V	I _O = 1mA
V _{OH}	Output high voltage	V _{CC} - 0.8			V	I _O = 1mA

Notes: (1) 100mV step with 100mV overdrive, ZL = 10k Ω || 15pF, 10-90% risetime.

(2) Time from leading edge of enable bit to valid V_{OUT}.

SYSTEM/DIGITAL D.C. OPERATING CHARACTERISTICS

(Over the recommended operating conditions unless otherwise specified.)I

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
I _{CC}	V _{CC} supply current (active)			400	μΑ	f _{SCL} = 400kHz, SDA = Open, Other Inputs = V _{SS}
I _{SB}	V _{CC} current (standby)			1	μΑ	$SCL = SDA = V_{CC}$, Addr. = V_{SS}
I _{LI}	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}
V_{IH}	Input HIGH voltage	V _{CC} x 0.7		$V_{CC} + 0.5$	V	
V_{IL}	Input LOW voltage	-0.5		V _{CC} x 0.1	V	
V _{OL}	Output LOW voltage			0.4	V	I _{OL} = 3mA

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	Years

FN8201.0 April 18, 2005

CAPACITANCE

Symbol	Test	Typical	Unit	Test Conditions
C _{I/O}	Input/output capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input capacitance (A0, A1, A2, A3, and SCL)	6	pF	V _{IN} = 0V
C_L, C_H, C_W	Potentiometer capacitance	10/10/25	pF	

Power-Up Timing and Sequence


Power-up sequence ⁽¹⁾ : (1) V _{CC} (2) V+ and V-	{V+ ≤ V _{CC} at all times}
Power-down sequence: no limitation	

A.C. TEST CONDITIONS

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5


Note: (1) Applicable to recall and power consumption applications

EQUIVALENT A.C. LOAD CIRCUIT




TIMING DIAGRAMS

START and STOP Timing




Input Timing




FN8201.0 April 18, 2005


Output Timing




XDCP Timing (for All Load Instructions)



XDCP Timing (for Increment/Decrement Instruction)



Write Protect and Device Address Pins Timing



AC Timing

Symbol	Parameter	Min.	Max.	Unit
f _{SCL}	Clock frequency		400	kHz
t _{CYC}	Clock cycle time	2500		ns
t _{HIGH}	Clock high time	600		ns
t _{LOW}	Clock low time	1300		ns
t _{SU:STA}	Start setup time	600		ns
t _{HD:STA}	Start hold time	600		ns
t _{SU:STO}	Stop setup time	600		ns
t _{SU:DAT}	SDA data input setup time	100		ns
t _{HD:DAT} ⁽⁴⁾	SDA data input hold time	0/30		ns
t _R	SCL and SDA rise time		300	ns
t _F	SCL and SDA fall time		300	ns
t _{AA}	SCL low to SDA data output valid time	100	900	ns
t _{DH}	SDA Data output hold time	50		ns
T _I	Noise suppression time constant at SCL and SDA inputs	50		ns
t _{BUF}	Bus free time (prior to any transmission)	1300		ns
t _{SU:WPA}	WP, A0, A1, A2 and A3 setup time	0		ns
t _{HD:WPA}	WP, A0, A1, A2 and A3 hold time	0		ns

High-Voltage Write Cycle Timing

Symbol	Parameter		Max.	Unit
t _{WR}	High-voltage write cycle time (store instructions)	5	10	ms


XDCP Timing

Symbol	Parameter	Min.	Max.	Unit
t _{WRL}	Wiper response time after instruction issued (all load instructions)		10	μs


Note: (4) $V_{CC} = 5V/2.7V$

BASIC APPLICATIONS

Programmable Level Detector with Memory (typical bias conditions)



Programmable Window Detector with Memory




For the signal voltage $\begin{array}{c} V_S > \text{the upper limit V}_{UL}, \ (V_{OUT0} = H) \bullet (V_{OUT1} = H) \\ V_S < \text{the lower limit V}_{LL}, \ (V_{OUT0} = L) \bullet (V_{OUT1} = L) \end{array}$


For the window $V_{LL} \le V_S \le V_{UL}$, $(V_{OUT0} = L) \bullet (V_{OUT1} = H)$

BASIC APPLICATION (continued)

Programmable Oscillator with Memory



Programmable Schmitt Trigger with Memory




$$V_{UL} = \frac{R_1 + R_2}{R_2} V_W - \frac{R_1}{R_2} V_{OUT}(min)$$

$$V_{LL} = \frac{R_1 + R_2}{R_2} V_W - \frac{R_1}{R_2} V_{OUT}(max)$$


BASIC APPLICATION (continued)


Programmable Level Detector (alternate technique)



$$\begin{split} \textbf{V}_{OUT} &= \text{High for } \textbf{V}_S < -\frac{\textbf{R}_1}{\textbf{R}_2} \textbf{V}_R \\ \textbf{V}_{OUT} &= \text{Low for } \textbf{V}_S > -\frac{\textbf{R}_1}{\textbf{R}_2} \textbf{V}_R \\ \textbf{R}_1 + \textbf{R}_2 &= \textbf{R}_{POT} \end{split}$$

Programmable Time Delay with Memory






$$\Delta t = RC \ ln \bigg(\frac{5V}{5V(-V_W)} \bigg)$$

PACKAGING INFORMATION

24-Lead Plastic Small Outline Gull Wing Package Type S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


intersil


PACKAGING INFORMATION


24-Lead Plastic, TSSOP Package Type V












NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

<u>intersil</u>

ORDERING INFORMATION



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Renesas manufacturer:

Other Similar products are found below:

EL4511CUZ-T7 PYB15-Q24-S5-H-U PQA30-D24-S24-DH PQA30-D48-S12-TH PYB30-Q24-T312-H-U PYB15-Q24-S5-H-T PYB15-Q24-S12-H-T V7815-500-SMT PYB20-Q48-S12-H-T PQZ6-Q24-S15-D PYB20-Q48-S5-H-T PYB20-Q24-S12-H-T VLED15-120-350 VGS-75-12 PYB15-Q24-S12-H-U HI3-574AJN-5Z ISL6561IRZ ICL3238ECAZ R5F100GFAFB#V0 VGS-50-15 VGS-50-24 HFA1100IBZ ISL6525CBZ VGS-25-24 VGS-50-5 VGS-100-12 ICL7663SACBAZA ISL6117CBZA ISL6443IRZ ISL12027IBZ HIP4081AIB ISL84514IBZ ISL84521IVZ ISL12027IB27AZ ISL6741IBZ X9116WS8IZ M30620FCAFP#U3 ETSA120500UD-P5P-SZ PDQ2-D24-S12-S PDS1-S12-D12-M PDS1-S12-D15-M PYB15-Q24-S12-T PYB20-Q48-S12 R0K33062PS000BE R0K505220S000BE R0K561664S000BE R0K570865S000BE HC55185AIMZ R7S721001VCBGAC0 EPSA050250UB-P5P-EJ