RT6585A/B

## Dual-Channel Synchronous DCIDC Step-Down Controller with 5V/3.3V LDOs

## General Description

The RT6585A/B is a dual-channel step-down, controller generating supply voltages for battery-powered systems. It includes two Pulse-Width Modulation (PWM) controllers adjustable from 2 V to 5.5 V , and two fixed $5 \mathrm{~V} / 3.3 \mathrm{~V}$ linear regulators. Each linear regulator provides up to 100 mA output current and 3.3 V linear regulator provides 1\% accuracy under 35mA. The RT6585A/B has an oscillator output to driver the external charge pump application. Other features include on-board power-up sequencing, a powergood output, internal soft-start, and soft-discharge output that prevents negative voltage during shutdown.

A constant current ripple PWM control scheme operates without sense resistors and provides 100ns response to load transient. For maximizing power efficiency, the RT6585A/B automatically switches to the diode-emulation mode in light load applications. The RT6585A/B is available in the WQFN-20L $3 \times 3$ package.

## Features

- Support Connected Standby Mode for Ultrabook
- CCRCOT Control with 100ns Load Step Response
- PWM Maximum Duty Ratio > 98\%
- 5V to 25V Input Voltage Range
- Dual Adjustable Output :
, CH1 : 2V to 5.5V
- CH2 : 2V to 4V
- 5VI3.3V LDOs with 100 mA Output Current
- 1\% Accuracy on 3.3V LDO Output
- Oscillator Driving Output for Charge Pump Application
- Internal Frequency Setting , 400kHz/475kHz (CH1/CH2)
- Internal Soft-Start and Soft-Discharge
- 4700ppm $/{ }^{\circ} \mathrm{C}$ R $\mathrm{DS}_{\mathrm{D}(\mathrm{ON})}$ Current Sensing
- Independent Switcher Enable Control
- Built in OVP/UVP/OCP/OTP
- Non-latch UVLO
- Power Good Indicator
- RoHS Compliant and Halogen Free


## Simplified Application Circuit



## Applications

- Notebook and Sub-Notebook Computers
- System Power Supplies
- 3-Cell and 4-Cell Li+ Battery-Powered Devices


## Ordering Information

RT6585A/B $\square \square \square$

Note:
***Empty means Pin1 orientation is Quadrant 1
Richtek products are :

- RoHS compliant and compatible with the current require-
ments of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb -free soldering processes.


## Marking Information

RT6585AGQW

|  |
| ---: | ---: |
| $3 J=Y M$ |
| DNN |$\quad$| 3J= : Product Code |
| :--- |
| YMDNN : Date Code |

RT6585BGQW

| $3 \mathrm{H}=\mathrm{YM}$ |
| ---: | ---: |
| DNN |$\quad$| 3H=: Product Code |
| :--- |
| YMDNN : Date Code |

## Pin Configurations

(TOP VIEW)


## Functional Pin Description

| Pin No. | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 1 | CS1 | Current Limit Setting. Connect a resistor to GND to set the threshold for Channel 1 <br> synchronous RDS(ON) sense. The GND - PHASE1 current limit threshold is 1/8th <br> the voltage seen at CS1 over a 0.2V to 2V range. There is an internal 50 A <br> current source from LDO5 to CS1. |
| 2 | FB1 | Feedback Voltage Input for Channel 1. Connect FB1 to a resistive voltage divider <br> from VOUT1 to GND to adjust output from 2V to 5.5V. |
| 3 | LDO3 | $3.3 V$ Linear Regulator Output. It is always on when VIN is higher than VINPOR <br> threshold. |
| 4 | FB2 | Feedback Voltage Input for Channel 2. Connect FB2 to a resistive voltage divider <br> from VOUT2 to GND to adjust output from 2V to 4V. |
| 5 | CS2 the threshold for Channel 2 |  |
| 6 | EN2 | Current Limit Setting. Connect a resistor to GND to set ther <br> synchronous RDS(ON) sense. The GND - PHASE2 current limit threshold is 1/8th <br> the voltage seen at CS2 over a 0.2V to 2V range. There is an internal 50 AA <br> current source from LDO5 to CS2. |
| 7 | PGOOD | Enable Control Input for Channel 2. |
| Power Good Indicator Output for Channel 1 and Channel 2. (Logical AND) |  |  |


| Pin No. | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 8 | PHASE2 | Switch Node of Channel 2 MOSFETs. PHASE2 is the internal lower supply rail for <br> the UGATE2 high-side gate driver. PHASE2 is also the current-sense input for the <br> Channel 2. |
| 9 | BOOT2 | Bootstrap Supply for Channel 2 High-Side Gate Driver. Connect to an external <br> capacitor according to the typical application circuits. |
| 10 | UGATE2 | High-Side Gate Driver Output for Channel 2. UGATE2 swings between PHASE2 <br> and BOOT2. |
| 11 | LGATE2 | Low-Side Gate Driver Output for Channel 2. LGATE2 swings between GND and <br> LDO5. |
| 12 | VIN | Power Input for 5V and 3.3V LDO Regulators and Buck Controllers. |
| 13 | LDO5 the low-side |  |
| 14 | BYP1 | 5V Linear Regulator Output. LDO5 is also the supply voltage for the <br> MOSFET and analog supply voltage for the device. |
| 15 | LGATE1 | Switch-over Source Voltage Input for LDO5. <br> LDO5. |
| 16 | UGATE1 Gate Driver Output for Channel 1. LGATE1 swings between GND and |  |
| 17 | BOOT1 | High-Side Gate Driver Output for Channel 1. UGATE1 swings between PHASE1 <br> and BOOT1. |
| 18 | PHASE1 | Bootstrap Supply for Channel 1 High-Side Gate Driver. Connect to an external <br> capacitor according to the typical application circuits. |
| 19 | VCLK | Switch Node of Channel 1 MOSFETs. PHASE1 is the internal lower supply rail for <br> the UGATE1 high-side gate driver. PHASE1 is also the current sense input for the <br> Channel 1. |
| 20 | EN1 | Oscillator Output for Charge Pump. |
| 21 | GND | Enable Control Input for Channel 1. <br> Ground. The exposed pad must be soldered to a large PCB and connected to <br> GND for maximum power dissipation. |
| Exposed Pad) |  |  |

## Function Block Diagram



## Operation

The RT6585A/B includes two constant on-time synchronous step-down controllers and two linear regulators.

## Buck Controller

In normal operation, the high-side N-MOSFET is turned on when the output is lower than VREF, and is turned off after the internal one-shot timer expires. While the highside N-MOSFET is turned off, the low-side N-MOSFET is turned on to conduct the inductor current until next cycle begins.

## Soft-Start

For internal soft-start function, an internal current source charges an internal capacitor to build the soft-start ramp voltage. The output voltage will track the internal ramp voltage during soft-start interval.

## PGOOD

The power good output is an open-drain architecture. When the two channels soft-start are both finished, the PGOOD open-drain output will be high impedance.

## Current Limit

The current limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the current sense signal at PHASE is above the current limit threshold, the PWM is not allowed to initiate a new cycle. Thus, the current to the load exceeds the average output inductor current, the output voltage falls and eventually crosses the under-voltage protection threshold, inducing IC shutdown.

## Over-Voltage Protection (OVP) and Under-Voltage Protection (UVP)

The two channel output voltages are continuously monitored for over-voltage and under-voltage conditions. When the output voltage exceeds over-voltage threshold (113\% of VOUT), UGATE goes low and LGATE is forced high; when it is less than $52 \%$ of reference voltage, undervoltage protection is triggered and then both UGATE and LGATE gate drivers are forced low. The controller is latched until ENx is reset or LDO5 is re-supplied.

## LDO5 and LDO3

When the VIN voltage exceeds the POR rising threshold, LDO3 will default turn-on. The LDO5 can be power on by ENx. The linear regulator LDO5 and LDO3 provide 5 V and 3.3 V regulated output.

## Switching Over

The BYP1 is connected to the Channel 1 output. After the Channel 1 output voltage exceeds the set threshold (4.66V), the output will be bypassed to the LDO5 output to maximize the efficiency.
Absolute Maximum Ratings (Note 1)

- VINto GND ..... -0.3 V to 30 V
- BOOTx to GND
DC ..... -0.3 V to 36 V
<100ns -5 V to 42 V- BOOTx to PHASEx
DC -0.3 V to 6 V
$<100 \mathrm{~ns}$ -5 V to 7.5 V
- PHASEx to GND
DC -5 V to 30 V
$<100 \mathrm{~ns}$ -10 V to 42 V
- UGATEx to GND
DC -5 V to 36 V
$<100 \mathrm{~ns}$ -10 V to 42 V
- UGATEx to PHASEx
DC -0.3 V to 6 V
<100ns -5 V to 7.5 V
- LGATEx to GND
DC -0.3 V to 6 V
<100ns -5 V to 7.5 V
- Other Pins -0.3 V to 6.5 V
- Power Dissipation, $\mathrm{PD}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ WQFN-20L $3 \times 3$ ..... 3.33W
- Package Thermal Resistance (Note 2)
WQFN-20L $3 \times 3, \theta_{\mathrm{JA}}-$ ..... $30^{\circ} \mathrm{C} / \mathrm{W}$
WQFN-20L $3 \times 3$, $\theta_{\mathrm{Jc}}$ ..... $7.5^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec.) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- ESD Susceptibility (Note 3)
HBM (Human Body Model) ..... 2kV
Recommended Operating Conditions (Note 4)
- Supply Voltage, VIN ..... 5 V to 25 V
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS} 1}=\mathrm{V}_{\mathrm{CS} 2}=2 \mathrm{~V}, \mathrm{VCLK}\right.$ disable by $200 \Omega$ to GND , No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply |  |  |  |  |  |  |
| VIN Power On Reset | VIN_POR | Rising Threshold | -- | 4.6 | 4.9 | V |
|  |  | Falling Threshold | 3.2 | 3.7 | -- |  |
| VIN Standby Supply Current | IVIN_SBY | RT6585A Both Buck Controllers Off, $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=\mathrm{GND}$ | -- | 20 | 35 | $\mu \mathrm{A}$ |
|  |  | RT6585B Both Buck Controllers Off, $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=\mathrm{GND}$ | -- | 35 | 55 |  |
| VIN Quiescent Current | IVIN_nosw | Both Buck Controllers On, $\mathrm{V}_{\mathrm{FBx}}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{BYP} 1}=5.05 \mathrm{~V}$ | -- | 15 | 25 | $\mu \mathrm{A}$ |
| BYP1 Supply Current | IBYP1_nosw | Both Buck Controllers On, $\mathrm{V}_{\mathrm{FBx}}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{BYP} 1}=5.05 \mathrm{~V}$ | -- | 120 | 180 | $\mu \mathrm{A}$ |

## Buck Controllers Output and FB Voltage

| FBx Valley Trip Voltage | VFBx | CCM Operation | 1.98 | 2 | 2.02 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| BYP1 Discharge Current | IDCHG_BYP1 | V |  |  |  |  |
| BYP1 $=0.5 V$ | 10 | 45 | -- | $m A$ |  |  |
| PHASEx Discharge Current | IDCHG_LX | VPHASEx $=0.5 \mathrm{~V}$ | 5 | 8 | -- | mA |

## Switching Frequency

| Switching Frequency | fswx | $\mathrm{V}_{\text {IN }}=20 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=5 \mathrm{~V}$ | 320 | 400 | 480 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=3.33 \mathrm{~V}$ | 380 | 475 | 570 |  |
| Minimum Off-Time | toff(MIN) | $\mathrm{V}_{\mathrm{FBx}}=1.9 \mathrm{~V}$ | -- | 200 | 275 | ns |

## Soft-Start

| Soft-Start Time | tssx | V ${ }_{\text {OUT }}$ Ramp-up Time | -- | 0.9 | -- | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Sense |  |  |  |  |  |  |
| CSx Source Current | ICSx | $\mathrm{V}_{\operatorname{cSx}}=1 \mathrm{~V}$ | 47 | 50 | 53 | $\mu \mathrm{A}$ |
| CSx Current Temperature Coefficient | TClcsx | In Comparison with $25^{\circ} \mathrm{C}$ | -- | 4700 | -- | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Zero-Current Threshold | Vzc | $\mathrm{V}_{\mathrm{FBx}}=2.05 \mathrm{~V}, \mathrm{GND}-\mathrm{PHASEx}$ | -- | 1 | -- | mV |

Internal Regulator

| LDO5 Output Voltage | VLDO5 | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, No Load | 4.9 | 5 | 5.1 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {IN }}>7 \mathrm{~V}$, $\mathrm{I}_{\text {LDO5 }}<100 \mathrm{~mA}$ | 4.8 | 5 | 5.1 |  |
|  |  | $\mathrm{V}_{\text {IN }}>5.5 \mathrm{~V}$, ILDO5 $<35 \mathrm{~mA}$ | 4.8 | 5 | 5.1 |  |
|  |  | VIN $>5 \mathrm{~V}$, ILDO5 < 20mA | 4.5 | 4.75 | 5.1 |  |
| LDO3 Output Voltage | VLDO3 | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, No Load | 3.267 | 3.3 | 3.333 | V |
|  |  | $\mathrm{V}_{\text {IN }}>7 \mathrm{~V}$, $\mathrm{I}_{\text {LDO3 }}<100 \mathrm{~mA}$ | 3.217 | 3.3 | 3.383 |  |
|  |  | $\mathrm{V}_{\text {IN }}>5.5 \mathrm{~V}$, $\mathrm{ILDO}<35 \mathrm{~mA}$ | 3.267 | 3.3 | 3.333 |  |
|  |  | V IN $>5 \mathrm{~V}$, ILDO3 < 20mA | 3.217 | 3.3 | 3.383 |  |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO5 Output Current | ILDO5 | $\begin{aligned} & \mathrm{V}_{\mathrm{LDO5}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BYP} 1}=\mathrm{GND}, \\ & \mathrm{~V}_{\mathrm{IN}}=7.4 \mathrm{~V} \end{aligned}$ | 100 | 175 | -- | mA |
| LDO3 Output Current | ILDO3 | $\mathrm{V}_{\text {LDO3 }}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=7.4 \mathrm{~V}$ | 100 | 175 | -- | mA |
| LDO5 Switch-over Threshold to BYP1 | VSWTH | Rising Edge at BYP1 Regulation Point | -- | 4.66 | -- | V |
| LDO5 Switch-over Equivalent Resistance | Rsw | LDO5 to BYP1, 10mA | -- | 1.5 | 3 | $\Omega$ |
| VCLK Output |  |  |  |  |  |  |
| VCLK On-Resistance | RVCLK | Pull-up and Pull-down Resistance | -- | 10 | -- | $\Omega$ |
| VCLK Switching Frequency | fVcLk |  | -- | 260 | -- | kHz |
| UVLO |  |  |  |  |  |  |
| LDO5 UVLO Threshold | Vuvlo5 | Rising Edge | -- | 4.3 | 4.6 | V |
|  |  | Falling Edge | 3.7 | 3.9 | 4.1 |  |
| LDO3 UVLO Threshold | VUVLO3 | Channel $\times$ Off | -- | 2.5 | -- | V |
| Power Good |  |  |  |  |  |  |
| PGOOD Threshold | VPGxTH | PGOOD Detect, $\mathrm{V}_{\text {FBx }}$ Rising Edge | 84 | 88 | 92 | \% |
|  |  | Hysteresis | -- | 8 | -- |  |
| PGOOD Leakage Current |  | High state, $\mathrm{VPGOOD}=5.5 \mathrm{~V}$ | -- | -- | 1 | $\mu \mathrm{A}$ |
| PGOOD Output Low Voltage |  | $\mathrm{ISINK}^{\text {a }}=4 \mathrm{~mA}$ | -- | -- | 0.3 | V |
| Fault Detection |  |  |  |  |  |  |
| OVP Trip Threshold | Vovp | FBx with Respect to Internal Reference | 109 | 113 | 117 | \% |
| OVP Propagation Delay |  |  | -- | 1 | -- | $\mu \mathrm{s}$ |
| UVP Trip Threshold | Vuvp | UVP Detect, FBx Falling Edge | 47 | 52 | 57 | \% |
| UVP Shutdown Blanking Time | tSHDN_UVP | From ENx Enable | -- | 1.3 | -- | ms |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal Shutdown | TSD |  | -- | 150 | -- | ${ }^{\circ} \mathrm{C}$ |
| Logic Inputs |  |  |  |  |  |  |
| ENx Threshold Voltage | VENx_H | SMPS On | 1.6 | -- | -- | V |
|  | VENx_L | SMPS Off | -- | -- | 0.4 |  |
| Internal Boost Switch |  |  |  |  |  |  |
| Internal Boost Switch On-Resistance | $\mathrm{R}_{\text {Boost }}$ | LDO5 to BOOTx | -- | 80 | -- | $\Omega$ |


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power MOSFET Drivers |  |  |  |  |  |  |
| UGATEx On-Resistance | Rugatex | High State, $\mathrm{V}_{\text {BOOTx }}-\mathrm{V}_{\text {UGATEx }}=0.25 \mathrm{~V}$, $V_{\text {BOOTX }}-V_{\text {PHASEX }}=5 \mathrm{~V}$ | -- | 3 | -- | $\Omega$ |
|  |  | Low State, Vugatex - VPAHSEx $=0.25 \mathrm{~V}$, $V_{\text {BOOTX }}-V_{\text {PHASEx }}=5 \mathrm{~V}$ | -- | 2 | -- |  |
| LGATEx On-Resistance | Rlgatex | High State, VLDO5 - VLGATEx $=0.25 \mathrm{~V}$, $V_{\text {LDO5 }}=5 \mathrm{~V}$ | -- | 3 | -- | $\Omega$ |
|  |  | Low State, VLGATEx - GND $=0.25 \mathrm{~V}$ | -- | 1 | -- |  |
| Dead-Time | tD | LGATEx Rising | -- | 20 | -- | ns |
|  |  | UGATEx Rising | -- | 30 | -- |  |

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
Note 2. $\theta_{\mathrm{JA}}$ is measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. $\theta_{\mathrm{Jc}}$ is measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

## Typical Application Circuit



Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## Typical Operating Characteristics





$V_{\text {Out2 }}$ Switching Frequency vs. Output Current





## VOUT1 Load Transient Response



## VOUT1 OVP



Power Off from EN


VOUT2 Load Transient Response



## Application Information

The RT6585A/B is a dual-channel, low quiescent, Mach Response ${ }^{T M}$ DRV $^{T M}$ mode synchronous Buck controller targeted for Ultrabook system power supply solutions. Richtek's Mach Response ${ }^{\text {TM }}$ technology provides fast response to load steps. The topology solves the poor load transient response timing problems of fixed frequency current mode PWMs, and avoids the problems caused by widely varying switching frequencies in CCR (constant current ripple) constant on-time and constant off-time PWM schemes. A special adaptive on-time control trades off the performance and efficiency over wide input voltage range. The RT6585A/B includes 5V (LDO5) and 3.3V (LDO3) linear regulators. The LDO5 linear regulator steps down the battery voltage to supply both internal circuitry and gate drivers. The synchronous switch gate drivers are directly powered by LDO5. When $\mathrm{V}_{\text {OUt1 }}$ rises above 4.66 V , an automatic circuit disconnects the linear regulator and allows the device to be powered by $\mathrm{V}_{\text {out1 }}$ via the BYP1 pin.

## PWM Operation

The Mach Response ${ }^{T M}$ DRV $^{\top M}$ mode controller relies on the output filter capacitor's Effective Series Resistance (ESR) to act as a current sense resistor, so that the output ripple voltage provides the PWM ramp signal. Referring to the RT6585A/B's Function Block Diagram, the synchronous high-side MOSFET is turned on at the beginning of each cycle. After the internal one-shot timer expires, the MOSFET will be turned off. The pulse width of this one-shot is determined by the converter's input output voltages to keep the frequency fairly constant over the entire input voltage range. Another one-shot sets a minimum off-time (200ns typ.). The on-time one-shot will be triggered if the error comparator is high, the low-side switch current is below the current limit threshold, and the minimum off-time one-shot has timed out.

## PWM Frequency and On-time Control

For each specific input voltage range, the Mach Response ${ }^{T M}$ control architecture runs with pseudo constant frequency by feed forwarding the input and output voltage into the on-time one-shot timer. The high-side switch
on-time is inversely proportional to the input voltage as measured by $\mathrm{V}_{\mathrm{IN}}$ and proportional to the output voltage. The inductor ripple current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The frequency of 3 V output controller is set higher than the frequency of 5 V output controller. This is done to prevent audio frequency "beating" between the two sides, which switch asynchronously for each side.

The RT6585A/B adaptively changes the operation frequency according to the input voltage. Higher input voltage usually comes from an external adapter, so the RT6585A/B operates with higher frequency to have better performance. Lower input voltage usually comes from a battery, so the RT6585A/B operates with lower switching frequency for lower switching losses. For a specific input voltage range, the switching cycle period is given by :

For 5V VOUT,
Period (usec.) $=\frac{\mathrm{V}_{\mathrm{IN}} \times 2.025}{\mathrm{~V}_{\mathrm{IN}}-3.79}$
For 3.3V VOUT,
Period (usec.) $=\frac{\mathrm{V}_{\mathrm{IN}} \times 1.83}{\mathrm{~V}_{\mathrm{IN}}-2.59}$
where the VIN is in volt.
The on-time guaranteed in the Electrical Characteristics table is influenced by switching delays in the external high-side power MOSFET.

## Diode Emulation Mode

In diode emulation mode, the RT6585A/B automatically reduces switching frequency at light load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly. As the output current decreases from heavy load condition, the inductor current is also reduced, and eventually comes to the point that its current valley touches zero, which is the boundary between continuous conduction and discontinuous conduction modes. To emulate the behavior of diodes, the low-side MOSFET allows only partial negative current to flow when the inductor free wheeling current becomes negative. As the load current is further decreased, it takes longer and longer
time to discharge the output capacitor to the level that requires the next "ON" cycle. The on-time is kept the same as that in the heavy load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous conduction. The transition load point to the light load operation is shown in Figure 1. and can be calculated as follows :


Figure 1. Boundary Condition of CCM/DEM
$\mathrm{I}_{\text {LOAD(SKIP) }} \approx \frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right)}{2 \mathrm{~L}} \times \mathrm{t}_{\mathrm{ON}}$ where $t_{0 N}$ is the on-time.

The switching waveforms may appear noisy and asynchronous when light load causes diode emulation operation. This is normal and results in high efficiency. Trade offs in PFM noise vs. light load efficiency is made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load transient response (especially at low input voltage levels).

## Linear Regulators (LDOx)

The RT6585A/B includes 5V (LDO5) and 3.3V (LDO3) linear regulators. The regulators can supply up to 100 mA for external loads. Bypass LDOx with $1 \mu \mathrm{~F}$ (min) to $4.7 \mu \mathrm{~F}$ (max), and the recommended value is $1 \mu \mathrm{~F}$ ceramic capacitor. When Vout1 is higher than the switch over threshold (4.66V), an internal $1.5 \Omega$ P-MOSFET switch connects BYP1 to the LDO5 pin while simultaneously disconnects the internal linear regulator.

## Current Limit Setting

The RT6585A/B has cycle-by-cycle current limit control and the OCP function only operation at CCM , it is disabled at DEM in order to reduce quiescent current. The current limit circuit employs a unique "valley" current sensing algorithm. If the magnitude of the current sense signal at PHASEx is above the current limit threshold, the PWM is not allowed to initiate a new cycle (Figure 2). The actual peak current is greater than the current limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current limit characteristic and maximum load capability are a function of the sense resistance, inductor value, battery and output voltage.


Figure 2. "Valley" Current Limit
The RT6585A/B uses the on resistance of the synchronous rectifier as the current sense element and supports temperature compensated MOSFET $R_{D S(O N)}$ sensing. The $\mathrm{R}_{\text {IIIM }}$ resistor between the CSx pin and GND sets the current limit threshold. The resistor $\mathrm{R}_{\text {ILIM }}$ is connected to a current source from CSx which is $50 \mu \mathrm{~A}$ (typ.) at room temperature. The current source has a $4700 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature slope to compensate the temperature dependency of the $R_{\mathrm{DS}(\mathrm{ON})}$. When the voltage drop across the sense resistor or low-side MOSFET equals $1 / 8$ the voltage across the $\mathrm{R}_{\text {ILIM }}$ resistor, positive current limit will be activated. The high-side MOSFET will not be turned on until the voltage drop across the MOSFET falls below $1 / 8$ the voltage across the $\mathrm{R}_{\text {ILIM }}$ resistor.

Choose a current limit resistor according to the following equation :

```
\(\left.\mathrm{V}_{\text {LIMIT }}=\left(\mathrm{R}_{\text {LIMIT }} \times 50 \mu \mathrm{~A}\right) / 8=\mathrm{I}_{\text {LIMIT }} \times \mathrm{R}_{\mathrm{DS}(\text { ON }}\right)\)
\(R_{\text {LIMIT }}=\left(\left(_{\text {LIMIT }} \times R_{\text {DS(ON) }}\right) \times 8 / 50 \mu \mathrm{~A}\right.\)
```

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current sense signal at PHASEx and GND. Mount or place the IC close to the low-side MOSFET.

## VCLK for Charge Pump

A 260 kHz VCLK signal can be used for the external charge pump circuit. The VCLK signal becomes available when EN1 enters ON state. VCLK driver circuit is driven by BYP1 voltage. In a design that does not require VCLK output, tie $200 \Omega$ between VCLK pin and GND so that VCLK is turned off. The accuracy of VCLK disable resistor is recommended less than 5\%.

The external 14 V charge pump is driven by VCLK. As shown in Figure 3, when VCLK is low, C1 will be charged by $\mathrm{V}_{\text {out1 }}$ through D 1 . C 1 voltage is equal to $\mathrm{V}_{\text {Out1 }}$ minus the diode drop. When VCLK becomes high, C1 transfers the charge to C 2 through D2 and charges C 2 voltage to V VcLk plus C1 voltage. As VCLK transitions low on the next cycle, C3 is charged to C2 voltage minus a diode drop through D3. Finally, C3 charges C4 through D4 when VCLK switches high. Thus, the total charge pump voltage, $V_{C P}$, is :
$\mathrm{V}_{\mathrm{CP}}=\mathrm{V}_{\text {OUT1 }}+2 \times \mathrm{V}_{\text {VCLK }}-4 \times \mathrm{V}_{\mathrm{D}}$
where $\mathrm{V}_{\text {VCLK }}$ is the peak voltage of the VCLK driver which is equal to LDO5 and $V_{D}$ is the forward voltage dropped across the Schottky diode.


Figure 3. Charge Pump Circuit Connected to VCLK

## MOSFET Gate Driver (UGATEx, LGATEx)

The high-side driver is designed to drive high current, low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{N}-\mathrm{MOSFET}(\mathrm{s})$. When configured as a floating driver, 5 V bias voltage is delivered from the LDO5 supply. The average drive current is also calculated by the gate charge at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ times switching frequency. The instantaneous drive current is supplied by the flying capacitor between the BOOTx and PHASEx pins. A dead-time to prevent
shoot through is internally generated from high-side MOSFET off to low-side MOSFET on and low-side MOSFET off to high-side MOSFET on.

The low-side driver is designed to drive high current low $R_{\text {Ds(on) }}$ N-MOSFET(s). The internal pull down transistor that drives LGATEx low is robust, with a $1 \Omega$ typical onresistance. A5V bias voltage is delivered from the LDO5 supply. The instantaneous drive current is supplied by an input capacitor connected between LDO5 and GND.

For high current applications, some combinations of high and low-side MOSFETs may cause excessive gate drain coupling, which leads to efficiency killing, EMI producing, and shoot through currents. This is often remedied by adding a resistor in series with BOOTx, which increases the turn-on time of the high-side MOSFET without degrading the turn-off time. See Figure 4.


Figure 4. Increasing the UGATEx Rise Time

## Soft-Start

The RT6585A/B provides an internal soft-start function to prevent large inrush current and output voltage overshoot when the converter starts up. The soft-start (SS) automatically begins once the chip is enabled. During softstart, it clamps the ramping of internal reference voltage which is compared with FBx signal. The typical soft-start duration is 0.9 ms . An unique PWM duty limit control that prevents output over-voltage during soft-start period is designed specifically for FBx floating.

## UVLO Protection

The RT6585A/B has LDO5 under-voltage lock out protection (UVLO). When the LDO5 voltage is lower than 3.9 V (typ.) and the LDO3 voltage is lower than 2.5 V (typ.), both switch power supplies are shut off. This is a nonlatch protection.

## Power Good Output (PGOOD)

PGOOD is an open-drain output and requires a pull-up resistor. PGOOD is actively held low in soft-start, standby, and shutdown. For RT6585A/B, PGOOD is released when both output voltages are above 88\% of nominal regulation point. The PGOOD signal goes low if either output turns off or is $20 \%$ below or $13 \%$ over its nominal regulation point.

## Output Over-Voltage Protection (OVP)

The output voltage can be continuously monitored for overvoltage condition. If the output voltage exceeds $13 \%$ of its set voltage threshold, the over-voltage protection is triggered and the LGATEx low-side gate drivers are forced high. This activates the low-side MOSFET switch, which rapidly discharges the output capacitor and pulls the output voltage downward.

The RT6585A/B is latched once OVP is triggered and can only be released by either toggling ENx or cycling VIN. There is a $1 \mu$ s delay built into the over-voltage protection circuit to prevent false transition.

Note that latching LGATEx high will cause the output voltage to dip slightly negative due to previously stored energy in the LC tank circuit. For loads that cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reverse polarity clamp.

If the over-voltage condition is caused by a shorted in high-side switch, turning the low-side MOSFET on 100\% will create an electrical shorted circuit between the battery and GND to blow the fuse and disconnecting the battery from the output.

## Output Under-Voltage Protection (UVP)

The output voltage can be continuously monitored for undervoltage condition. If the output is less than $52 \%$ (typ.) of its set voltage threshold, the under-voltage protection will be triggered and then both UGATEx and LGATEx gate drivers will be forced low. The UVP is ignored for at least 1.3ms (typ.) after a start-up or a rising edge on ENx. Toggle ENx or cycle VIN to reset the UVP fault latch and restart the controller.

## Thermal Protection

The RT6585A/B features thermal shutdown to prevent damage from excessive heat dissipation. Thermal shutdown occurs when the die temperature exceeds $150^{\circ} \mathrm{C}$. All internal circuitries are turned off during thermal shutdown. The RT6585A/B triggers thermal shutdown if LDO5 is not supplied from Vout1, while input voltage on VIN and drawing current from LDO5 are too high. Nevertheless, even if LDO5 is supplied from Vout1, overloading LDO5 can cause large power dissipation on automatic switches, which may still result in thermal shutdown.

## Discharge Mode (Soft Discharge)

When ENx is low the output under-voltage fault latch is set, the output discharge mode will be triggered. During discharge mode, an internal switch creates a path for discharging the output capacitors' residual charge to GND.

## Standby Mode

When VIN exceeds POR threshold and ENx $<0.4 \mathrm{~V}$, the RT6585A/B operate in standby mode, and CH 1 and CH 2 are OFF state. For the RT6585A, LDO5 is OFF and LDO3 is ON state and approximately consumes $17 \mu \mathrm{~A}$ of input current. For the RT6585B, LDO5 and LDO3 are ON state and approximately consumes $30 \mu \mathrm{~A}$ while in standby mode.

## Power-Up Sequencing and On/Off Controls (ENx)

EN1 and EN2 control the power-up sequencing of the two channels of the Buck converter. The 0.4 V falling edge threshold on ENx can be used to detect a specific analog voltage level and to shutdown the device. Once in shutdown, the 1.6 V rising edge threshold activates, providing sufficient hysteresis for most applications.

Table 1. Operation Mode Truth Table

| Mode | Condition | Comment |
| :--- | :--- | :--- |
| LDO Over <br> Current Limit | LDOx < UVLO threshold | Transitions to discharge mode after VIN POR. LDO5 <br> and LDO3 remain active. |
| Run | ENx = high, VouT1 or Vout2 are enabled | Normal Operation. |
| Over-Voltage <br> Protection | Either output >113\% of the nominal level. | LGATEx is forced high. LDO3 and LDO5 are active. <br> Exit by VIN POR or by toggling ENx. |
| Under-Voltage <br> Protection | Either output < 52\% of the nominal level <br> after 1.3ms time-out expires and output is <br> enabled | Both UGATEx and LGATEx are forced low and enter <br> discharge mode. LDO3 and LDO5 are active. Exit by <br> VIN POR or by toggling ENx. |
| Discharge | Either output is still high in standby mode | During discharge mode, there is one path to <br> discharge the output capacitors' residual charge to <br> GND via an internal switch. |
| Standby | VIN $>$ POR <br> ENx $<0.4 \mathrm{~V}$ | For RT6585A : LDO3 is active <br> For RT6585B : LDO3, LDO5 are active |
| Thermal <br> Shutdown | $\mathrm{T}_{\mathrm{J}}>150^{\circ} \mathrm{C}$ | All circuitries are off. Exit by VIN POR. |

Table 2. Enabling/PGOOD State (RT6585A)

| EN1 | EN2 | LDO5 | LDO3 | CH1 (5VOUT) | CH2 (3.3VOUT) | VCLK | PGOOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF | OFF | OFF | ON | OFF | OFF | OFF | Low |
| ON | OFF | ON | ON | ON | OFF | ON | Low |
| OFF | ON | ON | ON | OFF | ON | OFF | Low |
| ON | ON | ON | ON | ON | ON | ON | High |

Table 3. Enabling/PGOOD State (RT6585B)

| EN1 | EN2 | LDO5 | LDO3 | CH1 (5VOUT) | CH2 (3.3VOUT) | VCLK | PGOOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF | OFF | ON | ON | OFF | OFF | OFF | Low |
| ON | OFF | ON | ON | ON | OFF | ON | Low |
| OFF | ON | ON | ON | OFF | ON | OFF | Low |
| ON | ON | ON | ON | ON | ON | ON | High |



Figure 5. RT6585A Timing


Figure 6. RT6585B Timing

## Output Voltage Setting (FBx)

Connect a resistive voltage divider at the FBx pin between $V_{\text {OUTx }}$ and GND to adjust the output voltage from 2 V to 5.5 V for CH 1 and 2 V to 4 V for CH 2 , as shown in Figure 7 . The recommended R2 is between $100 \mathrm{k} \Omega$ to $200 \mathrm{k} \Omega$, and solve for R1 using the equation below :
$\mathrm{V}_{\mathrm{OUT}}$ (valley) $=\mathrm{V}_{\mathrm{FBx}} \times\left(1+\left(\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)\right)$
where $\mathrm{V}_{\mathrm{FBx}}$ is 2 V (typ.).


Figure 7. Setting $V_{\text {OUTx }}$ with a resistive voltage divider

## Output Inductor Selection

The switching frequency (on-time) and operating point (\% ripple or LIR) determine the inductor value as shown below :
$\mathrm{L}=\frac{\mathrm{t}_{\mathrm{ON}} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUTx}}\right)}{\operatorname{LIR} \times \mathrm{I}_{\text {LOAD (MAX) }}}$
where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200 kHz . The core must be large enough not to saturate at the peak inductor current, IPEAK:
$I_{\text {PEAK }}=I_{\text {LOAD(MAX) }}+\left[(\operatorname{LIR} / 2) \times I_{\text {LOAD(MAX }}\right]$
The calculation above shall serve as a general reference. To further improve transient response, the output inductance can be further reduced. Of course, besides the inductor, the output capacitor should also be considered when improving transient response.

## Output Capacitor Selection

The capacitor value and ESR determine the amount of output voltage ripple and load transient response. Thus, the capacitor value must be greater than the largest value calculated from the equations below :
$\mathrm{V}_{\mathrm{SAG}}=\frac{\left(\Delta \mathrm{I}_{\mathrm{LOAD}}\right)^{2} \times \mathrm{L} \times\left(\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}\right)}{2 \times \mathrm{C}_{\mathrm{OUT}} \times\left[\mathrm{V}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{ON}}-\mathrm{V}_{\mathrm{OUTX}}\left(\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}\right)\right]}$
$\mathrm{V}_{\text {SOAR }}=\frac{\left(\Delta \mathrm{I}_{\text {LOAD }}\right)^{2} \times \mathrm{L}}{2 \times \mathrm{C}_{\text {OUT }} \times \mathrm{V}_{\text {OUTX }}}$
$\mathrm{V}_{\mathrm{P}-\mathrm{P}}=\operatorname{LIR} \times \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \times\left(E S R+\frac{1}{8 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}}\right)$
where $\mathrm{V}_{\text {SAG }}$ and $\mathrm{V}_{\text {SOAR }}$ are the allowable amount of undershoot and overshoot voltage during load transient, $\mathrm{V}_{\mathrm{p} \text {-p }}$ is the output ripple voltage, and toff(MiN) is the minimum off-time.

## Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :
$P_{D(\operatorname{MAX})}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$
where $T_{J(M A X)}$ is the maximum junction temperature, $T_{A}$ is the ambient temperature, and $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is $125^{\circ} \mathrm{C}$. The junction to ambient thermal resistance, $\theta_{\mathrm{JA}}$, is layout dependent. For WQFN-20L $3 \times 3$ package, the thermal resistance, $\theta_{\mathrm{JA}}$, is $30^{\circ} \mathrm{C} / \mathrm{W}$ on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by the following formula :
$P_{D(\text { max })}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(30^{\circ} \mathrm{C} / \mathrm{W}\right)=3.33 \mathrm{~W}$ for WQFN-20L $3 \times 3$ package

The maximum power dissipation depends on the operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ and thermal resistance, $\theta_{\mathrm{JA}}$. The derating curve in Figure 8 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 8. Derating Curve of Maximum Power Dissipation

## Layout Considerations

Layout is very important in high frequency switching converter design. Improper PCB layout can radiate excessive noise and contribute to the converter's instability. Certain points must be considered before starting a layout with the RT6585A/B.

- Place the filter capacitor close to the IC, within 12 mm (0.5 inch) if possible.
- Keep current limit setting network as close as possible to the IC. Routing of the network should avoid coupling to high-voltage switching node.
- Connections from the drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm ( 25 mils ) or wider trace.
- All sensitive analog traces and components such as FBx, PGOOD, and should be placed away from high voltage switching nodes such as PHASEx, LGATEx, UGATEx, or BOOTx nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Place ground terminal of VIN capacitor(s), Voutx capacitor(s), and Source of low-side MOSFETs as close to each other as possible. The PCB trace of PHASEx node, which connects to Source of high-side MOSFET, Drain of low-side MOSFET and high voltage side of the inductor, should be as short and wide as possible.

Outline Dimension


Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |  |
| b | 0.150 | 0.250 | 0.006 | 0.010 |  |  |  |  |
| D | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |
| D2 | 1.650 | 1.750 | 0.065 | 0.069 |  |  |  |  |
| E | 2.900 | 3.100 | 0.114 | 0.122 |  |  |  |  |
| E2 | 1.650 | 1.750 | 0.065 | 0.069 |  |  |  |  |
| e | 0.400 |  |  |  |  |  |  | 0.016 |
| L | 0.350 | 0.450 | 0.014 | 0.018 |  |  |  |  |

## W-Type 20L QPN 3x3 Package

## Richtek Technology Corporation

14F, No. 8, Tai Yuen $1^{\text {st }}$ Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Isolated DC/DC Converters category:
Click to view products by Richtek manufacturer:

Other Similar products are found below :
ESM6D044440C05AAQ FMD15.24G PSL486-7LR PSR152.5-7IR Q48T30020-NBB0 AVO240-48S12B-6L AVO250-48S28B-6L NAN0505 HW-L16D JAHW100Y1 217-1617-001 22827 SPB05C-12 SQ24S15033-PS0S 18952 19-130041 CE-1003 CE-1004 GQ2541-7R PSE1000DCDC-12V RDS180245 MAU228 419-2065-201 449-2075-101 J80-0041NL V300C24C150BG 419-2062-200 419-2063-401 419-2067-101 419-2067-501 419-2068-001 DCG40-5G DFC15U48D15 449-2067-000 XGS-0512 XGS-1205 XGS-1212 XGS-2412 XGS$\underline{2415} \underline{X K S}-1215 \underline{033456}$ NCT1000N040R050B SPB05B-15 SPB05C-15 SSQE48T25025-NAA0G L-DA20 HP3040-9RG HP1001-9RTG XKS-2415 XKS-2412

