



Fre

RoHS

•Key Specifications

- Operating power supply voltage range: 2.7V to 5.5V
- LED maximum setup current: 30.48mA (Max.)
- Oscillator frequency: 1.0 MHz(Typ.)
- Operating temperature range: -40°C to +85°C
- Package W(Typ.) x D(Typ.) x H(Max.) VCSP85H2 2.80mm x 2.80mm x 1.00mm

General Description

BD2802GU

The BD2802GU is a RGB LED driver specifically engineered for decoration purposes. This RGB driver incorporates lighting patterns and illuminates without imposing any load on CPU. This RGB driver is best-suited for illumination using RGB LEDs and decoration using monochrome LEDs. In addition, this RGB driver has been successfully miniaturized through the use of a VCSP85H2 (2.8 mm x 2.8 mm 0.5 mm pitch) chip size package.

Features

- RGB LED driver (dual drivers)
 - A slope control function is incorporated (allowing dual drivers to be controlled independently).
 - Slope control can be implemented using the DC current.
 - Two modes "continuous illumination mode" and "illumination single cycle mode" are supported.
 - Independent external ON/OFF synchronizing terminals (of dual drivers) are provided.
 - Multiple drivers can be used concurrently by Using the I²C address change function and supporting reference clock I/O.
- Thermal shutdown
- I²C BUS fast mode support (maximum rate: 400 kHz)
 - A device address can be changed via an external pin.

Pin Configuration [Bottom View] VBAT2 VBAT VBAT1 Е R1LED vio G1LED RGB1 D RESETB B1LED SCL BD2802GU R2LED С SDA G2LED RGB2 B2LEI RGB1CNT В RGBGND RGB2CNT CLKIO ADDSEL A RGBISET GND2

Figure 1. Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays

www.rohm.com


RGBISET RGB1CN1 VBAT2 ADDSEL GND2

G1LED

R1LED

ТЗ

VBAT1



RGBGND

B1LED

Τ4

B2LED

G2LED

R2LED

TSZ02201-0G3G0CZ00070-1-2 18.AUG.2012 Rev.001

Typical Application Circuit

VBAT

±1μF/10∨

ş

●Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Maximum Applied voltage	VMAX	7	V
Power Dissipation	Pd	1250 ^(Note1)	mW
Operating Temperature Range	Topr	-40 to +85	°C
Storage Temperature Range	Tstg	-55 to +150	°C

(Note1)Power dissipation deleting is 10.0mW/ °C, when it's used in over 25 °C.

(It's deleting is on the board that is ROHM's standard)

●Recommended Operating Ratings (VBAT≧VIO, Ta=-40°C to 85°C)

Parameter	Symbol	Limits	Unit
VBAT input voltage	VBAT	2.7 to 5.5	V
VIO pin voltage	VIO	1.65 to 3.3	V

Electrical Characteristics

(Unless otherwise specified, Ta=25°C, VBAT=3.6V, VIO=1.8V)

Parameter	Symbol	Limits			Unit	Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
[Circuit Current]		1		11			
VBAT Circuit current 1	IBAT1	-	0.1	3.0	μA	RESETB=0V, VIO =0V	
VBAT Circuit current 2	IBAT2	-	0.5	3.0	μA	RESETB=0V, VIO=1.8V	
VBAT Circuit current 3	IBAT3	-	0.8	1.2	mA	LED 6Ch ON, ILED=10mA setting Exclusive of LED current, RGBISET =120kΩ	
[LED Driver]							
LED current Step	ILEDSTP		128		step	RGB1 group, RGB2 group	
LED Maximum setup current	IMAX	-	-	30.48	mA	RGB1 group, RGB2 group RGBISET=100kΩ	
LED current accurate	ILED	18	20	22	mA	RGB1 group, RGB2 group, Terminal voltage =1V ILED=20mA setting, RGBISET =120k0	
LED current Matching	ILEDMT	-	5	10	%	RGB1 group, between RGB2 group, Terminal voltage =1V ILED=20mA setting	
LED OFF Leak current	ILKL	-	-	1.0	μA		
[OSC]				<u>.</u>			
OSC oscillation frequency	fosc	0.8	1.0	1.2	MHz		
[SDA, SCL] (I ² C interfac	e)	11					
L level input voltage	VILI	-0.3	-	0.25×VIO	V		
H level input voltage	VIHI	0.75×VIO	-	VBAT+0.3	V		
Hysteresis of Schmitt trigger input	Vhysl	0.05×VIO	-	-	V		
L level output voltage	VOLI	0	-	0.3	V	SDA pin, IOL=3 mA	
Input current	linl	-10	-	10	μA	Input voltage = 0.1×VIO to 0.9×VIO	
【RESETB】(CMOS input	pin)						
L level input voltage	VILR	-0.3	-	0.25×VIO	V		
H level input voltage	VIHR	0.75×VIO	-	VBAT+0.3	V		
Input current	linR	-10	-	10	μA	Input voltage = 0.1×VIO to 0.9×VIO	

Electrical Characteristics - continued

(Unless otherwise specified, Ta=25°C, VBAT=3.6V, VIO=1.8V)

Demension	Ourseland	Limits			1.1	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
【ADDSEL】(CMOS inpu	t pin)			- I I		
L level input voltage	VILADD	-0.3	-	0.25×VBAT	V	
H level input voltage	VIHADD	0.7 ×VBAT	-	VBAT+0.3	V	
Input current	linADD	-10	-	10	μA	Input voltage = 0.1×VBAT to 0.9×VBAT
【RGB1CNT, RGB2CNT】	(CMOS inp	ut pin with F	ull-down	resistance)		
L level input voltage	VILCNT	-0.3	-	0.25×VIO	V	
H level input voltage	VIHCNT	0.75×VIO	-	VBAT+0.3	V	
Input current	linCNT	-	3.6	10	μA	Input voltage = 1.8V
【CLKIO(Output)】(CMO	S output pin))				
L level output voltage	VOLCLK	-	-	0.2	V	IOL=1mA
H level output voltage	VOHCLK	VIO-0.2	-	-	V	IOH=1mA
Output frequency	fclk	200	250	300	kHz	
【CLKIO (Input)】(CMOS	input pin)	<u> </u>				
L level input voltage	VILCLK	-0.3	-	0.25×VIO	V	
H level input voltage	VIHCLK	0.75×VIO	-	VIO+0.3	V	
Input current	linCLK	-	3.6	10	μA	Input voltage = 1.8V

(Unless otherwise specified, Ta=25 °C, VBAT=3.6V, VIO=1.8V)

Devenueter	Ourseland	Standard-mode				;	Unit	
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
[I ² C BUS format]								
SCL clock frequency	fsc∟	0	-	100	0	-	400	kHz
LOW period of the SCL clock	tLOW	4.7	-	-	1.3	-	-	μs
HIGH period of the SCL clock	tніgн	4.0	-	-	0.6	-	-	μs
Hold time (repeated) START condition After this period, the first clock is generated	thd;sta	4.0	-	-	0.6	-	-	μs
Set-up time for a repeated START condition	tsu;sta	4.7	-	-	0.6	-	-	μs
Data hold time	thd;dat	0	-	3.45	0	-	0.9	μs
Data set-up time	tsu;dat	250	-	-	100	-	-	ns
Set-up time for STOP condition	tsu;sto	4.0	-	-	0.6	-	-	μs
Bus free time between a STOP and START condition	tBUF	4.7	-	-	1.3	-	-	μs

Pin Descriptions

Pin No.	Pin Name		mpat	Level	ESD Diada	Eunotiona
		I/O	For Power	For GND	ESD Diode	Functions
D5	VBAT1	-	-	GND	Battery is connected	A
C1	VBAT2	-	-	GND	Battery is connected	A
A1	T1	-	VBAT	GND	Test Pin (short to GND)	S
A5	T2	-	VBAT	GND	Test Pin (short to GND)	S
E5	Т3	-	VBAT	GND	Test Pin (short to GND)	S
E1	T4	-	VBAT	-	Test Pin (short to GND)	В
A3	VIO	-	VBAT	GND	I/O voltage source is connected	С
A4	RESETB	I	VBAT	GND	Reset input (L: RESET, H: RESET cancel)	Н
B5	SDA	I/O	VBAT	GND	l ² C data input	I
B4	SCL	I	VBAT	GND	I ² C clock input	н
B1	GND1	-	VBAT	-	Ground	В
C5	GND2	-	VBAT	-	Ground	В
E3	RGBGND	-	VBAT	-	Ground	В
C2	RGBISET	I	VBAT	GND	RGB LED reference current	0
D4	R1LED	I	-	GND	Red LED1 connected	E
E4	G1LED	I	-	GND	Green LED1 connected	E
D3	B1LED	I	-	GND	Blue LED1 connected	E
D2	R2LED	I	-	GND	Red LED2 connected	E
E2	G2LED	I	-	GND	Green LED2 connected	E
D1	B2LED	I	-	GND	Blue LED2 connected	E
C3	RGB1CNT	ļ	VBAT	GND	RGB1 LED external ON/OFF Synchronism (L : OFF, H : ON)*	J
A2	RGB2CNT	Ι	VBAT	GND	RGB2 LED external ON/OFF Synchronism (L : OFF, H : ON)*	J
C4	ADDSEL	Ι	VBAT	GND	I ² C device address change terminal	R
B3	CLKIO	I/O	VBAT	GND	Standard clock input-and-output terminal	V
	C1 A1 A5 E5 E1 A3 A4 B5 B4 B1 C5 E3 C2 D4 E3 C2 C2 D4 E3 C2 D4 C3 C2 C2 C2 C3 C2 C2 C3 C2 C2 C3 C2 C2 C3 C2 C2 C3 C2 C3 C2 C3 C2 C3 C2 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3		Image: Circle VBAT2 Image: Circle A1 T1 Image: Circle A5 T2 Image: Circle E5 T3 Image: Circle E1 T4 Image: Circle A3 VIO Image: Circle A3 VIO Image: Circle A4 RESETB Image: Circle B5 SDA I/O B4 SCL I B1 GND1 Image: Circle C5 GND2 Image: Circle B4 SCL Image: Circle C4 RGBISET Image: Circle D1 B1LED Image: Circle D2 R2LED Image: Circle D1 B2LED Image: Circle A2 RGB1CNT Image: Circle A2 RGB2CNT Image: Circle A2 ADDSEL Image: Circle	Image: Constraint of the sector of	Image: Constraint of the section of the sec	C1VBAT2GNDBattery is connectedA1T1-VBATGNDTest Pin (short to GND)A5T2-VBATGNDTest Pin (short to GND)E5T3-VBATGNDTest Pin (short to GND)E1T4-VBATGNDTest Pin (short to GND)A3VIO-VBATGNDIfest Pin (short to GND)A4RESETBIVBATGNDIfo voltage source is connectedA4RESETBIVBATGNDIfc clata inputB5SDAI/OVBATGNDifc clock inputB4SCLIVBATGNDifc clock inputB4SCLIVBATGNDGroundC5GND2-VBATGNDGroundC6GND2IVBATGNDRGB LED reference currentC1RGBISETIVBATGNDRGB LED reference currentC2RGBISETI-GNDGroundC3B1LEDI-GNDBlue LED1 connectedC4G1LEDI-GNDGreen LED2 connectedC5G2LEDI-GNDRGB1 LED connectedC4ADDSELI-GNDRGB1 LED connectedC5G2LEDI-GNDGRUE LED2 connectedC6GB1CNTIGNDGNDRGB1 LED connectedC6GB2LEDI <t< td=""></t<>

* A setup of a register is separately necessary to validate it.

BD2802GU

Pin ESD Type




Figure 3. ESD Equivalent Circuit

Block Diagram




Figure 4. Block Diagram

I²C BUS Format

The writing operation is based on the I^2C slave standard.


Slave address

	A7	A6	A5	A4	A3	A2	A1	R/W
ADDSEL=L	0	0	1	1	0	1	0	0
ADDSEL=H	0	0	1	1	0	1	1	0
lavia addreaa aan	le a ala ava	as a al constitu						

Slave address can be changed with the external terminal ADDSEL.

Bit Transfer


SCL transfers 1-bit data during H. SCL cannot change signal of SDA during H at the time of bit transfer. If SDA changes while SCL is H, START conditions or STOP conditions will occur and it will be interpreted as a control signal.



5

START and STOP condition

When SDA and SCL are H, data is not transferred on the I²C- bus. This condition indicates, if SDA changes from H to L while SCL has been H, it will become START (S) conditions, and an access start, if SDA changes from L to H while SCL has been H, it will become STOP (P) conditions and an access end.



Acknowledge

It transfers data 8 bits each after the occurrence of START condition. A transmitter opens SDA after transfer 8bits data, and a receiver returns the acknowledge signal by setting SDA to L.





Figure 7. Acknowledge

BD2802GU

Writing protocol

A register address is transferred by the next 1 byte that transferred the slave address and the write-in command. The 3rd byte writes data in the internal register written in by the 2nd byte, and after 4th byte or, the increment of register address is carried out automatically. However, when a register address turns into the last address, it is set to 00h by the next transmission. After the transmission end, the increment of the address is carried out.



Timing Diagram




Figure 9. Timing Diagram

●R	egister	Мар

					Resiste	er data				Function
Address	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Function
00h	W	-	-	CLKMD	CLKEN	-	-	-	SFTRST	Soft Reset clock setup
01h	W	-	RGB2MEL	RGB2OS	RGB2EN	-	RGB1MEL	RGB10S	RGB1EN	RBG-LED control
02h	W	SFRGB1(1)	SFRGB1(0)	SRRGB1(1)	SRRGB1(0)	-	TRGB1(2)	TRGB1(1)	TRGB1(0)	RGB1-hour setup
03h	W	-	IR11(6)	IR11(5)	IR11(4)	IR11(3)	IR11(2)	IR11(1)	IR11(0)	R1 current 1 setup
04h	W	-	IR12(6)	IR12(5)	IR12(4)	IR12(3)	IR12(2)	IR12(1)	IR12(0)	R1 current 2 setup
05h	W	-	-	-	-	PR1(3)	PR1(2)	PR1(1)	PR1(0)	R1 Wave patturn setup
06h	W	-	IG11(6)	IG11(5)	IG11(4)	IG11(3)	IG11(2)	IG11(1)	IG11(0)	G1 current 1 setup
07h	W	-	IG12(6)	IG12(5)	IG12(4)	IG12(3)	IG12(2)	IG12(1)	IG12(0)	G1 current 2 setup
08h	W	-	-	-	-	PG1(3)	PG1(2)	PG1(1)	PG1(0)	G1 Wave patturn setup
09h	W	-	IB11(6)	IB11(5)	IB11(4)	IB11(3)	IB11(2)	IB11(1)	IB11(0)	B1 current 1 setup
0Ah	W	-	IB12(6)	IB12(5)	IB12(4)	IB12(3)	IB12(2)	IB12(1)	IB12(0)	B1 current 2 setup
0Bh	W	-	-	-	-	PB1(3)	PB1(2)	PB1(1)	PB1(0)	B1 Wave patturn setup
0Ch	W	SFRGB2(1)	SFRGB2(0)	SRRGB2(1)	SRRGB2(0)	-	TRGB2(2)	TRGB2(1)	TRGB2(0)	RGB2-hour setup
0Dh	W	-	IR21(6)	IR21(5)	IR21(4)	IR21(3)	IR21(2)	IR21(1)	IR21(0)	R2 current 1 setup
0Eh	W	-	IR22(6)	IR22(5)	IR22(4)	IR22(3)	IR22(2)	IR22(1)	IR22(0)	R2 current 2 setup
0Fh	W	-	-	-	-	PR2(3)	PR2(2)	PR2(1)	PR2(0)	R2 Wave patturn
10h	W	-	IG21(6)	IG21(5)	IG21(4)	IG21(3)	IG21(2)	IG21(1)	IG21(0)	G2 current 1 setup
11h	W	-	IG22(6)	IG22(5)	IG22(4)	IG22(3)	IG22(2)	IG22(1)	IG22(0)	G2 current 2 setup
12h	W	-	-	-	-	PG2(3)	PG2(2)	PG2(1)	PG2(0)	G2 Wave patturn setup
13h	W	-	IB21(6)	IB21(5)	IB21(4)	IB21(3)	IB21(2)	IB21(1)	IB21(0)	B2 current 1 setup
14h	W	-	IB22(6)	IB22(5)	IB22(4)	IB22(3)	IB22(2)	IB22(1)	IB22(0)	B2 current 2 setup
15h	W	-	-	-	-	PB2(3)	PB2(2)	PB2(1)	PB2(0)	B2 Wave patturn setup

Input "0" for "-". Vacancy address may be use for test. Prohibit to accessing the address that isn't mentioned and the register for test.

Register Description

Address 00h <Soft Reset>

BIT	Name	Initial	Fun	ction
DIT	Name	mua	0	1
D7	-	-	-	-
D6	-	-	-	-
D5	CLKMD	0	Clock Input mode	Clock Output mode
D4	CLKEN	0	Clock input and output invalid	Clock input and output Effective
D3	-	-	-	-
D2	-	-	-	-
D1	-	-	-	-
D0	SFTRST	0	Reset Release	Reset

Address 01h <RGB LED control >

BIT	- Name Init		Fund	ction
DII			0	1
D7	-	-	-	-
D6	RGB2MEL	0	RGB2 external control invalid	RGB2 external control valid
D5	RGB2OS	0	RGB2 Stop	RGB2 1 periodic operation
D4	RGB2EN	0	RGB2 Stop	RGB2 continuous operation
D3	-	-	-	-
D2	RGB1MEL	0	RGB1 external control invalid	RGB1 external control valid
D1	RGB10S	0	RGB1 Stop	RGB1 1 periodic operation
D0	RGB1EN	0	RGB1 Stop	RGB1 continuous operation

* RGB*OS returns to 0 automatically after 1 cycle operation.

* RGB*EN precedes to RGB*OS. In use in 1 cycle operation, there is the necessity for RGB*EN=0.

Address 02h <RGB1 time>

BIT	Name	Init	Function					
DIT	Name	mint		0		1		
			SFRGB1(1)	SFRGB1(0)	Slope Down transition		
D7	SFRGB1(1) (0	0		0	0		
			0		1	Wave form cycle / 16		
			1		0	Wave form cycle / 8		
			1		1	Wave form cycle / 4		
D6	SFRGB1(0)	0				reaction time of the analog section is be start to a slope end.		
			SRRGB1(1)	SRRGB1(0)	Slope Up transition		
D5	SRRGB1(1)	B1(1) 0	0	0	0		0	0
			0		1	Wave form cycle / 16		
			1		0	Wave form cycle / 8		
			1		1	Wave form cycle / 4		
D4	SRRGB1(0)	0				e reaction time of the analog section is be start to a slope end.		
D3	-	-		-		_		
			TRGB1(2)	TRGB1(1)	TRGB1(0) Wave form cycle		
D2	TRGB1(2)	0	0	0	0	0.131 s		
			0	0	1	0.52 s		
			0	1	0	1.05 s		
D1	D1 TRGB1(1)	0	0	1	1	2.10 s		
			1	0	0	4.19 s		
			1	0	1	8.39 s		
D0	TRGB1(0)	B1(0) 0	GB1(0) 0 1 1		0	12.6 s		
		Ŭ	1	1	1	16.8 s		

Setting time is counted based on the frequency of OSC. The above-mentioned value is a value at the time of Typ (1MHz). When operating by the external clock, input frequency is a value at the time of Typ (250kHz).

Address 03h <R1 current 1setup >

BIT	Name	Init				Fur	nction			
DII	Name	mint		C					1	
D7	-	-		-					-	
D6	IR11(6)	0	IR11(6)	IR11(5)	IR11(4)	IR11(3)	IR11(2)	IR11(1)	IR11(0)	Current
D5	IR11(5)	0	0	0	0	0	0	0	0	0
D4	IR11(4)	0	0	0	0	0	0	0	1	0.2mA
D3	IR11(3)	0			•		•	•		0.2mA step
D2	IR11(2)	0	1	1	1	1	1	1	0	25.2mA
D1	IR11(1)	0	1	1	1	1	1	1	1	25.4mA
D0	IR11(0)	0	At RGBISE	At RGBISETpin 120kΩ connection						

Address 04h <R1 current2 setup >

BIT	Name	Init		Function						
ы	Name	mint		0					1	
D7	-	-		-	•				-	
D6	IR12(6)	0	IR12(6)	IR12(5)	IR12(4)	IR12(3)	IR12(2)	IR12(1)	IR12(0)	Current
D5	IR12(5)	0	0	0	0	0	0	0	0	0
D4	IR12(4)	0	0	0	0	0	0	0	1	0.2mA
D3	IR12(3)	0			•		•		•	0.2mA step
D2	IR12(2)	0	1	1	1	1	1	1	0	25.2mA
D1	IR12(1)	0	1	1	1	1	1	1	1	25.4mA
D0	IR12(0)	0	At RGBISETpin 120kΩ connection							

Address 05h <R1 Wave Pattern >

BIT	Name	Init			Fu	nction			
ы	Maine	ninc		0			1		
D7	-	-		-			-		
D6	-	-		-		-			
D5	-	-		-		-			
D4	-	-		-		-			
D3	004(2)	~	PR1(3)	PR1(2)	PR1(1)	PR1(0)	Wave		
03	PR1(3)	0	0	0	0	0	Pattern1		
			0	0	0	1	Pattern2		
D2	PR1(2)	1	0	0	1	0	Pattern3		
	()		•	•	•	•	•		
			•	•	•	•			
D1	PR1(1)	1	•	•	•	•			
			1	1	0	1	Pattern14		
D0		1	1	1	1	0	Pattern15		
D0	PR1(0)		1	1	1	1	Pattern16		

Address 06h <G1 current1 setup >

BIT	Name	Init				Fun	ction				
DII	Name	IIIIL		()				1		
D7	-	-			-				-		
D6	IG11(6)	0	IG11(6)	IG11(5)	IG11(4)	IG11(3)	IG11(2)	IG11(1)	IG11(0)	Current	
D5	IG11(5)	0	0	0	0	0	0	0	0	0	
D4	IG11(4)	0	0	0	0	0	0	0	1	0.2mA	
D3	IG11(3)	0		•	•	•	•	•	•	0.2mA step	
D2	IG11(2)	0	1	1	1	1	1	1	0	25.2mA	
D1	IG11(1)	0	1	1	1	1	1	1	1	25.4mA	
D0	IG11(0)	0	At RGBISE	Tpin 120k	Ω connecti	on					

Address 07h <G1 current2 setup >

BIT	Name	Init		Function						
DII	name	mmu		()				1	
D7	-	-		-	-				-	
D6	IG12(6)	0	IG12(6)	IG12(5)	IG12(4)	IG12(3)	IG12(2)	IG12(1)	IG12(0)	Current
D5	IG12(5)	0	0	0	0	0	0	0	0	0
D4	IG12(4)	0	0	0	0	0	0	0	1	0.2mA
D3	IG12(3)	0				•		•		0.2mA step
D2	IG12(2)	0	1	1	1	1	1	1	0	25.2mA
D1	IG12(1)	0	1	1	1	1	1	1	1	25.4mA
D0	IG12(0)	0	At RGBISE	Tpin 120k	Ω connecti	on				

Address 08h <G1 Wave Pattern >

BIT	Name	Init			Fun	iction		
ы	Name	mm		0			1	
D7	-	-		-			-	
D6	-	-		-		-		
D5	-	-		-		-		
D4	-	-		-		-		
			PG1(3)	PG1(2)	PG1(1)	PG1(0)	Wave	
D3	PG1(3)	0	0	0	0	0	Pattern 1	
			0	0	0	1	Pattern 2	
D2	PG1(2)	1	0	0	1	0	Pattern 3	
			•	•	•	•	-	
			•	•	•	•	-	
D1	PG1(1)	1	•	•	•	•	-	
			1	1	0	1	Pattern 14	
D0	PG1(0)	1	1	1	1	0	Pattern 15	
50		'	1	1	1	1	Pattern 16	

Address 09h <B1 current1setup >

BIT	Name	Init				Fur	nction			
DIT	Name	mint		0					1	
D7	-	-			-				-	
D6	IB11(6)	0	IB11(6)	IB11(5)	IB11(4)	IB11(3)	IB11(2)	IB11(1)	IB11(0)	Current
D5	IB11(5)	0	0	0	0	0	0	0	0	0
D4	IB11(4)	0	0	0	0	0	0	0	1	0.2mA
D3	IB11(3)	0		•						0.2mA step
D2	IB11(2)	0	1	1	1	1	1	1	0	25.2mA
D1	IB11(1)	0	1	1	1	1	1	1	1	25.4mA
D0	IB11(0)	0	At RGBISETpin 120kΩ connection							

Address 0Ah <B1 current2setup >

BIT	Name	Init				Fun	ction				
DII	Name	нц		()		1				
D7	-	-			-		-				
D6	IB12(6)	0	IB12(6)	IB12(5)	IB12(4)	IB12(3)	IB12(2)	IB12(1)	IB12(0)	Current	
D5	IB12(5)	0	0	0	0	0	0	0	0	0	
D4	IB12(4)	0	0	0	0	0	0	0	1	0.2mA	
D3	IB12(3)	0	•	•	•	•	•	•	•	0.2mA	
D2		0	•	•	•	•	•	•	•	step	
DZ	IB12(2)	0	1	1	1	1	1	1	0	25.2mA	
D1	IB12(1)	0	1	1	1	1	1	1	1	25.4mA	
D0	IB12(0)	0	At RGBISETpin 120kΩ connection								

Address 0Bh <B1 Wave Pattern >

BIT	Name	Init			Fur	nction			
ЫТ	Name	ii iit		0			1		
D7	-	-		-			-		
D6	-	-		-			-		
D5	-	-		-		-			
D4	-	-		-		-			
D3	PB1(3)	0	PB1(3)	PB1(2)	PB1(1)	PB1(0)	Wave		
03	FDI(3)	0	0	0	0	0	Pattern1		
			0	0	0	1	Pattern2		
D2	PB1(2)	1	0	0	1	0	Pattern3		
	()		•	•	•	•	•		
			•	•	•				
D1	PB1(1)	1	•	•	•	•	•		
			1	1	0	1	Pattern14		
D0		4	1	1	1	0	Pattern15		
D0	PB1(0)	I	1	1	1	1	Pattern16		

Address 0Ch <RGB2 time >

BIT	Name	Init			Function							
DIT	Name	mint		0		1						
			SFRGB2(1)		SFRGB2(0)	Slope Down transition						
D7	SFRGB2(1)	0	0		0	0						
	()		0		1	Wave form cycle / 16						
			1		0	Wave form cycle / 8						
			1		1	Wave form cycle / 4						
D6	SFRGB2(0)	0	not included.	· ·	ntrol, and the reaction e start to a slope er	on time of the analog section is						
						-						
			00000(1)									
	00000000	•	SRRGB2(1))	SRRGB2(0)	Slope up transition						
D5	SRRGB2(1)	0	0		0	0						
			0		1	Wave form cycle / 16						
					0	Wave form cycle / 8						
			It is a theoretical va	lue on logic cont	I rol and the reactio	Wave form cycle / 4						
D4	SRRGB2(0)	0	not included.	It is a theoretical value on logic control, and the reaction time of the analog section is not included								
				time from a slope	e start to a slope en	d.						
D3	-	-		-		-						
			TRGB2(2)	TRGB2(1)	TRGB2(0)	Wave form cycle						
D2	TRGB2(2)	0	0	0	0	0.131 s						
			0	0	1	0.52 s						
			0	0 1		0 1 0		1 0				1.05 s
D1	TRGB2(1)	0	0	1	1	2.10 s						
			1	0	0	4.19 s						
			1	0	1	8.39 s						
D0	TRGB2(0)	0	1	1	0	12.6 s						
		-	1	1	1	16.8 s						

Setting time is counted based on the frequency of OSC. The above-mentioned value is a value at the time of Typ (1MHz). When operating by the external clock, input frequency is a value at the time of Typ (250kHz)

Address 0Dh <R2 current 1setup>

BIT	Name	Init		Function								
DII	name	mint		0				1				
D7	-	-		-	-		-					
D6	IR21(6)	0	IR21(6)	IR21(5)	IR21(4)	IR21(3)	IR21(2)	IR21(1)	IR21(0)	Current		
D5	IR21(5)	0	0	0	0	0	0	0	0	0		
D4	IR21(4)	0	0	0	0	0	0	0	1	0.2mA		
D3	IR21(3)	0				•				0.2mA step		
D2	IR21(2)	0	1	1	1	1	1	1	0	25.2mA		
D1	IR21(1)	0	1	1	1	1	1	1	1	25.4mA		
D0	IR21(0)	0	At RGBISETpin 120kΩ connection									

Address 0Eh <R2 current 2setup>

BIT	Name	Init		Function								
DII	Name	IIII		0				1				
D7	-	-			-		-					
D6	IR22(6)	0	IR22(6)	IR22(5)	IR22(4)	IR22(3)	IR22(2)	IR22(1)	IR22(0)	Current		
D5	IR22(5)	0	0	0	0	0	0	0	0	0		
D4	IR22(4)	0	0	0	0	0	0	0	1	0.2mA		
D3	IR22(3)	0								0.2mA step		
D2	IR22(2)	0	1	1	1	1	1	1	0	25.2mA		
D1	IR22(1)	0	1	1	1	1	1	1	1	25.4mA		
D0	IR22(0)	0	At RGBISETpin 120kΩ connection									

Address 0Fh <R2 Wave Pattern setup>

BIT	Name	Init			Fun	iction			
ЫТ	Name	ninc		0		1			
D7	-	-		-		-			
D6	-	-		-			-		
D5	-	-		-			-		
D4	-	-		-			-		
		•	PR2(3)	PR2(2)	PR2(1)	PR2(0)	Wave		
D3	PR2(3)	0	0	0	0	0	Pattern 1		
			0	0	0	1	Pattern 2		
D2	PR2(2)	1	0	0	1	0	Pattern 3		
	()		•			-			
			•			-			
D1	PR2(1)	1	-			-			
			1	1	0	1	Pattern 14		
D0		1	1	1	1	0	Pattern 15		
00	PR2(0)		1	1	1	1	Pattern 16		

Address 10h <G2 current 1setup>

BIT	Name	Init	·	Function						
DII	Name	ITIIL		0			1			
D7	-	-		-	-				-	
D6	IG21(6)	0	IG21(6)	IG21(5)	IG21(4)	IG21(3)	IG21(2)	IG21(1)	IG21(0)	Current
D5	IG21(5)	0	0	0	0	0	0	0	0	0
D4	IG21(4)	0	0	0	0	0	0	0	1	0.2mA
D3	IG21(3)	0					•	•		0.2mA step
D2	IG21(2)	0	1	1	1	1	1	1	0	25.2mA
D1	IG21(1)	0	1	1	1	1	1	1	1	25.4mA
D0	IG21(0)	0	At RGBISE	Tpin 120k	Ω connecti	on				

Address 11h <G2 current 2setup>

BIT	Name	Init		Function							
DII	Name	IIIIL	0				1				
D7	-	-		-					-		
D6	IG22(6)	0	IG22(6)	IG22(5)	IG22(4)	IG22(3)	IG22(2)	IG22(1)	IG22(0)	Current	
D5	IG22(5)	0	0	0	0	0	0	0	0	0	
D4	IG22(4)	0	0	0	0	0	0	0	1	0.2mA	
D3	IG22(3)	0								0.2mA step	
D2	IG22(2)	0	1	1	1	1	1	1	0	25.2mA	
D1	IG22(1)	0	1	1	1	1	1	1	1	25.4mA	
D0	IG22(0)	0	At RGBISE	Tpin 120k	Ω connecti	on					

Address 12h <G2 Wave Pattern setup >

BIT	Name	Init			Fun	ction 1				
DII	Name	mmu		0						
D7	-	-		-		-				
D6	-	-		-			-			
D5	-	-		-			-			
D4	-	-		-			-			
5.0			PG2(3)	PG2(2)	PG2(1)	PG2(0)	Wave			
D3	PG2(3)	0	0	0	0	0	Pattern 1			
			0	0	0	1	Pattern 2			
D2	PG2(2)	1	0	0	1	0	Pattern 3			
	(/		•			•	•	•	•	
			•	•	•	•				
D1	PG2(1)	1	•	•	•	•				
			1	1	0	1	Pattern 14			
D0	PG2(0)	1	1	1	1	0	Pattern 15			
50	1 32(0)		1	1	1	1	Pattern 16			

Address 13h <B2 current 1setup>

BIT	Name	Init		Function							
DII	Name	IIIIL		0				1			
D7	-	-			-				-		
D6	IB21(6)	0	IB21(6)	IB21(5)	IB21(4)	IB21(3)	IB21(2)	IB21(1)	IB21(0)	Current	
D5	IB21(5)	0	0	0	0	0	0	0	0	0	
D4	IB21(4)	0	0	0	0	0	0	0	1	0.2mA	
D3	IB21(3)	0	-	•	•	•	•	•	•	0.2mA	
D2	IB21(2)	0	1	•	•	•	•	•	•	step 25.2mA	
D1	IB21(1)	0		1	1	1	1	1	1		
	1021(1)	U					I	I	I	25.4mA	
D0	IB21(0)	0	At RGBISE	Tpin 120k	Ω connect	on					

Address 14h <B2 current 2setup>

BIT	Name	Init				Fun	ction	ction			
DII	Name	нц	0					1			
D7	-	-		-	-				-		
D6	IB22(6)	0	IB22(6)	IB22(5)	IB22(4)	IB22(3)	IB22(2)	IB22(1)	IB22(0)	Current	
D5	IB22(5)	0	0	0	0	0	0	0	0	0	
D4	IB22(4)	0	0	0	0	0	0	0	1	0.2mA	
D3	IB22(3)	0	:	:	•				•	0.2mA step	
D2	IB22(2)	0	1	1	1	1	1	1	0	25.2mA	
D1	IB22(1)	0	1	1	1	1	1	1	1	25.4mA	
D0	IB22(0)	0	At RGBISE	Tpin 120k	Ω connecti	on					

Address 15h <B2 Wave Pattern setup >

BIT	Name	Init			Fun	ction			
DII	Name	Init		0		1			
D7	-	-		-			-		
D6	-	-		-			-		
D5	-	-		-			-		
D4	-	-		-			-		
5.0			PB2(3)	PB2(2)	PB2(1)	PB2(0)	Wave		
D3	PB2(3)	0	0	0	0	0	Pattern 1		
			0	0	0	1	Pattern 2		
D2	PB2(2)	1	0	0	1	0	Pattern 3		
	(-)	-	•	•	•	•			
			•	•	•	•			
D1	PB2(1)	1	•	•	•	•			
			1	1	0	1	Pattern 14		
D0	PB2(0)	1	1	1	1	0	Pattern 15		
50	1 22(0)		1	1	1	1	Pattern 16		

RGB LED Driver Operation Description

- Two drivers "RGB1 (R1LED, G1LED, B1LED)" and "RGB2 (R2LED, G2LED, B2LED)" are mounted.
- A slope function is incorporated to control drivers independently.
- Refer to RGB Waveform Setting for more information about output waveform setting.
- The LED current can be set via a resistance value (RISET) to be connected to the RGBISET terminal. The maximum current value can be derived from the following expression:
 - ILEDmax [A] = 3.048 / RISET [kΩ] (Typ)

However, this setting must be made so that the maximum current value can be less than or equal to 30.48mA. In addition, the RGBISET terminal has an overcurrent protection circuit to prevent the excessive LED current from flowing for low impedance to the ground.

- Note that the setting voltage shall be higher than or equal to a saturation voltage (0.2V) in the constant current circuit. When LED Vf is large, the LED destination shall be connected to another step-up circuit.




Figure 10. RGB LED Driver Operation Description 1

- The LED destination is fixed before on (RGB*EN=Hi or RGB*OS=Hi).




Figure 11. RGB LED Driver Operation Description 2

The synchronism of RGB1/RGB2

The period of RGB1 and RGB2 and start, stop timing can be set up independently. When synchronizes RGB1 and RGB2, You must start an internal counter at the same time under the state of resetting. (Internal Counter are prepared for each of RGB1 and RGB2, so You must reset both.)

<How to reset internal Counter>

Inside Counter can be reset by carrying out one of following actions.

- Reset by hard reset (RSTB_IL). (RGB1, RGB2 is reset together.)
- Reset by soft reset. (RGB1, RGB2 is reset together.)
- It is written register of the current setup (I1 I2), the slope setup, the period setup and the pattern setup. Internal Counter of RGB1 is reset when it is written between Address=0Bh from 02h. Internal Counter of RGB2 is reset when it is written between Address=15h from 0Ch. Counter is reset as to overwriting the same value.

Note)

Internal Counter isn't reset if write RGB1EN =L and RGB2EN =L. (Address=01h). When it write RGB1EN=L (RGB2EN=L), inside Counter is held, and IC will operate from the held state at next restart.


RGB Waveform Setting


Various kinds of RGB control can be implemented by designating waveform cycles, waveform patterns, current settings 1, 2 and rising/falling slope times.

To activate a RGB waveform, a continuous operation via RGB*EN or a single-shot operation via RGB*OS can be selected. In addition, when control via the external terminal RGB*CNT is enabled via RGB*MEL, the corresponding LED can be lit in synchronization with the external signal.

- 1. Waveform cycle
 - A single cycle time is set for a waveform pattern.
 - This setting can be made independently for RGB1 and RGB2.
- 2. Waveform pattern
 - A pattern in a waveform cycle is set.
 - Sixteen types of waveform patterns can be set in units of waveform patterns.
 - For concrete waveform patterns, refer to the timing diagram shown on the next page.
- 3. Current settings 1 and 2 (I1, I2)
 - Two currents in a waveform pattern are set.
 - When the maximum current value is 25.4mA, it is possible to set the current ranging from 0 to 25.4mA with an increment of 0.2mA (128 steps).
 - The polarity of a waveform is determined by the greater-than/ less-than relationship in the current setting.
 - This setting can be made in units of terminals.
- 4. Rising/falling slope time
 - A current change time during switching between current settings 1 and 2 is set.
 - A time per step (0.2mA) is calculated based on a difference between the currents selected in current settings 1, 2 and a setting slope time.
 - For this reason, a time per step (0.2mA) is short when a difference between setting currents I1 and I2 is large. In contrast, it is long when a difference between setting currents I1 and I2 is small.
 - Regardless of current settings 1 and 2, a rising slope time applies at current increase and a falling slope time applies at current decrease. For concrete waveform images, refer to the timing diagram shown on the next page.
- 5. External terminal synchronization control

When control via the external terminal RGB*CNT is enabled via RGB*MEL, lighting is enabled if the input external signal goes "H." In contrast, it is disabled if the external input signal goes "L." In this way, synchronization with the external signal is enabled so that LED can be blinked in conjunction with a ringing tone (a melody signaling a ringtone).





		<			Wave	cycle			
	egister data								
Wave pattern 1	(00h)	1				12			
Wave pattern2	(01h)	I	1			ľ	2		
Wave pattern 3	(02h)		11				12		
Wave pattern 4	(03h)		I	1				12	
Wave pattern 5	(04h)			1				12	
Wave pattern 6	(05h)			 	1				2
Wave pattern 7	(06h)				1				12
Wave pattern 8	(07h)				l	1			
Wave pattern 9	(08h)		1		2			1	
Wave pattern 10	(09h)		I	1		I	2		11
Wave pattern 17	1 (0Ah)	1	I	2		1		12	1
Wave pattern 12	2 (0Bh)		1		2	I	1		12
Wave pattern 13	3 (0Ch)	1			2			1	
Wave pattern 14	4 (0Dh)		1		I	2			1
Wave pattern 1	5 (0Eh)		11			l	2		11
Wave pattern 10	6 (0Fh)	1	12	1	12	1	12	1	12
(ex)The imag	e of cur	rent cha	nge of V	Vave na	ttern 11			
(Current 2(I2)			.90 01 1	:	Down tra			_
ç	Slope uptransiti	1			\searrow				
	Current 1(I1)		K			\geq			

Figure 13. RGB wave setting timing diagram

6. Clock I/O


A reference clock I/O function is mounted in this IC chip. When two IC chips are used to extend an illumination capability, clock supply to the other RGB LED driver can be accomplished for synchronization with this LSI chip. This setting can be made via the register.

Clock output can be made with CLKEN=1 and CLKMD=1.

1	Reg	ister	CLKIO terminal state	Clock reception		
	CLKEN	CLKMD	CERIO terminal state	Clock Teception		
	0	0/1	Input	Does not receive external clocks.		
	1	0	Input	Operates on external clocks.		
	I	1	Output	-		

When two BD2802GU drivers are used and the clock is shared by CLKIO

Because a sequence is already programmed within an IC chip for RGB falling, "Enable" shall be set to "OFF" and clock supply shall be continued for at least three clocks so that operations can be performed using external clocks.



Master: Chip using CLKIO as output Slave: Chip using CLKIO as input


Figure 14. Master/Slave Enable timing

*Even in independent slave mode, its setting "Enable" shall be reset to "OFF" and then clock supply must be continued for 3 clocks or more.


Clock I/O switching shall be avoided during RGB operation. Enable: CLKEN, RGB1EN, RGB2EN, RGB1OS, RGB2OS

- Setting example		
Master side \downarrow	(clock output side)	RGB waveform setting
Slave side \downarrow	(clock input side)	RGB waveform setting
Master side	Clock output setting	
	CLKEN=1, CLKMD=1	Performs clock output.
\downarrow		
Slave side	Clock input setting	
	CLKEN=1, CLKMD=0	Allows clock reception.
\downarrow		
Master side	RGB lighting	
\downarrow		
\downarrow	This duration shall be sh	nort as much as possible.
\downarrow		
Slave side	RGB lighting	


7. RGB waveform setting examples




Selecting a waveform pattern 8 causes a continuous normal operation to take place through the setting current 1.




Setting a rising/falling slope time to "0" causes blinking to take place. Phase switching takes place via the setting currents of R and G.




When a rising/falling slope time is longer than the setting made in example 2, a continuous color change is made by slope operation.




Combining the settings of a waveform pattern 11 and a waveform cycle 131ms causes blinking at a rate of 15.3Hz (approx. 16Hz).



This example shows that lighting occurs continuously in the order of white, red, red and red. To achieve this, waveform patterns 16, 1 and RGB*OS single cycle operation need to be combined.



R, G and B waveform patterns are set in a way that any of R, G and B changes constantly.



- 8. RGB slope waveforms
 - Example of waveform at activation
 Current setting: I1 < I2





Figure 16. Wakeup waveform 1





- Current difference in each channel (example)




Figure 18. RGB slope waveforms

9. Setting change in slope duration

A slope operation is performed by an internal sequencer.

When an attempt is made to change the setting in a slope duration, the active slope operation is reset and a newly set slope operation is restarted.

In this case, however, LED lighting stops for a maximum of 16.4ms (OSC frequency=typ) for synchronization with the internal clock until the operation is restarted.

Description of Other Operations

- 1. Reset
 - There are two types of reset: software reset and hardware reset.
 - (1) Software reset
 - Setting the register (SFTRST) to "1" causes all the registers to be initialized.
 - The registers subject to software reset automatically return to zero (Auto Return 0).
 - (2) Hardware reset
 - Changing the RESETB terminal setting from "H" to "L" causes a state subject to hardware reset.
 - Attempting hardware reset causes the states of all registers and output terminals to be initialized to their initial values, so that address reception is entirely stopped.
 - Attempting reset in the hardware reset state causes the RESETB terminal state to change from "L" to "H" and vice versa.
 - The RESETB terminal is provided with a filter circuit and a duration of 5µs or less with the terminal set to "L" is not recognized as hardware reset.
 - (3) Reset sequence
 - When hardware reset is attempted during software reset, software reset is already cleared when hardware reset is cleared (because the software reset initial value is 0).
- 2. Thermal shutdown

The thermal shutdown is effective for LED and OSC portions.

The thermal shutdown function is activated when the detected temperature is approx. 195°C.

The detected temperature has a hysteresis and the detection cancel temperature is approx. 175°C (reference value in design).

3. I/O portion

While the RESETB terminal is in "L" state, no input signal is propagated to the IC logic portion because SDA and SCL input buffer operations are all stopped.




Figure 19. I/O

Special care should be taken because a current path may be formed via a terminal protection diode, depending on an I/O power-on sequence or an input level.

4. Power on/off sequence

Voltage shall be applied as follows at driver activation. When a delay element is connected to a VIO voltage source and a reset cancel signal is input to the RESETB terminal, special care should be taken to the rising time of VIO voltage to delay the RESETB signal without fail.




Figure 20. Power On/Off Sequence

5. Terminating the unused terminals

Be sure to set the test terminals and unused terminals as summarized in the following table. In addition, refer to the preceding equivalent circuit and terminate the above terminals in a way that no problem occurs during actual use.

T1, T2, T3, T4	Test input terminals. Short-circuit these terminals to GND.						
LED terminals not to be used	Short-circuit these terminals to GND.						
LED terminals not to be used	In this case, don't set the registers related to LEDs not to be used.						
RGB1CNT, RGB2CNT	Short-circuit these terminals to GND.(Built-in pull-down resistance)						
CLKIO	Short-circuit this terminal to GND.(Built-in pull-down resistance)						
ADDSEL	Be sure to short-circuit this terminal to VBAT or GND.						

●PCB Pattern of the Power Dissipation Measuring Board




Figure 21. PCB Pattern of the Power Dissipation Measuring Board

Information of the ROHM's standard board

Size : 50mm×58mm×1.75mm (8Layer) Pattern of the board: Refer to Page 24.

Material : glass-epoxy

Power Dissipation (On the ROHM's standard board)




Figure 22. Power Dissipation

Operational Notes

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

(2) Power supply and ground line

Design PCB pattern to provide low impedance for the wiring between the power supply and the ground lines. Pay attention to the interference by common impedance of layout pattern when there are plural power supplies and ground lines. Especially, when there are ground pattern for small signal and ground pattern for large current included the external circuits, please separate each ground pattern. Furthermore, for all power supply pins to ICs, mount a capacitor between the power supply and the ground pin. At the same time, in order to use a capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.

(3) Ground voltage

Make setting of the potential of the ground pin so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no pins are at a potential lower than the ground voltage including an actual electric transient.

- (4) Short circuit between pins and erroneous mounting In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between pins or between the pin and the power supply or the ground pin, the ICs can break down.
- (5) Operation in strong electromagnetic field Be noted that using ICs in the strong electromagnetic field can malfunction them.
- (6) Input pins

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input pin. Therefore, pay thorough attention not to handle the input pins, such as to apply to the input pins a voltage lower than the ground respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input pins a voltage lower than the govern than the power supply voltage or within the guaranteed value of electrical characteristics.

(7) External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.

(8) Thermal shutdown circuit (TSD)

This LSI builds in a thermal shutdown (TSD) circuit. When junction temperatures become detection temperature or higher, the thermal shutdown circuit operates and turns a switch OFF. The thermal shutdown circuit, which is aimed at isolating the LSI from thermal runaway as much as possible, is not aimed at the protection or guarantee of the LSI. Therefore, do not continuously use the LSI with this circuit operating or use the LSI assuming its operation.

(9) Thermal design

Perform thermal design in which there are adequate margins by taking into account the permissible dissipation (Pd) in actual states of use.

(10) About the pin for the test, the un-use pin

Prevent a problem from being in the pin for the test and the un-use pin under the state of actual use. Please refer to a function manual and an application notebook. And, as for the pin that doesn't specially have an explanation, ask our company person in charge.


(11) About the rush current

Because the rush current flows momentarily for internal logic instability caused by a power-on sequence or delay, special care should be taken to the power supply coupling capacity, power supply, ground pattern wiring width and wiring.

Status of this document

If there are any differences in translation version of this document formal version takes priority.

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.





Marking Diagram




Figure 23. Marking Diagram

• Physical Dimension Tape and Reel Information

VCSP85H2 (BD2802GU)




Figure 24. Physical Dimension Tape and Reel Information

Revision History

Date	Revision	Changes
18.Aug.2012	001	New Release

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSI	CLASS II b	CLASSII
CLASSⅣ		CLASSⅢ	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LED Lighting Drivers category:

Click to view products by ROHM manufacturer:

Other Similar products are found below :

LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 LV52204MTTBG AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ AS3688 IS31LT3172-GRLS4-TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 ZXLD1370QESTTC MPQ7220GF-AEC1-P MPQ7220GR-AEC1-P MPQ4425BGJ-AEC1-P MPQ7220GF-AEC1-Z MPQ7220GR-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4-TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 IS31BL3508A-TTLS2-TR KTD2026BEWE-TR MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P MPQ4425AGQB-AEC1-Z