## -Overview

The high-accuracy frequency flexible step-down switching regulator is a switching regulator with built-in POWER MOS FET, which withstands high pressure. The operational frequency is freely configurable with external resistance. It features a wide input voltage range (7V~35V) and a high frequency accuracy of $\pm 5 \%$ (BD9006F/HFP,BD9009HFP, $f=200 \sim 500 \mathrm{kHz}$ ), Furthermore, an external synchronization input pin enables synchronous operation with external clock.

## - Features

1) Minimal external components
2) Wide input voltage range: $7 \mathrm{~V} \sim 35 \mathrm{~V}$
3) Frequency voltage accuracy: $\pm 5 \%$ (BD9006F/HFP,BD9009HFP, $\mathrm{f}=200 \sim 500 \mathrm{kHz}$ ) $\pm 20 \%$ (BD9007F/HFP)
4) Built-in P-ch POWER MOS FET
5) Output voltage setting enabled with external resistor: $0.8 \mathrm{~V} \sim \mathrm{VIN}$
6) Reference voltage accuracy: $0.8 \mathrm{~V} \pm 2 \%$
7) Wide operating temperature range: $-40^{\circ} \mathrm{C} \sim+105^{\circ} \mathrm{C}$
8) Low dropout: $100 \%$ ON duty cycle
9) Standby mode supply current: $0 \mu \mathrm{~A}$ (Typ.)
10) Oscillation frequency variable with external resistor: $50 \sim 500 \mathrm{kHz}$
11) External synchronization enabled
12) Soft start function: soft start time fixed to 5 ms (Typ.)
13) Built-in overcurrent protection circuit
14) Built-in thermal shutdown protection circuit
15) High-power HRP7 package mounted (BD9006HFP,BD9007HFP,BD9009HFP)
16) Compact SOP8 package mounted (BD9006F,BD9007F)
-Applications
All fields of industrial equipment, such as Flat TV, printer, DVD, car audio, car navigation, and communication such as ETC, AV, and OA.

- Product lineup

| Item | BD9006F/HFP | BD9007F/HFP | BD9009HFP |
| :--- | :---: | :---: | :---: |
| Output Current | 2 A | 2 A | 4 A |
| Input Range | $7 \mathrm{~V} \sim 35 \mathrm{~V}$ | $7 \mathrm{~V} \sim 35 \mathrm{~V}$ | $7 \mathrm{~V} \sim 35 \mathrm{~V}$ |
| Oscillation Frequency Range | $50 \sim 500 \mathrm{kHz}$ | $50 \sim 500 \mathrm{kHz}$ | $50 \sim 500 \mathrm{kHz}$ |
| Oscillation Frequency Accuracy | $\pm 5 \%$ | $\pm 20 \%$ | $\pm 5 \%$ |
| External Synchronous Function | Provided | Provided | Provided |
| Standby Function | Provided | Provided | Provided |
| Operating Temperature | $-40^{\circ} \mathrm{C} \sim+105^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C} \sim+105^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C} \sim+105^{\circ} \mathrm{C}$ |
| Package | SOP8/HRP7 | SOP8/HRP7 | $\mathrm{HRP7}$ |

－Absolute Maximum Ratings（ $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ）

| Parameter |  | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage |  | VIN | 36 | V |
| Output Switch Pin Voltage |  | Vsw | VIN | V |
| Output Switch Current | BD9006F／HFP，BD9007F／HFP | Isw | $2{ }^{* 1}$ | A |
|  | BD9009HFP |  | $4{ }^{* 1}$ |  |
| EN／SYNC Pin Voltage |  | Ven／sync | Vin | V |
| RT，FB，INV Pin Voltage |  | VRT，Vfb，Vinv | 7 |  |
| Power Dissipation | HRP7 | Pd | $5.5{ }^{* 2}$ | W |
|  | SOP8 |  | $0.69{ }^{* 3}$ | W |
| Operating Temperature Range |  | Topr | －40～＋105 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | Tstg | －55～＋150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature |  | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ |

＊ 1 Should not exceed Pd－value．
2 Reduce by $44 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$ ，when mounted on 2－layerPCB of $70 \times 70 \times 1.6 \mathrm{~mm}^{3}$
（PCB incorporates thermal via．Copper foil area on the reverse side of PCB： $10.5 \times 10.5 \mathrm{~mm}^{2}$
$* 3$ Reduce by $5.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$ ，when mounted on 2 －layer PCB of $70 \times 70 \times 1.6 \mathrm{~mm}^{3}$
－Recommended Operating Range

| Parameter | BD9006F／HFP | BD9007F／HFP | BD9009HFP | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Operating Power Supply Voltage | $7 \sim 35$ | $7 \sim 35$ | $7 \sim 35$ | V |
| Output Switch Current | $\sim 2$ | $\sim 2$ | $\sim 4$ | A |
| Output Voltage（min pulse width） | 250 | 250 | 360 | ns |
| Oscillation Frequency | $50 \sim 500$ | $50 \sim 500$ | $50 \sim 500$ | kHz |
| Oscillation Frequency set Resistance | $27 \sim 360$ | $27 \sim 360$ | $27 \sim 360$ | $\mathrm{k} \Omega$ |

－Possible Operating Range

| Parameter | BD9006F／HFP | BD9007F／HFP | BD9009HFP | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Operating Power Supply Voltage | $5 \sim 35$ | $5 \sim 35$ | $5 \sim 35$ | V |

－Electrical Characteristics
©BD9006F／HFP（Unless otherwise specified， $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VIN}=13.2 \mathrm{~V}, \mathrm{VEN} / \mathrm{SYNC}=5 \mathrm{~V}$ ）

| Parameter | Symbol | Spec Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Typ． | Max． |  |  |
| Standby Circuit Current | Istb | － | 0 | 10 | $\mu \mathrm{A}$ | VEN／SYNC＝OV |
| Circuit Current | IQ | － | 4 | 6.5 | mA | $\mathrm{Io}=0 \mathrm{~A}, \mathrm{RT}=51 \mathrm{k} \Omega, \mathrm{VINV}=0.7 \mathrm{~V}$ |
| 【SW Block】 |  |  |  |  |  |  |
| POWER MOS FET ON Resistance | Ron | － | 0.3 | 0.6 | $\Omega$ | Isw $=50 \mathrm{~mA}$ |
| Operating Output Current Of Overcurrent Protection | Iolimit | 2 | 4 | － | A |  |
| Output Leak Current | IoLEAK | － | 0 | 30 | $\mu \mathrm{A}$ | VIN＝35V，VEN／SYNC＝0V |
| 【Error Amp Block】 |  |  |  |  |  |  |
| Reference Voltage 1 | Vref1 | 0.784 | 0.800 | 0.816 | V | $\mathrm{V} \mathrm{FB}=\mathrm{V}$ INV |
| Reference Voltage 2 | Vref2 | 0.780 | 0.800 | 0.820 | V | VIN＝10～16V， $\mathrm{V}_{\text {FB }}=\mathrm{V}$ INV |
| Reference Voltage Input Regulation | $\Delta$ VREF | － | 0.5 | － | \％ |  |
| Input Bias Current | IB | －1 | － | － | $\mu \mathrm{A}$ | V Inv $=0.6 \mathrm{~V}$ |
| Maximum FB Voltage | VFBH | 2.2 | 2.4 | － | V | VINV＝0V |
| Minimum FB Voltage | VFBL | － | 0.5 | 0.6 | V | V INV $=2 \mathrm{~V}$ |
| FB Sink Current | IfBSINK | －0．47 | －1．16 | －2．45 | mA | $\mathrm{VFB}=1 \mathrm{~V}, \mathrm{VINV}=1 \mathrm{~V}$ |
| FB Source Current | IFBSOURCE | 1 | 5 | 15 | mA | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{VINV}=0.6 \mathrm{~V}$ |
| Soft Start Time | Tss | 3 | 5 | 9 | mS | $\mathrm{Ta}=-40 \sim 105^{\circ} \mathrm{C}$ |
| 【Oscillator Block】 |  |  |  |  |  |  |
| Oscillation Frequency | Fosc | 285 | 300 | 315 | kHz | $\mathrm{VIN}=7 \mathrm{~V}, \mathrm{RT}=51 \mathrm{k} \Omega$ |
| Frequency Input Regulation | $\Delta$ Fosc | － | 0.5 | － | \％ | $\mathrm{V} \mathrm{IN}=7 \sim 16 \mathrm{~V}$ |
| 【Enable／Sync Input Block】 |  |  |  |  |  |  |
| Output ON Voltage | Venon | 2.6 | － | － | V | Ven／sync Sweep Up，Ta＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Output OFF Voltage | Venoff | － | － | 0.8 | V | Ven／sync Sweep Down，Ta＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Sink Current | IEN／SYNC | － | 35 | 90 | $\mu \mathrm{A}$ |  |
| External Sync Frequency | FsYnc | 495 | 500 | 505 | kHz | RT＝51k ，EN／SYNC＝500kHz，Duty 50\％ |

＊Not designed to be radiation resistant．
©BD9007F／HFP（Unless otherwise specified， $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VIN}=13.2 \mathrm{~V}, \mathrm{VEN} / \mathrm{SYNC}=5 \mathrm{~V}$ ）

| Parameter | Symbol | Spec Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Typ． | Max． |  |  |
| Standby Circuit Current | IstB | － | 0 | 10 | $\mu \mathrm{A}$ | VEN／SYNC＝0V |
| Circuit Current | IQ | － | 4 | 6.5 | mA | $\mathrm{IO}=0 \mathrm{~A}, \mathrm{RT}=51 \mathrm{k} \Omega, \mathrm{VINV}=0.7 \mathrm{~V}$ |
| 【SW Block】 |  |  |  |  |  |  |
| POWER MOS FET ON Resistance | Ron | － | 0.3 | 0.6 | $\Omega$ | Isw＝50mA |
| Operating Output Current Of Overcurrent Protection | Iolimit | 2 | 4 | － | A |  |
| Output Leak Current | IoLEAK | － | 0 | 30 | $\mu \mathrm{A}$ | VIN＝35V，VEN／SYNC＝0V |
| 【Error Amp Block】 |  |  |  |  |  |  |
| Reference Voltage 1 | Vref1 | 0.784 | 0.800 | 0.816 | V | $\mathrm{VFB}=\mathrm{V}$ INV |
| Reference Voltage 2 | VREF2 | 0.780 | 0.800 | 0.820 | V |  |
| Reference Voltage Input Regulation | $\Delta$ VREF | － | 0.5 | － | \％ |  |
| Input Bias Current | IB | －1 | － | － | $\mu \mathrm{A}$ | V INV $=0.6 \mathrm{~V}$ |
| Maximum FB Voltage | VFBH | 2.2 | 2.4 | － | V | V Inv＝0V |
| Minimum FB Voltage | VFBL | － | 0.5 | 0.6 | V | VINV＝2V |
| FB Sink Current | IfBSIINK | －0．47 | －1．16 | －2．45 | mA | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}$ INV $=1 \mathrm{~V}$ |
| FB Source Current | IFBSOURCE | 1 | 5 | 15 | mA | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{VINV}=0.6 \mathrm{~V}$ |
| Soft Start Time | Tss | 3 | 5 | 9 | mS | $\mathrm{Ta}=-40 \sim 105^{\circ} \mathrm{C}$ |
| 【Oscillator Block】 |  |  |  |  |  |  |
| Oscillation Frequency | Fosc | 240 | 300 | 360 | kHz | $\mathrm{VIN}=7 \mathrm{~V}, \mathrm{RT}=51 \mathrm{k} \Omega$ |
| Frequency Input Regulation | $\Delta$ Fosc | － | 0.5 | － | \％ | $\mathrm{VIN}=7 \sim 16 \mathrm{~V}$ |
| 【Enable／Sync Input Block】 |  |  |  |  |  |  |
| Output ON Voltage | Venon | 2.6 | － | － | V | Ven／sync Sweep Up，a＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Output OFF Voltage | Venoff | － | － | 0.8 | V | VEn／sYnc Sweep，own，Ta＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Sink Current | IEN／SYNC | － | 35 | 90 | $\mu \mathrm{A}$ |  |
| External Sync Frequency | Fsync | 495 | 500 | 505 | kHz | ```RT=51k\Omega, EN/SYNC=500kHz,Duty 50%``` |

＊Not designed to be radiation resistant．
© BD9009HFP（Unless otherwise specified， $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VIN}=13.2 \mathrm{~V}, \mathrm{VEN} / \mathrm{SYNC}=5 \mathrm{~V}$ ）

| Parameter | Symbol | Spec Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Typ． | Max． |  |  |
| Standby Circuit Current | IstB | － | 0 | 10 | $\mu \mathrm{A}$ | VEN／SYNC＝OV |
| Circuit Current | IQ | － | 4.2 | 6.5 | mA | $\mathrm{IO}=0 \mathrm{~A}, \mathrm{RT}=51 \mathrm{k} \Omega, \mathrm{VINV}=0.7 \mathrm{~V}$ |
| 【SW Block】 |  |  |  |  |  |  |
| POWER MOS FET ON Resistance | Ron | － | 0.24 | 0.5 | $\Omega$ | $1 \mathrm{sw}=50 \mathrm{~mA}$ |
| Operating Output Current Of Overcurrent Protection | Iolimit | 4 | 7 | － | A |  |
| Output Leak Current | IoLEAK | － | 0 | 30 | $\mu \mathrm{A}$ | VIN＝35V，VEN／SYNC＝0V |
| 【Error Amp Block】 |  |  |  |  |  |  |
| Reference Voltage 1 | VREF1 | 0.784 | 0.800 | 0.816 | V | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}^{\prime} \mathrm{NV}$ |
| Reference Voltage 2 | Vref2 | 0.780 | 0.800 | 0.820 | V | V IN $=10 \sim 16 \mathrm{~V}, \mathrm{VFB}=\mathrm{V}$ INV |
| Reference Voltage Input Regulation | $\Delta$ VREF | － | 0.5 | － | \％ |  |
| Input Bias Current | IB | －1 | － | － | $\mu \mathrm{A}$ | V Inv $=0.6 \mathrm{~V}$ |
| Maximum FB Voltage | VFBH | 2.2 | 2.4 | － | V | V INV $=0 \mathrm{~V}$ |
| Minimum FB Voltage | VFBL | － | 0.5 | 0.6 | V | VINV＝2V |
| FB Sink Current | IfBSINK | －0．47 | －1．16 | －2．45 | mA | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}$ INV $=1 \mathrm{~V}$ |
| FB Source Current | IFBSOURCE | 1 | 5 | 15 | mA | $\mathrm{VFB}=1 \mathrm{~V}, \mathrm{VINV}=0.6 \mathrm{~V}$ |
| Soft Start Time | Tss | 3 | 5 | 9 | mS | $\mathrm{Ta}=-40 \sim 105^{\circ} \mathrm{C}$ |
| 【Oscillator Block】 |  |  |  |  |  |  |
| Oscillation Frequency | Fosc | 285 | 300 | 315 | kHz | $\mathrm{V} \mathrm{IN}=7 \mathrm{~V}, \mathrm{RT}=51 \mathrm{k} \Omega$ |
| Frequency Input Regulation | $\Delta$ Fosc | － | 0.5 | － | \％ | $\mathrm{V} \mathrm{IN}=7 \sim 16 \mathrm{~V}$ |
| 【Enable／Sync Input Block】 |  |  |  |  |  |  |
| Output ON Voltage | Venon | 2.6 | － | － | V | Ven／sync Sweep Up，Ta＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Output OFF Voltage | Venoff | － | － | 0.8 | V | Ven／sync Sweep Down，Ta＝－40～105 ${ }^{\circ} \mathrm{C}$ |
| Sink Current | IEN／SYNC | － | 35 | 90 | $\mu \mathrm{A}$ |  |
| External Sync Frequency | FSYNC | 495 | 500 | 505 | kHz | RT＝51k $\Omega$ ，EN／SYNC＝500kHz，Duty 50\％ |

＊Not designed to be radiation resistant．

## -Reference Data



Fig. 1 Output reference voltage vs. Ambient temperature (All series)


Fig. 4 Frequency vs. Ambient temperature (All series)


Fig. 7 Circuit Current (BD9006F/HFP, BD9007F/HFP)


Fig. 10 ON Resistance $\mathrm{VIN}_{\mathrm{I}}=13.2 \mathrm{~V}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 2 Frequency vs. Ambient temperature (All series)


Fig. 5 Frequency vs. Ambient temperature (All series)


Fig. 8 EN/SYNC Input Current (All series)


Fig. 11 ON Resistance VIN=35V (BD9006F/HFP, BD9007F/HFP)


Fig. 3 Frequency vs. Ambient temperature (All series)


Fig. 6 Standby Current (BD9006F/HFP, BD9007F/HFP)


Fig. 9 ON Resistance Vin=7V (BD9006F/HFP, BD9007F/HFP)


Fig. 12 Efficiency $f=100 \mathrm{kHz}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 13 Efficiency $f=300 \mathrm{kHz}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 16 The lowest voltage of possible operation $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 19 Circuit Current (BD9009HFP)


Fig. 22 ON Resistance VIN=35V
(BD9009HFP)


Fig. 14 Efficiency $f=500 \mathrm{kHz}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 17 The lowest voltage of possible operation $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 20 ON Resistance Vin=7V
(BD9009HFP)


Fig. 23 Efficiency $f=100 \mathrm{kHz}$ (BD9009HFP)


Fig. 15 Over-current Protection Operation Current (BD9006F/HFP, BD9007F/HFP)


Fig. 18 The lowest voltage of possible operation $\mathrm{Ta}=105^{\circ} \mathrm{C}$ (BD9006F/HFP, BD9007F/HFP)


Fig. 21 ON Resistance VIN=13.2V
(BD9009HFP)


Fig. 24 Efficiency $f=300 \mathrm{kHz}$ (BD9009HFP)



Fig. 25 Efficiency $\mathrm{f}=500 \mathrm{kHz}$ (BD9009HFP)


Fig. 28 The lowest voltage of possible operation $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (BD9009HFP) (BD)


Fig. 26 Over-current Protection Operation Current (BD9009HFP)


Fig. 29 The lowest voltage of possible operation $\mathrm{Ta}=105^{\circ} \mathrm{C}$ (BD9009HFP)

Block Diagrams / Application circuit / PIN assignment (BD9006F/BD9007F)


Fig. 30

| No. | Pin name | Function |
| :---: | :---: | :--- |
| 1 | PVIN | Power system power supply input |
| 2 | SW | Output |
| 3 | FB | Error Amp output |
| 4 | INV | Output voltage feedback |
| 5 | EN/SYNC | Enable/Synchronizing pulse input |
| 6 | RT | Frequency setting resistor connection |
| 7 | GND | Ground |
| 8 | VIN | Power supply input |

* VIN and PVIN must be shorted before use
(BD9009HFP)


Fig. 32

| No. | Pin name | Function |
| :---: | :---: | :--- |
| 1 | VIN | Power supply input |
| 2 | SW | Output |
| 3 | FB | Error Amp output |
| 4 | GND | Ground |
| 5 | INV | Output voltage feedback |
| 6 | RT | Frequency setting resistor connection |
| 7 | EN/SYNC | Enable/Synchronizing pulse input |
| FIN | - | Ground |

(BD9006HFP/BD9007HFP)


Fig. 31

| No. | Pin name | Function |
| :---: | :---: | :--- |
| 1 | VIN | Power supply input |
| 2 | SW | Output |
| 3 | FB | Error Amp output |
| 4 | GND | Ground |
| 5 | INV | Output voltage feedback |
| 6 | RT | Frequency setting resistor connection |
| 7 | EN/SYNC | Enable/Synchronizing pulse input |
| FIN | - | Ground |

Description of operations

- ERROR AMP

The ERROR AMP block is an error amplifier used to input the reference voltage ( 0.8 V Typ.) and the INV pin voltage. The output FB pin controls the switching duty and output voltage Vo. These INV and FB pins are externally mounted to facilitate phase compensation. Inserting a capacitor and resistor between these pins enables adjustment of phase margin. (Refer to recommended examples on pages 13~15.)

- SOFT START

The SOFT START block provides a function to prevent the overshoot of the output voltage Vo through gradually increasing the normal rotation input of the error amplifier when power supply turns ON to gradually increase the switching Duty. The soft start time is set to 5 msec (Typ.).

- SYNC

By making the "EN/SYNC" terminal less than 0.8V, the circuit can be shut down.
Furthermore, by applying pulse with higher frequency than the configured oscillation frequency to the "EN/SYNC" terminal, external sync is possible. (Sync possible with double the configured frequency-configured frequency or 500 kHz )

## - OSC(Oscillator)

This circuit generates the pulse wave to be input to the slope, and by connecting resistance to "RT", 50~500kHz oscillating frequency can be configured. (Refer to p. 13 Fig.40)

- slope

This block generates saw tooth waves from the clock generated by the OSC. The generated saw tooth waves are sent to PWM COMPARATOR.

- PWM COMPARATOR

The PWM COMPARATOR block is a comparator to make comparison between the FB pin and internal saw tooth wave and output a switching pulse.
The switching pulse duty varies with the FB value.
min Duty width : 250ns(BD9006F/HFP,BD9007HFP)
min Duty width : 360ns(BD9009HFP)

- TSD (Thermal Shut Down)

In order to prevent thermal destruction/thermal runaway of the IC, the TSD block will turn OFF the output when the chip temperature reaches approximately $150^{\circ} \mathrm{C}$ or more. When the chip temperature falls to a specified level, the output will be reset. However, since the TSD is designed to protect the IC, the chip junction temperature should be provided with the thermal shutdown detection temperature of less than approximately. $150^{\circ} \mathrm{C}$.

## - CURRENT LIMIT

While the output POWER P-ch MOS FET is ON, if the voltage between drain and source (ON resistance $\times$ load current) exceeds the reference voltage internally set with the IC, this block will turn OFF the output to latch. The overcurrent protection detection values have been set as shown below:

```
BD9009/HFP • . . 7A (Typ.)
BD9006F/HFP, BD9007F/HFP . . . 4A (Typ.)
```

Furthermore, since BD9006F/HFP,BD9007F/HFP overcurrent protection is an automatically reset, after the output is turned OFF and latched, the latch will be reset with the RESET signal output by each oscillation frequency.

When BD9009HFP over current protection circuit operates, output is turned off immediately, and then this IC restart to operate after 4096/fosc sec.

However, this protection circuit is only effective in preventing destruction from sudden accident. It does not support for the continuous operation of the protection circuit (e.g. if a load, which significantly exceeds the output current capacitance, is normally connected). Furthermore, since the overcurrent protection detection value has negative temperature characteristics, consider thermal design.

## - Timing Chart

(All series)

- Basic Operation


Fig. 33

- Over Current Protection Operation


Fig. 34

- External synchronizing function

In order to activate the external synchronizing function, connect the frequency setting resistor to the RT pin and then input a synchronizing signal to the EN/SYNC pin. As the synchronizing signal, input a pulse wave higher than a frequency determined with the setting resistor (RT).
However, the external sync frequency should be configured at less than double the configured frequency.
(ex.) When the configured frequency is 100 kHz , the external sync frequency should be less than 200 kHz .
Furthermore, the pulse wave's LOW voltage should be under 0.8 V and the HIGH voltage over 2.6 V (when the HIGH voltage is over 6V the EN/SYNC input current increases [see p. 4 Fig.8]), the through rate of stand-up (and stand-down) under 20V/ $\mu \mathrm{S}$.


Fig. 35 External Sync Sample Circuit
( $\mathrm{Vo}=3.3 \mathrm{~V}, \mathrm{lo}=1 \mathrm{~A}, \mathrm{f}=300 \mathrm{kHz}, \mathrm{EN} / \mathrm{SYNC}=450 \mathrm{kHz}$ )

Description of external components


Fig. 36

| Design Procedure | Sample Calculations |
| :---: | :---: |
| Vo=Output voltage, VIN (Max.)=Maximum input voltage Io (Max.)=Maximum load current, $\mathrm{f}=$ Oscillation frequency | When Vo=3.3V, Vin (Typ.) $=13.2 \mathrm{~V}$ $\mathrm{lo}($ Max. $)=1 \mathrm{~A}$ and $\mathrm{f}=300 \mathrm{kHz}$ |
| 1. Setting or output voltage <br> Output voltage can be obtained by the formula shown below: $\mathrm{Vo}=0.8 \times(1+\mathrm{R} 1 / \mathrm{R} 2)$ <br> Use the formula to select the R1 and R2. Furthermore, set the R2 to $30 \mathrm{k} \Omega$ or less. Select the current passing through the R1 and R2 to be small enough for the output current. | When $\mathrm{Vo}=3.3 \mathrm{~V}$ and $\mathrm{R} 2=15 \mathrm{k} \Omega$ $\begin{aligned} & 3.3=0.8 \times(1+\mathrm{R} 1 / 15 \mathrm{k} \Omega) \\ & \mathrm{R} 1=46.875 \mathrm{k} \Omega \fallingdotseq 47 \mathrm{k} \Omega \end{aligned}$ $\mathrm{R} 1=47 \mathrm{k} \Omega$ |
| 2. Selection of coil (L1) <br> The value of the coil can be obtained by the formula shown below: | $\begin{aligned} & \text { When VIN=13.2V, Vo=3.3V,Io=1A and f=300kHz,} \begin{array}{l} \text { L1 }=(13.2-3.3) \times 3.3 /\{13.2 \times 300 \mathrm{k} \times(1 \times 0.3)\} \\ =27.5 \mu \mathrm{H} \fallingdotseq 33 \mu \mathrm{H} \end{array} \end{aligned}$ |

L1 $=($ VIN-Vo $) \times$ Vo / (VIN $\times f \times \Delta \mathrm{lo})$
$\Delta \mathrm{lo}$ : Output ripple current
$\Delta$ lo should typically be approximately 20 to $30 \%$ of lo.
If this coil is not set to the optimum value, normal (continuous) Oscillation may not be achieved. Furthermore, set the value of the coil with an adequate margin so that the peak current passing through the coil will not exceed the rated current of the coil.
3. Selection of output capacitor (Co)

The output capacitor can be determined according to the output ripple voltage $\Delta \mathrm{Vo}(p-p)$ required. Obtain the required ESR value by the formula shown below and then select the capacitance.

$$
\begin{aligned}
& \Delta \mathrm{IL}=(\mathrm{VIN}-\mathrm{Vo}) \times \mathrm{Vo} /(\mathrm{L} \times \mathrm{f} \times \mathrm{VIN}) \\
& \Delta \mathrm{Vpp}=\Delta \mathrm{IL} \times \mathrm{ESR}+(\Delta \mathrm{IL} \times \mathrm{Vo}) /(2 \times \mathrm{Co} \times \mathrm{f} \times \mathrm{VIN})
\end{aligned}
$$

Set the rating of the capacitor with an adequate margin to the output voltage. Also, set the maximum allowable ripple current with an adequate margin to $\Delta \mathrm{IL}$. Furthermore, the output rise time should be shorter than the soft start time. Select the output capacitor having a value smaller than that obtained by the formula shown below.


ILIMIT : 2A (BD9006F/HFP, BD9007F/HFP),4A (BD9009HFP) If this capacitances is not optimum, faulty startup may result.
$\begin{aligned} \mathrm{VIN} & =13.2 \mathrm{~V}, \mathrm{Vo}=3.3 \mathrm{~V}, \mathrm{~L}=33 \mu \mathrm{H}, \mathrm{f}=300 \mathrm{kHz} \\ \Delta \mathrm{IL} & =(13.2-3.3) \times 3.3 /\left(33 \times 10^{-6} \times 300 \times 10^{3} \times 13.2\right) \\ & =0.25\end{aligned}$
$\xrightarrow{\Delta I L=0.25 A}$

When Ilimit: 2A, Io(Max)=1A, Vo=3.3V

$$
\begin{gathered}
\text { СМАХ }=3.0 \mathrm{~m} \times(2-1) / 3.3 \\
\doteq 910 \mu
\end{gathered}
$$

(※3.0m is soft start time(min).)

| Design Method | Sample Calculations |
| :---: | :---: |
| 4. Selection of diode (D1) <br> Set diode rating with an adequate margin to the maximum load current. Also, make setting of the rated inverse voltage with an adequate margin to the maximum input voltage. <br> A diode with a low forward voltage and short reverse recovery time will provide high efficiency. | When $\operatorname{Vin}(\max .)=35 \mathrm{~V}$ $\operatorname{lo}(\max .)=2 \mathrm{~A}$ <br> Diode ratings must include: Current over 2A Withstand minimum 35 V |
| 5. Selection of input capacitor (CIN, C28) <br> Two capacitors, ceramic capacitor CIN and bypass capacitor C28 should be inserted between the Vin and GND. Be sure to insert a ceramic capacitor of 2 to $10 \mu \mathrm{~F}$ for the CIN. The capacitor C28 should have a low ESR and a significantly large ripple current. The ripple current IRMS can be obtained by the following formula: $\text { IRMS }=10 \times \sqrt{\text { Vo } \times(\mathrm{VIN}-\mathrm{Vo}) / \mathrm{VIN}^{2}}$ <br> Select capacitors that can accept this ripple current. If the capacitance of CIN and C28 is not optimum, the IC may malfunction. | When $\mathrm{VIN}=13.2 \mathrm{~V}, \mathrm{Vo}=3.3 \mathrm{~V}$ and $\mathrm{Io}=1 \mathrm{~A}:$ $\text { IRMS }=1 \times \sqrt{3.3 \times(13.2-3.3) /(13.2)^{2}}$ <br> IRMS $=0.433 \mathrm{~A}$ |
| 6. Setting of oscillating frequency Referring Fig. 40 on the following page, select R for the oscillating frequency to be used. | When $\mathrm{f}=300 \mathrm{kHz}$ <br> From p. 13 Fig. 40, a resistance of $R T=51 \mathrm{k} \underline{\Omega}$ is selected. $\mathrm{RT}=51 \mathrm{k} \Omega$ |
| 7. Setting of phase compensation (R3 and C1) <br> The phase margin can be set through inserting a capacitor or a capacitor and resistor between the INV pin and the FB pin. Each set value varies with the output coil, capacitance, I/O voltage, and load. Therefore, set the phase compensation to the optimum value according to these conditions. (For details, refer to Application circuit on page.13~) If this setting is not optimum, output oscillation may result. | ※Please contact us if there are any questions regarding phase compensation configuration. |

※The set values listed above are all reference values. On the actual mounting of the IC, the characteristics may vary with the routing of wirings and the types of parts in use. In the connection, it is recommended to thoroughly verify these values on the actual system prior to use.

- Directions for pattern layout of PCB


Fig. 37
(1) Arrange the wirings shown by heavy lines as short as possible in a broad pattern.
(2) Locate the input ceramic capacitor $\mathrm{C}_{\mathbb{I}}$ as close to the $\mathrm{VIN}-\mathrm{GND}$ pin as possible.
(3) Locate the $\mathrm{R}_{\mathrm{T}}$ as close to the GND pin as possible.
(4) Locate the R1 and R2 as close to the INV pin as possible, and provide the shortest wiring from the R1 and R2 to the INV pin.
(5) Locate the R1 and R2 as far away from the L1 as possible.
(6) Separate POWER GND (Schottky diode, I/O capacitor's GND) and SIGNAL GND (RT, GND), so that SW noise doesn't have an effect on SIGNAL GND at all.
(7) Design the POWER wire line as wide and short as possible.
(8) Additional pattern for C 2 and C 3 expand compensation flexibility.


Fig. 38 BD9006F,BD9007F
Reference Layout Pattern

Reference Layout Pattern


Fig. 39 BD9006HFP,BD9007HFP,BD9009HFP
※As shown above ,design the GND pattern as large as possible within inner layer.
※Gray zones indicate GND.


Fig. $40 \mathrm{R}_{\mathrm{T}}$ Resistance Values vs. Oscillating Frequency
※The values in the graph for oscillating frequency are Typical values, and variance of $\pm 5 \%$ for BD9006F/HFP,BD9009HFP and $\pm 20 \%$ for BD9007F/HFP should be considered.

- Phase Compensation setting procedure


## 1. Application stability conditions

The following section describes the stability conditions of the negative feedback system.

Since the DC/DC converter application is sampled according to the switching frequency, GBW (frequency at $0-\mathrm{dB}$ gain) of the overall system should be set to $1 / 10$ or less of the switching frequency. The following section summarizes the targeted characteristics of this application.

- At a $1(0-\mathrm{dB})$ gain, the phase delay is $150^{\circ}$ or less (i.e. the phase margin is $30^{\circ}$ or more).
- The GBW for this occasion is $1 / 10$ or less of the switching frequency.

Responsiveness is determined with restrictions on the GBW. To improve responsiveness, higher switching frequency should be provided.
Replace a secondary phase delay ( $-180^{\circ}$ ) with a secondary phase lead by inserting two-phase leads, to ensure the stability through the phase compensation. Furthermore, the GBW (i.e., frequency at $0-\mathrm{dB}$ gain) is determined according to phase compensation capacitance provided for the error amplifier. Consequently, in order to reduce the GBW, increase the capacitance value.
(1) Typical integrator (low pass filter)
(2) Open loop characteristics of integrator


Since the error amplifier is provided with (1) or (2) phase compensation, the low pass filter is applied. In the case of the DC/DC converter application, the R becomes a parallel resistance of the feedback resistance.

## 2. For output capacitors having high ESR, such as electrolyte capacitor

For output capacitors that have high ESR (i.e., several $\Omega$ ), the phase compensation setting procedure becomes comparatively simple. Since the DC/DC converter application has a LC resonant circuit attached to the output, a - $180^{\circ}$ phase-delay occurs in that area. If ESR component is present, however a $+90^{\circ}$ phase-lead occurs to shift the phase delay to $-90^{\circ}$. Since the phase delay should be set within $150^{\circ}$, it is a very effective method but tends to increase the ripple component of the output voltage.
(1) LC resonant circuit
(2) With ESR provided


$\mathrm{fr}=\frac{1}{2 \pi \sqrt{\mathrm{LC}}}[\mathrm{Hz}]$
$\mathrm{fr}=\frac{1}{2 \pi \sqrt{\mathrm{LC}}} \quad[\mathrm{Hz}]$ : Resonance
At this resonance point, $\mathrm{a}-180^{\circ}$ phase-delay occurs.
$\mathrm{fESR}=\frac{1}{2 \pi \text { RESRC }}[\mathrm{Hz}]$ : Phase lead
A $-90^{\circ}$ phase-delay occurs.

According to changes in phase characteristics, due to the ESR, only one phase lead should be inserted. For this phase lead, select either of the methods shows below:
(3) Insert Feedback Resistance in the C.


Phase lead $\mathrm{fz}=\frac{1}{2 \pi \mathrm{C} 1 \mathrm{R} 1}[\mathrm{~Hz}]$
(4) Insert the R3 in integrator.


Phase lead $\mathrm{fz}=\frac{1}{2 \pi \mathrm{C} 2 \mathrm{R} 3}[\mathrm{~Hz}]$

To cancel the LC resonance, the frequency to insert the phase lead should be set close to the LC resonant frequency. The setting above have is estimated. Consequently, the setting may be adjusted on the actual system. Furthermore, since these characteristics vary with the layout of PCB loading conditions, precise calculations should be made on the actual system.

## 3. For output capacitors having low ESR, such as low impedance electrolyte capacitor or OS-CON

In order to use capacitors with low ESR (i.e., several tens of $m \Omega$ ), two phase-leads should be inserted so that a $-180^{\circ}$ phase-delay, due to LC resonance, will be compensated. The following section shows a typical phase compensation procedure.
(1) Phase compensation with secondary phase lead


$$
\begin{aligned}
& \text { Phase lead : } \mathrm{fz} 1=\frac{1}{2 \pi \mathrm{R} 1 \mathrm{C} 1} \\
& \text { Phase lead : } \mathrm{fz} 2=\frac{1}{2 \pi \mathrm{R} 3 \mathrm{C} 2} \quad[\mathrm{~Hz}] \\
& \begin{array}{l}
\text { LC resonant : } \mathrm{fr}=\frac{1}{2 \pi \sqrt{\mathrm{LC}}} \\
\text { frequency }
\end{array}
\end{aligned}
$$

To set phase lead frequency, insert both of the phase leads close to the LC resonant frequency. According to empirical rule, setting the phase lead frequency fZ2 with R3 and C2 lower than the LC resonant frequency fr, and the phase lead frequency fZ1 with the R1 and C1 higher than the LC resonant frequency fr, will provide stable application conditions.
<Reference> Measurement of open loop of the DC/DC converter
To measure the open loop of the DC/DC converter, use the gain phase analyzer or FRA to measure the frequency characteristics.


```
<Procedure>
1. Check to ensure output causes no oscillation at the maximum load in closed loop.
2. Isolate (1) and (2) and insert Vm (with amplitude of approximately. 100mVpp).
3. Measure (probe) the oscillation of (1) to that of (2).
```



Furthermore, the phase margin can also be measured with the load responsiveness. Measure variations in the output voltage when instantaneously changing the load from no load to the maximum load. Even though ringing phenomenon is caused, due to low phase margin, no ringing takes place. Phase margin is provided. However, no specific phase margin can be probed.
※Please contact us if you have any questions regarding phase compensation.

- Heat Loss

For thermal design, be sure to operate the IC within the following conditions.
(Since the temperatures described hereunder are all guaranteed temperature, take margin into account.)

1. The ambient temperature Ta is to be $105^{\circ} \mathrm{C}$ or less.
2. The chip junction temperature Tj is to be $150^{\circ} \mathrm{C}$ or less.

The chip junction temperature Tj can be considered in the following two patterns:

To obtain Tj from the IC surface temperature Tc in actual use state, $T j=T c+\theta j-c \times W$
<Reference value > $\theta \mathrm{j}-\mathrm{c}$ : HRP7 $\quad 7^{\circ} \mathrm{C} / \mathrm{W}$
SOP8 $\quad 32.5^{\circ} \mathrm{C} / \mathrm{W}$

To obtain Tj from the ambient temperature Ta
$T j=T a+\theta j-a \times W$
<Reference. value $>\theta \mathrm{j}-\mathrm{a}$ : HRP7 $89.3^{\circ} \mathrm{C} / \mathrm{W}$ Single piece of IC
$54.3^{\circ} \mathrm{C} / \mathrm{W}$ 2-layer PCB (Copper foil area on the front side of PCB: $15 \times 15 \mathrm{~mm}^{2}$ )
$22.7^{\circ} \mathrm{C} / \mathrm{W}$ 2-layer PCB (Copper foil area on the front side of PCB: $70 \times 70 \mathrm{~mm}^{2}$ )
PCB size: $70 \times 70 \times 1.6 \mathrm{~mm}^{3}$
(PCB incorporates thermal via.)
Copper foil area on the front side of PCB: $10.5 \times 10.5 \mathrm{~mm}^{2}$
SOP8 $222.2^{\circ} \mathrm{C} / \mathrm{W}$ Single piece of IC
$181.8^{\circ} \mathrm{C} / \mathrm{W}$ 1-layer PCB
PCB size: $70 \times 70 \times 1.6 \mathrm{~mm}^{3}$

The heat loss W of the IC can be obtained by the formula shown below:

$$
\mathrm{W}=\mathrm{Ron} \times \mathrm{Io}^{2} \times \frac{\mathrm{Vo}}{\mathrm{VIN}}+\mathrm{VIN} \times \mathrm{ICC}+\mathrm{Tr} \times \mathrm{VIN} \times \mathrm{Io} \times f
$$

Ron: ON resistance of IC (refer to page.4,5) Io: Load current
Vo: Output voltage VIN: Input voltage Icc: Circuit current (refer to page.2,3)
Tr: Switching rise/fall time (approximately 20nsec)



- Cautions on use

1. Absolute maximum ratings

If excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.
2. GND potential

Ground-GND potential should maintain at the minimum ground voltage level. Furthermore, no terminals should be lower than the GND potential voltage including electric transients.
3. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation $(\mathrm{Pd})$ in actual operating conditions.
4. Inter-pin shorts and mounting errors

When attaching to the set substrate, pay special attention to the direction and proper placement of the IC. If the IC is attached incorrectly, it may be destroyed.
Furthermore, when using the IC with VIN and EN/SYNC terminals shorted, and the 5-pin (SOP8 package) or 7-pin (HRP7 package) EN/SYNC terminal and 6-pin RT terminal are shorted, the IC may also be damaged when VIN $>7 \mathrm{~V}$.
5. Operation in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.
6. Inspection with set printed circuit board

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to, or removing it from a jig or fixture, during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting and storing the IC.
7. IC pin input (Fig. 42)

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of these $P$ layers with the $N$ layers of other elements, creating a parasitic, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

- When GND>pin A and GND>pin B, the P-N junction operates as a parasitic diode.
- When pin $B>G N D>p$ in $A$, the P-N junction operates as a parasitic transistor. Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.


Fig. 42 Typical simple construction of monolithic IC
8. GND wiring pattern

It is recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB, so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause on fluctuations in voltages of the small-signal GND. Prevent fluctuations in the GND wiring pattern of external parts.
9. Temperature protection (thermal shut down) circuit

This IC has a built-in temperature protection circuit to prevent the thermal destruction of the IC. As described above, be sure to use this IC within the power dissipation range. Should a condition exceeding the power dissipation range continue, the chip temperature Tj will rise to activate the temperature protection circuit, thus turning OFF the output power element. Then, when the tip temperature Tj falls, the circuit will be automatically reset. Furthermore, if the temperature protection circuit is activated under the condition exceeding the absolute maximum ratings, do not attempt to use the temperature protection circuit for set design.
10. On the application shown below, if there is a mode in which $\mathrm{V}_{\mathbb{I N}}$ and each pin potential are inverted, for example, if the $\mathrm{V}_{\mathbb{N}}$ is shortcircuited to the Ground with external diode charged, internal circuits may be damaged. To avoid damage, it is recommended to insert a backflow prevention diode in the series with $\mathrm{V}_{\mathbb{N}}$ or a bypass diode between each pin and $\mathrm{V}_{\mathbb{N}}$.


Fig. 43
11. This IC is designed that over current protection circuit operates at start up and normal operation. Therefore at start up when this IC's total load current (sum of load current and charge current to output capacitor) is exceeded 2A(BD9006F/HFP,BD9007F/HFP Minimum load current ability) ,4A(BD9009HFP Minimum load current ability), over current protection circuit operates, and this IC's start up times are excessive time. If this case is occurred, output capacitor is recommended to change small value.
12. When this IC starts up with output-GND short, SW output current is exceeded 2 A (BD9006F/HFP,BD9007F/HFP) ,. 4A(BD9009HFP), and this IC may be destroyed. When VIN input voltage is under 7 V with output-GND short, over current protection may don't operates. Please don't use this IC in these cases.

Thermal reduction characteristics


Fig. 45

## Ordering Name Selection



HRP7


## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by ROHM manufacturer:

Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF
NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0004 MPM54304GMN-0003
XDPE132G5CG000XUMA1 MP8757GL-P MP9943AGQ-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A
U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G ISL95338IRTZ MP3416GJ-P
BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MAX38640BENT18+T MAX77511AEWB+

