## ACIDC Drivers

## PWM Control IC

## BM1P067FJ

## - General

The PWM control IC for AC/DC "BM1P067FJ" provides an optimum system for all products that include an electrical outlet.

A built-in start circuit that withstands 650 V helps to keep power consumption low. Both isolated and non-isolated versions are supported, making for simpler design of various types of low-power converters. Switching MOSFET and current detection resistors are external devices, thus achieving a higher degree of freedom in power supply design. The switching frequency is set as fixed. Since current mode control is used, a current limit is imposed in each cycle, and excellent performance is demonstrated in bandwidth and transient response. With a light load, frequency is reduced and higher efficiency is realized. A frequency hopping function is also built in, contributing to low EMI.
Also on chip are soft start and burst functions, a per-cycle overcurrent limiter, VCC overvoltage protection, overload protection, and other protection functions.

## - Basic Specifications

- Operating power supply voltage range

VCC 8.9 V to 26.0 V
VH: to 600 V

- Operating current:
- Oscillation frequency:
- Operating temperature range:

Normal: 0.60 mA (Typ.)
Burst mode: 0.35 mA (Typ.)
BM1P067FJ: 65 kHz (Typ.)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## - Features

■ PWM frequency: $65 \mathrm{kHz}, 100 \mathrm{kHz}$

- PWM current mode method
- Frequency hopping function
- Burst operation during light load / Frequency reduction function
- 650 V start circuit
- VCC pin undervoltage protection
- VCC pin overvoltage protection
- CS pin open protection
- CS pin Leading-Edge-Blanking function
- Per-cycle overcurrent limiter function
- Overcurrent limiter with AC voltage compensation function
- Soft start function

■ Secondary overcurrent protection circuit

- Package

SOP-J8
$4.90 \mathrm{~mm} \times 6.00 \mathrm{~mm} \times 1.65 \mathrm{~mm} \quad$ pitch 1.27 mm
(Typ.) (Typ.) (Typ.)
(Typ.)

## - Applications

AC adapters, TVs, and household appliances (vacuum cleaners, humidifiers, air cleaners, air conditioners, IH cooking heaters, rice cookers, etc.)

- Line-up

|  | Frequency | Vccovp | VCC recharge | X-cap <br> discharge | Brown-out |
| :--- | :---: | :---: | :---: | :---: | :---: |
| BM1P061FJ | 65 kHz | Auto-restart | O | $\bigcirc$ | $\bigcirc$ |
| BM1P062FJ | 65 kHz | Latch | O | O | $\bigcirc$ |
| BM1P063FJ | 65 kHz | Auto-restart | $\bigcirc$ | $\times$ | $\times$ |
| BM1P064FJ | 65 kHz | Latch | $\bigcirc$ | $\times$ | $\times$ |
| BM1P065FJ | 65 kHz | Auto-restart | $\times$ | $\times$ | $\bigcirc$ |
| BM1P066FJ | 65 kHz | Latch | $\times$ | $\times$ | $\bigcirc$ |
| BM1P067FJ | 65 kHz | Auto-restart | $\times$ | $\times$ | $\times$ |
| BM1P068FJ | 65 kHz | Latch | $\times$ | $\times$ | $\times$ |
| BM1P101FJ | 100 kHz | Auto-restart | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BM1P102FJ | 100 kHz | Latch | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BM1P103FJ | 100 kHz | Auto-restart | $\bigcirc$ | $\times$ | $\times$ |
| BM1P104FJ | 100 kHz | Latch | $\bigcirc$ | $\times$ | $\times$ |
| BM1P105FJ | 100 kHz | Auto-restart | $\times$ | $\times$ | $\bigcirc$ |
| BM1P106FJ | 100 kHz | Latch | $\times$ | $\times$ | $\bigcirc$ |
| BM1P107FJ | 100 kHz | Auto-restart | $\times$ | $\times$ | $\times$ |
| BM1P108FJ | 100 kHz | Latch | $\times$ | $\times$ | $\times$ |

- Absolute Maximum Ratings ( $\mathbf{~} \mathrm{a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Rating | Unit | Conditions |
| :--- | :---: | :---: | :---: | :--- |
| Maximum voltage 1 | Vmax1 | $-0.3 \sim 30.0$ | V | VCC |
| Maximum voltage 2 | $\mathrm{Vmax2}$ | $-0.3 \sim 6.5$ | V | $\mathrm{CS}, \mathrm{FB}, \mathrm{ACMONI}$ |
| Maximum voltage 3 | $\mathrm{Vmax3}$ | $-0.3 \sim 15.0$ | V | OUT |
| Maximum voltage 4 | $\mathrm{Vmax4}$ | $-0.3 \sim 650$ | V | VH |
| OUT pin peak current | I out | $\pm 1.0$ | A |  |
| Allowable dissipation | Pd | $674.9 \quad($ Note1 1$)$ | mW | When mounted |
| Operating temperature range | Topr | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature range | Tstr | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |  |

(Note1) SOP-J8: When mounted, $70 \times 70 \times 1.6 \mathrm{~mm}$ (glass epoxy on single-layer substrate). Reduce to $5.40 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when used at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or above.

- Recommended Operating Conditions ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Rating | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range 1 | VCC | $8.9 \sim 26.0$ | V | VCC pin voltage |
| Supply voltage range 2 | VH | $80 \sim 600$ | V | VH pin voltage |

- Electrical Characteristics (Unless otherwise noted, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=15 \mathrm{~V}$ )

| Parameter | Symbol | Rating |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [Circuit current] |  |  |  |  |  |  |
| Circuit current (ON) 1 | $\mathrm{I}_{\text {N } 1}$ | - | 600 | 1000 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{FB}=2.0 \mathrm{~V} \\ & \text { (during pulse operation) } \end{aligned}$ |
| Circuit current (ON) 2 | $\mathrm{I}_{\text {O } 2}$ | - | 350 | 450 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{FB}=0.0 \mathrm{~V} \\ & \text { (during burst operation) } \end{aligned}$ |
| [VCC pin (5 pin) protection function ] |  |  |  |  |  |  |
| VCC UVLO voltage 1 | $\mathrm{V}_{\text {Uvio1 }}$ | 12.50 | 13.50 | 14.50 | V | VCC rise |
| VCC UVLO voltage 2 | Vuvioz | 7.50 | 8.20 | 8.90 | V | VCC drop |
| VCC UVLO hysteresis | $\mathrm{V}_{\text {UvLO }}$ | - | 5.30 | - | V | $\mathrm{V}_{\text {UvL03 }}=\mathrm{V}_{\text {UvLO1- }} \mathrm{V}_{\text {Uvio2 }}$ |
| VCC OVP voltage 1 | $\mathrm{V}_{\text {ovp1 }}$ | 26.00 | 27.50 | 29.00 | V | VCC rise |
| VCC OVP voltage 2 | $\mathrm{V}_{\text {ovp2 }}$ | - | 23.50 | - | V | VCC drop |
| VCC OVP hysteresis | $\mathrm{V}_{\text {ovp3 }}$ | - | 4.00 | - | V |  |
| [Output driver block] |  |  |  |  |  |  |
| OUT pin H voltage | $\mathrm{V}_{\text {оитн }}$ | 10.5 | 12.5 | 14.5 | V | $1 \mathrm{O}=-20 \mathrm{~mA}$ |
| OUT pin L voltage | $V_{\text {Out }}$ | - | - | 1.00 | V | $1 \mathrm{O}=+20 \mathrm{~mA}$ |
| OUT pin pull-down resistance | $\mathrm{R}_{\text {PDout }}$ | 75 | 100 | 125 | k $\Omega$ |  |
| [Start circuit block] |  |  |  |  |  |  |
| Start current 1 | $\mathrm{I}_{\text {StaRT1 }}$ | 0.400 | 0.700 | 1.000 | mA | $\mathrm{VCC}=0 \mathrm{~V}$ |
| Start current 2 | $\mathrm{I}_{\text {StaRT } 2}$ | 1.000 | 3.000 | 5.000 | mA | $\mathrm{VCC}=10 \mathrm{~V}$ |
| OFF current | $\mathrm{I}_{\text {Start }}$ | - | 10 | 20 | uA | Inflow current from VH pin after release of UVLO |
| Start current switching voltage | $\mathrm{V}_{\text {sc }}$ | 0.400 | 0.800 | 1.400 | V |  |

- Electrical characteristics of control IC block (Unless otherwise noted, $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{VCC}=15 \mathrm{~V}$ )

| Parameter | Symbol | Rating |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [PWM type DC/DC driver block] |  |  |  |  |  |  |
| Oscillation frequency 1a | $\mathrm{F}_{\text {swla }}$ | 60 | 65 | 70 | kHz | $\mathrm{FB}=2.00 \mathrm{~V}$ average frequency |
| Oscillation frequency 2 | $\mathrm{F}_{\text {sw2 }}$ | - | 25 | - | kHz | $\mathrm{FB}=0.40 \mathrm{~V} \text { average }$ frequency |
| Frequency hopping range | $\mathrm{F}_{\text {DEL1 }}$ | - | 4.0 | - | kHz | $\mathrm{FB}=2.00 \mathrm{~V} \text { average }$ frequency |
| Hopping fluctuation frequency | $\mathrm{F}_{\mathrm{CH}}$ | 75 | 125 | 175 | Hz |  |
| Minimum pulse width | $\mathrm{T}_{\text {min }}$ | - | 400 | - | ns |  |
| Soft start time 1 | $\mathrm{T}_{\text {ss1 }}$ | 0.30 | 0.50 | 0.70 | ms |  |
| Soft start time 2 | $\mathrm{T}_{\text {S } 2}$ | 0.60 | 1.00 | 1.40 | ms |  |
| Soft start time 3 | $\mathrm{T}_{\text {ss3 }}$ | 1.20 | 2.00 | 2.80 | ms |  |
| Soft start time 4 | $\mathrm{T}_{\text {S }}$ 4 | 2.40 | 4.00 | 5.60 | ms |  |
| Maximum duty | $\mathrm{D}_{\text {max }}$ | 68.0 | 75.0 | 82.0 | \% |  |
| FB pin pull-up resistance | $\mathrm{R}_{\text {fB }}$ | 22 | 30 | 38 | k $\Omega$ |  |
| FB / CS gain | Gain | - | 4.00 | - | V/V |  |
| FB burst voltage 1 | $\mathrm{V}_{\text {BST1 }}$ | 0.300 | 0.400 | 0.500 | V | FB drop |
| FB burst voltage 2 | $\mathrm{V}_{\text {BST2 }}$ | 0.350 | 0.450 | 0.550 | V | FB rise |
| FBOLP voltage 1a | $\mathrm{V}_{\text {Folpia }}$ | 2.60 | 2.80 | 3.00 | V | When overload is detected (FB rise) |
| FBOLP voltage 1b | $\mathrm{V}_{\text {FOLP1B }}$ | - | $\mathrm{V}_{\text {Folpra }}-0.2$ | - | V | When overload is detected (FB drop) |
| FBOLP detection timer | $\mathrm{T}_{\text {folp }}$ | 44 | 64 | 84 | ms |  |
| [Overcurrent detection block] |  |  |  |  |  |  |
| Overcurrent detection voltage | $\mathrm{V}_{\text {cs }}$ | 0.380 | 0.400 | 0.420 | V | Ton = 0 us |
| Overcurrent detection voltage | $\mathrm{V}_{\text {cs_ss1 }}$ | - | 0.100 | - | V | 0 [ms] ~ Tss1 [ms] |
| Overcurrent detection voltage SS2 | $\mathrm{V}_{\text {cs_ss2 }}$ | - | 0.150 | - | V | TSS1 [ms] ~ TSS2 [ms] |
| Overcurrent detection voltage SS3 | $\mathrm{V}_{\text {cs_ss }}$ | - | 0.200 | - | V | TSS2 [ms] ~ TSS3[ms] |
| Overcurrent detection voltage SS4 | $\mathrm{V}_{\text {cs_ss4 }}$ | - | 0.300 | - | V | TSS3 [ms] ~ TSS4 [ms] |
| Leading edge blanking time | $\mathrm{T}_{\text {LeB }}$ | - | 250 | - | ns |  |
| Overcurrent detection AC compensation factor | K cs | 12 | 20 | 28 | mV/us |  |

Table1. I/O Pin Functions

| No. | Pin Name | I/O |  | ESD Diode |  |
| :---: | :---: | :---: | :--- | :---: | :---: |
|  |  |  |  | VCC | GND |
| 1 | N.C | - | Non Connection | - | - |
| 2 | FB | I | Feedback signal input pin | $\circ$ | $\circ$ |
| 3 | CS | I | Primary current sense pin | $\circ$ | $\circ$ |
| 4 | GND | I/O | GND pin | $\circ$ | - |
| 5 | OUT | O | External MOS drive pin | $\circ$ | $\circ$ |
| 6 | VCC | I/O | Power supply input pin | - | $\circ$ |
| 7 | N.C. | - | Non Connection | - | - |
| 8 | VH | I | Start circuit pin | - | $\circ$ |

## - I/O Equivalent Circuit Diagram

| 1 N.C. | 2 FB | 3 CS | 4 | GND |
| :---: | :---: | :---: | :---: | :---: |
| Non Connection |  |  |  | GND $\square$ $\square$ |
| 5 OUT | $6 \mathrm{l\mid l}$ VCC | 7 N.C. | 8 | VH |
|  |  | Non Connection |  |  |

Figure 2. I/O Equivalent Circuit Diagram

## - Block Diagram



Figure 3. Block Diagram

- Description of application operations in blocks
(1) Start circuit (VH pin: 8 pin)

This IC has a built-in start circuit (withstands 650 V ). This enables both low standby mode power and high-speed startup.
This start circuit operates only at startup. The current flow when operating is shown in Figure 5.
After startup, the power consumed is only for the idling current $I_{\text {starts }}(\operatorname{typ}=10 \mathrm{uA})$.
ex) When Vac = 100 V , power consumption is from start circuit only
$\mathrm{PVH}=100 \mathrm{~V} * \sqrt{2} * 10 \mathrm{uA}=1.41 \mathrm{~mW}$
ex) When Vac $=240 \mathrm{~V}$, power consumption is from start circuit only
$\mathrm{PVH}=240 \mathrm{~V} * \sqrt{ }{ }^{*} 10 \mathrm{uA}=3.38 \mathrm{~mW}$
Startup time is determined based on the inflow current for the VH pin and the capacitance for the VCC pin.
Startup time reference values are shown in Figure 6. For example, when $\mathrm{Cvcc}^{2}=10 \mathrm{uF}$, startup takes about 0.07 seconds. When the VCC pin has been shorted by GND, the ISTART1 current in Figure 5 flows.
When the VH pin has been shorted by GND, a large current flows to GND from the VH line. To prevent this, insert resistor $\mathrm{R}_{\mathrm{VH}}(5 \mathrm{k} \Omega \sim 60 \mathrm{k} \Omega$ ) to limit the current between the VH line and the VH pin of the IC .
When the VH pin is shorted, the power of $\mathrm{VH}^{2} / \mathrm{R}_{\mathrm{VH}}$ is applied to the resistor. Therefore, select a resistor size that is able to tolerate this amount of power.

If one resistor is not enough for the allowable power, connect two or more resistors in series.


Figure 4. Block Diagram of Start Circuit


Figure 5. Start Current vs VCC Voltage (* Start current flows from the VH pin.)
The operating waveform at startup is as follows.


Figure 6. Startup Time (Reference Value)
( $\mathrm{C}_{\mathrm{Vcc}}$ is capacitance for the VCC pin.)

The operating waveform at startup is shown in Figure 7.


Figure 7. Operating Waveform at Startup
A: VH voltage is applied when plugged into the outlet. At that time, charging starts from the VH pin via the start circuit to the VCC pin.
At that time, $\mathrm{VCC}<\mathrm{V}_{\mathrm{sc}}(\operatorname{typ}=0.8 \mathrm{~V})$, so the VH input current is limited to ISTART1 by the VCC pin short protection function.
B: Since VCC voltage $>\mathrm{V}_{\mathrm{sc}}($ typ $=0.8 \mathrm{~V})$, VCC short protection is cancelled and current flow is from the VH input current
C: Since VCC voltage > VuvLo1 (typ $=13.5 \mathrm{~V}$ ), the start circuit is stopped and the VH input current flow is only ISTART3 (typ = 10 uA ).
When switching starts, secondary output begins to increase, but since secondary output is low, the VCC pin voltage is reduced. The drop rate of VCC is determined by the consumption current between the VCC pin capacitor and the IC and by the load current connected to the VCC pin. (V/t = Cvcc/lcc)
D: Since secondary output has risen to a constant voltage, voltage is applied from the auxiliary winding to the VCC pin, and VCC voltage is stabilized.
(2) Startup sequences (soft start operation, light load operation, auto recovery operation during overload protection)

Startup sequences are shown in Figure 8.
See the sections below for detailed descriptions.


Figure 8. Startup Sequence Time Chart

A: Voltage is applied to the input voltage (VH) pin (pin 8).
B: The VCC pin (pin 6) voltage rises, and when VCC $>\mathrm{V}_{\text {uvlo1 }}$ (13.5 V typ) this IC starts to operate. When protection functions (VCC, CS, FB pin, temperature) are judged as normal, switching operation begins. At this time, the VCC pin (pin 6) consumption current necessarily causes the VCC pin voltage to drop. When VCC < $\mathrm{V}_{\text {uvLo2 }}(8.2 \mathrm{~V}$ typ), switching operation stops by VCC UVLO function. For that, set VCC capacitor to finish start-up before VCC $<\mathrm{V}_{\text {uvloz }}$ (8.2V.typ)
C: With the soft start function, excessive rises in voltage and current are prevented by adjusting the voltage level of the CS pin (pin 3). During a soft start, the IC changes the overcurrent detection voltage from $\mathrm{V}_{\mathrm{cc}}$ _ss1 1 to $\mathrm{V}_{\mathrm{cc}}$ sss4 to prevent overshoot of the output voltage. VCC_SS1 is described in Table 2 below.

Table 2 Overcurrent Detection Voltage at Startup

| Soft start | Vlim1 |
| :---: | :---: |
| Start $\sim 0.5 \mathrm{~ms}$ | $0.10 \mathrm{~V}(12 \%)$ |
| $0.5 \mathrm{~ms} \sim 1 \mathrm{~ms}$ | $0.15 \mathrm{~V}(25 \%)$ |
| $1 \mathrm{~ms} \sim 2 \mathrm{~ms}$ | $0.20 \mathrm{~V}(50 \%)$ |
| $2 \mathrm{~ms} \sim 4 \mathrm{~ms}$ | $0.30 \mathrm{~V}(75 \%)$ |
| $4 \mathrm{~ms} \sim$ | $0.500 \mathrm{~V}(100 \%)$ |

D: When the switching operation starts, the secondary output voltage VOUT rises.
After switching has started, set the output voltage to within $\mathrm{T}_{\text {FOLP }}(64 \mathrm{~ms}$ typ) to become the rated voltage.
E : When there is a light load, burst operation suppresses power consumption.
F : When there is an overload, the FB pin (pin 2) voltage becomes greater than $\mathrm{V}_{\text {FolpiA }}$ to reduce the output voltage.
G: If the FB pin (pin 2) voltage exceeds $\mathrm{V}_{\text {folpla }}$ for $\mathrm{T}_{\text {folp }}$ ( 64 ms typ) or longer, the overload protection circuit stops the switching operation. For that, set to finish the start-up time within $T_{\text {FOLP }}(64 \mathrm{mstyp}$ ).
When the FB pin (pin 2) voltage exceeds $\mathrm{V}_{\text {FOLP1B }}$, the IC's internal timer $\mathrm{T}_{\text {FOLP }}$ ( 64 ms typ) is reset.
H: When VCC voltage becomes VCC $<\mathrm{V}_{\text {uvıo }}$ ( 8.2 V typ), the start circuit operates and VCC charging is started.
I: When VCC voltage becomes VCC> $\mathrm{V}_{\text {uvlo1 }}(13.5 \mathrm{~V}$ typ), the start circuit stops charging VCC.
J: Same as F
K: Same as G
Startup waveforms are shown as reference examples in Figure 9 and Figure 10.


Figure 9. Waveform of No-load Startup


Figure 10. Waveform of High-load Startup
(3) VCC pin protection function

This IC includes a VCC pin under voltage protection function VCC UVLO (Under Voltage Protection) and overvoltage protection function VCC OVP (Over Voltage Protection).
The VCC UVLO function and VCC OVP function prevent damage to the switching MOSFET that can occur when the VCC voltage drops or becomes excessive.

## (3-1) VCC UVLO and VCC OVP functions

VCC UVLO is an auto recovery type comparator with voltage hysteresis. For VCC OVP, the BM1P067FJ has an auto recovery type comparator.
After VCCOVP operation detects, switching operation re-start when $\mathrm{VCC}<\mathrm{V}_{\mathrm{OVP} 2}(\operatorname{typ}=23.5 \mathrm{~V})$.
The operation is shown in Figure 11.
A mask time $\mathrm{T}_{\text {LATCH }}(\operatorname{typ}=100$ us) is built in for VCC OVP to prevent miss-detection. The detection is performed when the VCC pin (pin 6) voltage continues to exceed $\mathrm{V}_{\text {ovp1 }}$ (typ $=27.5 \mathrm{~V}$ ) for $\mathrm{T}_{\text {LATCH }}$ (typ $=100$ us).
This function masks surges or the like that occur at the pin. (See section (7) below.)


Figure 11. VCC UVLO / OVP Time Chart

A: Voltage is applied to the VH pin (pin 8) and voltage at the VCC pin (pin 6) starts to rise.
B: When VCC pin (pin 6) voltage > V ${ }_{\text {UvLo1 }}$, the VCC UVLO function is canceled and the DC/DC operation starts. Then VCC start-up circuit stops charging.
C: When VCC pin (pin 6) voltage $<\mathrm{V}_{\text {UvLoz }}$, the VCC UVLO function is operated and the DC/DC operation stops. Then VCC start-up circuit starts charging.
D: When VCC pin (pin 6) voltage > Vuvloi, the VCC UVLO function is canceled and the DC/DC operation starts. Then VCC start-up circuit stops charging.
E: After finishing start-up, VCC pin voltage is stable as secondary output voltage is stable.
F: VCC pin voltage rises
G: When VCC pin (pin 6) voltage $>\mathrm{V}_{\text {ocp }}$ status continues for $\mathrm{T}_{\text {Latch }}$ (typ $=100 \mathrm{us}$ ), switching operation is stopped by the VCC OVP function.
H : When VCC pin voltage < Vovp2, VCCOVP function is released, and the switching operation re-starts.
I: When VCC pin voltage < VuvLoz, VCCUVLO function operates, and switching operation stops.
J : When VCC pin (pin 6) voltage $>\mathrm{V}_{\text {uvLo1 }}$, the VCC UVLO function is canceled and the DC/DC operation starts.
K: The same as I.
L : The same as J .
M : The same as K .
N : High voltage line VH is reduced. Then VCC pin voltage drops because IC cannot charge the power to VCC pin.
O : When VCC $<\mathrm{V}_{\mathrm{uv} \text { Loz }}$, the VCC UVLO function operates.
P: When VCC > Vuvı, start-up circuit stops, and the switching operation re-starts.

- Capacitance value of VCC pin

To ensure stable operation of the IC, set the VCC pin capacitance value to 10 uF or above.
If the capacitor for the VCC pin is too large, it will delay the response of the VCC pin to secondary output. In cases where the transformer has a low degree of coupling, a large surge can be generated at the VCC pin, which may damage the IC. In such cases, insert a resistance of $10 \Omega$ to $100 \Omega$ on a bus between the diode and capacitor after the auxiliary winding. As for constants, perform a waveform evaluation of the VCC pin and enter settings that will prevent any surge at the VCC pin from exceeding the absolute maximum rating for the VCC pin.

- VCC OVP voltage protection settings for increased secondary output

The VCC pin voltage is determined by the secondary output and the transformer ratio (Np:Ns).
Accordingly, when secondary output has become large, it can be protected by VCC OVP.
The VCC OVP protection settings are as follows.


Figure 12 VCC OVP Settings
This is determined by VCC voltage $=$ Vout $\times \mathrm{Nb} / \mathrm{Ns}$.
(Vout: Secondary output, Nb: auxiliary winding turns, Ns: secondary winding turns).
When secondary output voltage rises $30 \%$ high, and protection is desired, set the number of winding turns so that 1.3 x Vout x (Nb/Ns) > Vovp1.
For VCC OVP protection, since there is the TATCH $^{\text {(typ }}=100$ us) blanking time, VCC OVP protection cannot be detected for instantaneous surges at the VCC pin.
However, VCC OVP is detected when the VCC pin voltage has become higher than $\mathrm{V}_{\text {OVP1 }}$ for at least the $\mathrm{T}_{\text {LATCH }}$ period,
such as due to the impact of a low degree of transformer couplings, so an application evaluation should be done to check
this before setting VCC OVP.
(4) DC/DC driver (PWM comparator, frequency hopping, slope compensation, OSC, burst)

## (4-1) PWM basic operations

Figure 13 shows a PWM basic block diagram and Figure 14 illustrates PWM basic operations.


Figure 13. Block Diagram of IC Internal PWM Operations


Figure 14. PWM Basic Operations
A: A SET signal is output from the oscillator in the IC, and the MOSFET is turned ON.
At that time, the capacitance between the MOSFET drain and source becomes discharged, and noise is generated at the CS pin.
This noise is called the leading edge.
This IC has a built-in filter for this noise. (See (5).)
As a result of this filter and delay time, the minimum pulse width of the IC is 400 ns (typ).
Afterward, current flow to the MOSFET and the Vcs = Rs * Ip voltage is applied to the CS pin.
B: When CS pin voltage rises to become greater than the FB pin voltage/Gain (typ $=4$ ) or the overcurrent detection voltage Vcs, the RESET signal is output and OUT is turned off.
C: There is a delay time Tondelay between time point B and actual turn-off. This time is the result of differences in maximum power that occur based on the AC voltage. This IC includes a function that suppresses these differences. (See (4-4).)
D: The energy that accumulates in the transformer during Ton status is discharged to the secondary side, and the drain voltage starts to oscillate freely based on the transformer Lp value and the MOSFET Cds (drain-source capacitance).
E : Since the switching frequency within the IC is predetermined, SET signal output from the internal oscillator occurs for a set period starting from point A , and the MOSFET is turned on.

## (4-2) Frequency operations



Figure 15. PWM Operations in IC
The PWM frequency is generated by the OSC block (internal oscillator) in Figure 15.
This oscillator has a switching frequency hopping function and the switching frequency fluctuates such as is shown in Figure 16.
The fluctuation cycle is 125 Hz . Due to this frequency hopping function, the frequency spectrum is dispersed and the frequency spectrum peak is lowered. This increases the margin for EMI testing.


Figure 16. Frequency Hopping Function
In Figure 16, the duty is calculated as Ton * Switching frequency * 100. The maximum duty value is Dmax (typ = 75\%).
Since the PWM current mode method is being used, if the duty exceeds $50 \%$ sub harmonic oscillation may occur. 22 $\mathrm{mV} / \mathrm{us}$ slope compensation is built in as a countermeasure to this.
To reduce power consumption when there is a light load, a burst mode circuit and frequency reduction circuit are built in. These operations are illustrated in Figure17. As shown in this figure, frequency fluctuates according to the FB voltage. If the FB voltage is in the range shown for mode2, switching loss is reduced by reducing internal oscillations based on the FB voltage.


Figure 17. Operation with FB pin voltage

- mode1: Burst operation
- mode2: Frequency reduction operation (reduces maximum frequency.)
- mode3: Fixed frequency operation (operates at maximum frequency.)
- mode4: Overload operation (overload status is detected and pulse operation is stopped.)


## (4-3) Overcurrent detection operation

$R_{\text {FB }}(30 \mathrm{k} \Omega . t y p$ ) is used as pull-up resistance for the FB pin with regard to the internal power supply ( 4.0 V ).
When the load of the secondary output voltage (secondary load power) changes, the photo-coupler current changes, and so the FB pin voltage also changes.

FB voltage VFB is determined by the equation FB voltage $=4 \mathrm{~V}$ - IFB. (IFB: photo coupler current)
For example, when the load becomes heavier, the FB current is reduced, so the FB voltage rises.
When the load becomes lighter, the FB current is increased, so the FB voltage drops.
In this way, secondary voltage is monitored by the FB pin.
As the FB pin voltage is monitored, if the load becomes lighter (if FB voltage drops), a burst mode operation or frequency reduction operation is executed.
Figure 18 shows the CS detection voltage with regard to FB voltage.


Figure 18 FB Voltage and CS Voltage Characteristics
When FB voltage is less than 2.0 V or when the CS voltage exceeds the FB voltage / Gain (typ $=4$ ), the MOSFET is turned off.
(See time point C in Figure 14.)
When the FB voltage exceeds 2.0 V , the CS voltage $=\mathrm{Vcs}+\mathrm{Kcs}$ * Ton. Kcs * Ton depends on AC voltage compensation. (See 4-4.)
Therefore, peak current Ip is determined as Ip = Vcs1 / Rs.
The current value for the MOSFET should be set with a margin with regard to the Ip value obtained from this formula.
Maximum power is determined as $\operatorname{Pmax}=1 / 2 \times L p \times \mathrm{Ip}^{2} \times$ Fsw. (Lp: primary inductance value, Ip: primary peak current,
Fsw: switching frequency)
Vcs1 is determined as $\mathrm{Vcs1}=\mathrm{Vcs}(\operatorname{typ}=0.4 \mathrm{~V})+\mathrm{Kcs}(\operatorname{typ}=20)$ * Ton + Vdelay.
Vdelay is the amount of CS voltage increase during the delay time Rondelay between B and C in Figure 14.
This is calculated as Vdelay = Vin / Lp * Tondelay * Rs.

## (4-4) AC voltage dependent compensation of overcurrent limiter

This IC has an AC voltage compensation function on chip. This function performs compensation for AC voltage by increasing the level of the overcurrent limiter over time. In the equation below, (A) and (B) are assigned values similar to those for AC 100 V and AC 200 V to perform compensation.

$$
\text { Vcs1 }=\mathrm{Vcs}(\operatorname{typ}=0.4 \mathrm{~V})+\frac{\mathrm{Kcs}(\operatorname{typ}=20) * \text { Ton }}{(\mathrm{A})}+\frac{\text { Vdelay }}{(\mathrm{B})}
$$

These operations are shown in Figures 19, 20, and 21.


Figure 19. Without AC Voltage Compensation Function


Figure 20. With AC Voltage Compensation Function

Primary peak current that flows during overload mode is defined as follows.
Primary peak current Ipeak = Vcs/Rs + Kcs * Ton/Rs + Vin/Lp * Tondelay
V cs: $\quad$ Overcurrent limiter voltage in IC
Rs: Current detection resistor
Vin: $\quad$ Input DC voltage
Lp: Primary peak current
Tondelay: Delay time after overcurrent limiter detection


Figure 21. Overcurrent Limiter Voltage

## (6) L.E.B period

When the driver MOSFET is turned on, a surge current is generated at time point A in Figure 14.
At that time, the CS voltage (pin 4) rises, which may cause detection errors in the overcurrent limiter circuit.
To prevent these detection errors, the OUT pin in this IC is switched from low to high and the CS voltage (pin 4) is masked for 250 ns by the built-in L.E.B. function (Leading Edge Blanking function).
This blanking function can reduce the CS pin noise filter for the noise that is generated when switching the OUT pin from low to high.
However, if the CS pin noise does not stay within this 250 ns period, an RC filter should be applied to this pin, such as is shown in Figure 22. At this time, a delay time occurs due to the RC filter when the CS pin is detected.
Even if there is no filter, attachment of $\mathrm{R}_{\mathrm{cs}}$ as a surge countermeasure is recommended.
The recommended resistance for Rcs is $1 \mathrm{k} \Omega$. When a filter ring is desired, use Ccs to adjust for this resistance.


Figure22. Circuits Peripheral to the CS Pin
(6) CS pin open protection

When the CS pin (pin 4) has become an open pin, transient heat (due to noise, etc.) occurs in the IC, which may become damaged.
An open protection circuit has been built in to prevent such damage. (Auto recovery protection)


Figure 23. CS Pin Peripheral Circuit

## (7) Output overload protection function (FB OLP comparator)

As is shown in mode4 of Figure 17, when the FB pin voltage rises to above a certain value, it is called an overload condition.

The output overload protection function stops switching operations when mode4 has an overload condition.
During an overload condition, the output voltage drops and so current no longer flows to the photo coupler while the FB voltage (pin 2) rises.
When the FB voltage (pin 2) exceeds $\mathrm{V}_{\text {folp }}$ ( 2.8 V typ) continuously for $\mathrm{T}_{\text {FOLP2 }}$ ( 64 ms typ), it is judged as an overload condition and switching is stopped.
While the FB pin (pin 2) exceeds $\mathrm{V}_{\text {folpiA }}\left(2.8 \mathrm{~V}\right.$ typ), if the FB pin ( pin 2 ) voltage drops below $\mathrm{V}_{\text {folpib }}$ ( 2.6 V typ) during the $\mathrm{T}_{\text {FOLP }}$ ( 64 ms typ) period, the overload protection timer is reset. Switching operation are performed during the $\mathrm{T}_{\text {folp }}$ (64 ms typ) period. At startup, the FB pin (pin 2) voltage is pulled up by a resistance to the IC internal voltage, and operations start when the voltage reaches $\mathrm{V}_{\text {folpia }}(2.8 \mathrm{~V}$ typ) or above. Therefore, at startup the start time of secondary output voltage must be set so that the FB voltage (pin 2 ) drops to $\mathrm{V}_{\text {folpiB }}\left(2.6 \mathrm{~V}\right.$ typ) or below within the $\mathrm{T}_{\text {Folp }}$ ( 64 ms typ) period. Once FBOLP is detected, the switching operation stops, and VCC voltage falls down because secondary output voltage falls down. When VCC voltage is lower than Vuvlo2(8.2V.typ), IC is reset, and IC starts by starter circuit shown in (1).
The switching stop time is calculated by VCC pin voltage and VCC capacitor and Icc current


Figure 24. Overload Protection (Auto Recovery)
A: Since $\mathrm{FB}>\mathrm{V}_{\text {folp1a }}$, the FBOLP comparator detects an overload.
$B$ : When $F B<V_{\text {FOLP1B }}$ within $T_{\text {FOLP }}($ typ $=64 m s)$ period, FB overload detection is released, and FBOLP timer is reset.
C: Since $F B>V_{\text {Folpad }}$, the FBOLP comparator detects an overload.
D: When the condition at $C$ continues for $T_{\text {FoLp }}($ typ $=64 \mathrm{~ms}$ ), switching is stopped by the overload protection function. As switching operation stops, VCC pin voltage falls down because output voltage falls down.
E: When VCC pin voltage < VuvLoz, IC is reset by VCC UVLO function, and start-up circuit operates.
F: When VCC pin voltage > VuvLoi, VCC UVLO is released, and switching operation starts.
G : Because secondary output voltage is stable, VCC pin voltage is also stable.

## (8-1) OUT pin clamp function

To protect the external MOSFET, the high voltage level of the OUT pin (pin 5) is clamped to $\mathrm{V}_{\text {оитн }}$ ( $\operatorname{typ}=12.5 \mathrm{~V}$ ). The VCC pin (pin 6) voltage is raised to prevent MOSFET gate damage. (Shown in Figure25.)


Figure 25. OUT Pin (Pin 5) Schematic

## (8-2) OUT pin driver circuit



Figure 26. OUT Pin (Pin 5) Driver Circuit
Switching noise that occurs when OUT is turned on or off may cause EMI-related problems.
In such cases, the MOSFET turn-on time and turn-off time must be delayed.
However, when the turn off time is delayed, switching loss increases.
Figure 26 shows a delay circuit for the OUT pin. In Figure 26, (1) is valid during both turn-on and turn-off operations.
(2) shows a delay in the turn-on only, while turn-off is accelerated.

## (9) Caution points for board layout pattern



Figure 27. Board Layout Pattern

- Caution points
(1) The red lines shown in Figure 27 are large current pathways. In the layout, these should be as short as possible since they can cause ringing, dissipation, etc.
Also, any loops that occur in the red line should be made as small as possible in this layout.
(2) The orange lines in the secondary side of Figure 27 should also be made short and thick like the red lines and should be made with small loops in this layout.
(3) Be sure to implement grounding for the red lines, brown lines, blue lines, and green lines.
(4) The green lines are pathways for surges on the secondary side to escape to the primary side, and since a large current may flow instantaneously, they should be laid out independently of the red lines and blue lines.
(5) The blue lines are GND lines for IC control. They do not have any large current flow, but they are susceptible to noise effects, so they should be laid out independently of the red lines, green lines, and brown lines.
(6) The brown lines are current pathways for the VCC pin. A current flows on these lines during switching, so they should also be laid out independently.
(7) Do not route any IC control lines directly under the transformer, since they may be affected by magnetic flux.


## (Application circuit example)



Figure 28. Application Circuit Example

## - Operation modes of protection circuit

Table 3 lists the operation mode of each protection function.
Table 3. Operation Modes of Protection Circuit

| Function | Operation mode |
| :--- | :--- |
| VCC Undervoltage Locked Out | Auto recovery |
| VCC Overvoltage Protection | Auto recovery (with 100-us timer) |
| FB Over Limited Protection | Auto recovery (with 64-us timer) |
| CS OPEN Protection | Auto recovery (with 100-us timer) |

- Sequence

The sequence for this IC is shown in Figure 29.
A transition to OFF mode occurs under all conditions when VCC exceeds 8.2 V .


Figure 29. Sequence Diagram

## - Thermal loss

In the thermal design, set operations for the following conditions.
(The temperature shown below is the guaranteed temperature, so be sure that a margin is taken into account.)

1. Ambient temperature Ta must be $85^{\circ} \mathrm{C}$ or less.
2. IC loss must be within the allowable dissipation Pd.

The thermal abatement characteristics are follows. (PCB: $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, when mounted on glass epoxy substrate)


Figure 30. Thermal Abatement Characteristics

## Operational Notes

## 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.
6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

## 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

## 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

## Operational Notes - continued

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.
12. Regarding the Input Pin of the IC

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements in order to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the $P$ substrate) should be avoided.


Figure 31. Example of monolithic IC structure

## 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.
14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

## 15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature ( Tj ) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.
16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

- Part Number selection


| Model name <br> (BM1PXXXFJ) |
| :---: |
| BM1P061FJ |
| BM1P062FJ |
| BM1P063FJ |
| BM1P064FJ |
| BM1P065FJ |
| BM1P066FJ |
| BM1P067FJ |
| BM1P068FJ |
| BM1P101FJ |
| BM1P102FJ |
| BM1P103FJ |
| BM1P104FJ |
| BM1P105FJ |
| BM1P106FJ |
| BM1P107FJ |
| BM1P108FJ |

Physical Dimension, Tape and Reel Information


## Revision History

| Date | Revision |  |
| :---: | :---: | :--- |
| 02.Oct.2013 | 001 | New Release |

## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{(N o t e}{ }^{1}$ ), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl 2 , $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by ROHM manufacturer:

Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG
NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C FSL4110LRLX MAX8778ETJ+ NTBV30N20T4G
NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633TE/MG NCV1397ADR2G NCP1246ALD065R2G

