

High Reliability Series Serial EEPROM Series

I²C BUS Serial EEPROMs







BR24L□□-W Series
BR24L01A-W, BR24L02-W, BR24L04-W, BR24L08-W,
BR24L16-W, BR24L32-W, BR24L64-W

BR24S□□□-W Series BR24S16-W, BR24S32-W, BR24S64-W, BR24S128-W, BR24S256-W

ROHM's series of serial EEPROMs represent the highest level of reliability on the market. A double cell structure provides a failsafe method of data reliability, while a double reset function prevents data miswriting. In addition, gold pads and gold wires are used for internal connections, pushing the boundaries of reliability to the limit.

assort 16Kbit~256Kbit.

Contents

BR24L□□-W Series

BR24L01A-W, BR24L02-W, BR24L04-W, BR24L08-W, BR24L16-W, BR24L32-W, BR24L64-W

BR24S□□□-W Series

BR24S16-W, BR24S32-W, BR24S64-W, BR24S128-W, BR24S256-W

P17

I²C BUS Serial EEPROMS BR24L□□-W Series BR24L01A-W, BR24L02-W, BR24L04-W, BR24L08-W, BR24L16-W, BR24L32-W, BR24L64-W

Description

BR24L □ □-W series is a serial EEPROM of I²C BUS interface method.

Features

- Completely conforming to the world standard I²C BUS. All controls available by 2 ports of serial clock(SCL) and serial data(SDA)
- · Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.8V~5.5V *1 single power source action most suitable for battery use
- · Page write mode useful for initial value write at factory shipment
- · Highly reliable connection by Au pad and Au wire
- · Auto erase and auto end function at data rewrite
- · Low current consumption

At write operation (5V) : 1.2mA (Typ.) *2 At read operation (5V) : 0.2mA (Typ.) At standby operation (5V) : $0.1\mu\text{A}$ (Typ.)

· Write mistake prevention function

Write (write protect) function added

Write mistake prevention function at low voltage

- SOP8/SOP-J8/SSOP-B8/TSSOP-B8/MSOP8/TSSOP-B8J/VSON008X2030 compact package
- · Data rewrite up to 1,000,000 times
- · Data kept for 40 years
- · Noise filter built in SCL / SDA terminal
- · Shipment data all address FFh

*1 BR24L02-W、BR24L16-W、BR24L32-W : $1.7\sim5.5$ V

*2 BR24L32-W、BR24L64-W: 1.5mA

*3 Refer to following list

Page write

Number of Pages	8Byte	16Byte	32Byte
Product number	BR24L01A-W BR24L02-W	BR24L04-W BR24L08-W BR24L16-W	BR24L32-W BR24L64-W

●BR24L series

Capacity	Bit format	Туре	Power source Voltage	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	MSOP8	TSSOP-B8J	VSON008 X2030
1Kbit	128×8	BR24L01A-W	1.8~5.5V	•	•	•	•	•	•	•
2Kbit	256×8	BR24L02-W	1.7~5.5V	•	•	•	•	•	•	•
4Kbit	512×8	BR24L04-W	1.8~5.5V	•	•	•	•	•	•	•
8Kbit	1K×8	BR24L08-W	1.8~5.5V	•	•	•	•	•	•	•
16Kbit	2K×8	BR24L16-W	1.7~5.5V	•	•	•	•	•	•	
32Kbit	4K×8	BR24L32-W	1.7~5.5V	•	•	•	•			
64Kbit	8K×8	BR24L64-W	1.8~5.5V	•	•					

■Absolute maximum ratings (Ta=25°C)

assertate maximum ratings (ra =s s)									
Parameter	symbol	Limits	Unit						
Impressed voltage	V_{cc}	−0.3∼+6.5	V						
		450 (SOP8) *1							
		450 (SOP-J8) *2							
Damaiaaikla		300 (SSOP-B8) *3							
Permissible	Pd	330 (TSSOP-B8) *4	mW						
dissipation		310 (MSOP8) *5							
				310 (TSSOP-B8J) *6					
		300 (VSON008X2030) *7							
Storage	Tstg	−65~+125	$^{\circ}$ C						
temperature range	1319	00 1120							
Action	Topr	−40~+85	$^{\circ}$ C						
temperature range	ιορι	40 - 403							
Terminal voltage	_	-0.3∼Vcc+1.0	V						

When using at Ta=25°C or higher, 4.5mW $^{(*1,*2)}$, 3.0mW $^{(*3,*7)}$

 $3.3 \text{mW}^{(^*4)}$, $3.1 \text{mW}^{(^*5,^*6)}$ to be reduced per 1°C

■Memory cell characteristics (Ta=25°C, Vcc=1.8~5.5V)^{*1}

	l			
Parameter	Min.	Тур.	Max.	Unit
Number of data rewrite times *2	1,000,000	_	_	Times
Data hold years *2	40	_	_	Years

OShipment data all address FFh

BR24L02/16/32-W: 1.7~5.5V Not 100% TESTED

Recommended operating conditions

Parameter	Symbol	Limits	Unit
Power source voltage	Vcc	1.8~5.5 *1	
Input voltage	V _{IN}	0∼Vcc	V

*1 BR24L02/16/32-W: 1.7~5.5V

● Electrical characteristics (Unless otherwise specified, Ta=-40~+85°C, Vcc=1.8~5.5V) *1

Electrical criaracteristics	(OHICSS (Juliel Mise s	specifie	u, ia- +0	- 	VCC=1.0° 3.3V)
Description	Parameter Sumbal Limits			1.1	Conditions	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"HIGH" input voltage 1	V_{IH1}	0.7Vcc	_	Vcc +1.0 *2	V	2.5≦Vcc≦5.5V
"LOW" input voltage 1	V_{IL1}	-0.3^{*2}	_	0.3 Vcc	V	2.5≦Vcc≦5.5V
"HIGH" input voltage 2	V_{IH2}	0.8Vcc	_	Vcc +1.0 *2	V	1.8≦Vcc<2.5V
"LOW" input voltage 2	V_{IL2}	-0.3^{*2}	_	0.2 Vcc	V	1.8≦Vcc<2.5V
"HIGH" input voltage 3 *3	V_{IH3}	0.8Vcc	_	Vcc +1.0	V	1.7≦Vcc<1.8V
"HIGH" input voltage 3 *4	V_{IH3}	0.9Vcc	_	Vcc +1.0	V	1.7≦Vcc<1.8V
"LOW" input voltage 3 *2	V_{IL3}	-0.3	_	0.1 Vcc	V	1.7≦Vcc<1.8V
"LOW" output voltage 1	V_{OL1}		_	0.4	V	I _{OL} =3.0mA, 2.5V≦Vcc≦5.5V, (SDA)
"LOW" output voltage 2	V_{OL2}	-	_	0.2	V	I _{OL} =0.7mA, 1.7V≦Vcc<2.5V, (SDA)
Input leak current	ILI	-1	_	1	μ A	V _{IN} =0V~Vcc
Output leak current	I_{LO}	-1	_	1	μ A	V _{OUT} =0V∼Vcc, (SDA)
				2.0 *5	A	$Vcc=5.5V, f_{SCL}=400kHz, t_{WR}=5ms,$
Current consumption at	I _{CC1}		_	3.0 *6	mA	Byte write, Page write
action				0.5	A	Vcc=5.5V,f _{SCL} =400kHz
	I _{CC2}	_	_	0.5	mA	Random read, current read, sequential read
Ctandby augrent				2.0	^	Vcc=5.5V, SDA ⋅ SCL=Vcc
Standby current	I _{SB}	_	_	2.0	μ A	A0, A1, A2=GND, WP=GND

ORadiation resistance design is not made.

●Action timing characteristics (Unless otherwise specified, Ta=-40~+85°C, Vcc=1.8~5.5V)*1

			FAST-MODE	Ē	STA	NDARD-MO	DDE	
Parameter	Symbol	Symbol 2.5V≦Vcc≦5		.5V	1.8	1.8V≦Vcc≦5.5		Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
SCL frequency	fSCL	_	_	400	_	_	100	kHz
Data clock "HIGH" time	tHIGH	0.6	_	_	4.0	_	_	μ S
Data clock "LOW" time	tLOW	1.2	_	_	4.7	_	_	μ S
SDA, SCL rise time *2	tR	_	_	0.3	_	_	1.0	μ S
SDA, SCL fall time *2	tF	_	_	0.3	_	_	0.3	μ S
Start condition hold time	tHD:STA	0.6	_	_	4.0	_	_	μ S
Start condition setup time	tSU:STA	0.6	_	_	4.7	_	_	μ S
Input data hold time	tHD:DAT	0	_	_	0	_	_	ns
Input data setup time	tSU:DAT	100	_	_	250	_	_	ns
Output data delay time	tPD	0.1	_	0.9	0.2	_	3.5	μ S
Output data hold time	tDH	0.1	_	_	0.2	_	_	μ S
Stop condition setup time	tSU:STO	0.6	_	_	4.7	_	_	μ S
Bus release time before transfer start	tBUF	1.2	_	_	4.7	_	_	μ S
Internal write cycle time	tWR	_	_	5	_	_	5	ms
Noise removal valid period (SDA, SCL terminal)	tl	_	_	0.1	_	_	0.1	μ S
WP hold time	tHD:WP	0	-	_	0	_	-	ns
WP setup time	tSU:WP	0.1	_	_	0.1	_	_	μ S
WP valid time	tHIGH:WP	1.0	_		1.0	_	_	μ S

¹ BR24L02/16/32-W : 1.7~5.5V

●FAST-MODE and STANDARD-MODE


FAST-MODE and STANDARD-MODE are of same actions, and mode is changed. They are distinguished by action speeds. 100kHz action is called STANDARD-MODE, and 400kHz action is called FAST-MODE. This action frequency is the maximum action frequency, so 100kHz clock may be used in FAST-MODE. When power source voltage goes down, action at high speed is not carried out, therefore, at $Vcc=2.5V\sim5.5V$, 400kHz, namely, action is made in FASTMODE. (Action is made also in STANDARD-MODE) $Vcc=1.8V\sim2.5V$ is only action in 100kHz STANDARD-MODE.

 $^{^{\}rm *1}$ BR24L02/16/32-W : 1.7 \sim 5.5V, $^{\rm *2}$ BR24L16/32-W, $^{\rm *3}$ BR24L02/16-W, $^{\rm *4}$ BR24L32-W

^{*5} BR24L01A/02/04/08/16-W, *6 BR24L32/64-W

^{*2} Not 100% tested

Sync data input / output timing



- $\bigcirc \mbox{Input}$ read at the rise edge of SCL
- $\bigcirc \mathsf{Data}$ output in sync with the fall of SCL

Fig.1-(a) Sync data input / output timing




Fig.1-(b) Start-stop bit timing




Fig.1-(c) Write cycle timing





Fig.1-(d) WP timing at write execution



- OAt write execution, in the area from the D0 taken clock rise of the first DATA(1), to tWR, set WP="LOW".
- OBy setting WP "HIGH" in the area, write can be cancelled.

 When it is set WP="HIGH" during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Fig.1-(e) WP timing at write cancel

Block diagram






Fig.2 Block diagram


Pin assignment and description



Terminal	Input /										
name	output	BR24L01A-W	BR24L02-W	BR24L04-W	BR24L08-W	BR24L16-W	BR24L32-W	BR24L64-W			
A0	Input	Slave addr	ess setting		Not connected	d	Slave address setting				
A1	Input	Slav	e address set	ting	Not co	nnected	Slave addr	ess setting			
A2	Input		Slave addr	ess setting		Not used	Slave addr	ess setting			
GND	-	Reference vo	Reference voltage of all input / output, 0V								
SDA	Input / output	Slave and wo	Slave and word address, Serial data input serial data output								
SCL	Input	Serial clock in	nput								
WP	Input	Write protect	Write protect terminal								
Vcc	-	Connect the	Connect the power source.								



● Characteristic data (The following values are Typ. ones).



●I²C BUS communication

○I²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Fig.35 Data transfer timing

OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

Stop condition (stop bit recongnition)

• Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ -COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ -COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- · This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- · Each write action outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- · Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ -COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop cindition (stop bit), and ends read action. And this IC gets in status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R / \overline{W} to 0 ----- write (setting 0 to word address setting of random read)

Setting R / W to 1 ----- read

Туре					Slave	Maximum number of connected buses			
BR24L01A-W	1	0	1	0	A2	A1	A0	R/W	8
BR24L02-W	1	0	1	0	A2	A1	A0	R/W	8
BR24L04-W	1	0	1	0	A2	A1	PS	R/W	4
BR24L08-W	1	0	1	0	A2	P1	P0	R/W	2
BR24L16-W	1	0	1	0	P2	P1	P0	R/W	1
BR24L32-W	1	0	1	0	A2	A1	A0	R/W	8
BR24L64-W	1	0	1	0	A2	A1	A0	R/W	8

A0 1 A1 2 A2 3	BR24L01A-W BR24L02-W BR24L04-W BR24L08-W BR24L16-W BR24L32-W	8 Vcc 7 WP 6 SCL
GND 4		5 SDA


PS, P0~P2 are page select bits.

Note) Up to 4 units BR24L04-W, up to 2 units of BR24L08-W, and one unit of BR24L16-W can be connected. Device address is set by 'H' and 'L' of each pin of A0, A1, and A2.

Write Command

OWrite cycle

· Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity. Up to 32 arbitrary bytes can be written. (In the case of BR24L32 / L64-W)



*1 As for WA7, BR24L01A-W becomes Don't care.






Fig.37 Byte write cycle



*1 As for WA12, BR24L32-W becomes Don't care.




(BR24L32/64-W)

SDA LINE D0 A C *1 K A C K A A C K

*1 As for WA7, BR24L01A-W becomes Don't care. *2 As for BR24L01A/02-W becomes (n+7).

Fig.38 Page write cycle (BR24L01A/02/04/08/16-W)



*1 As for WA12, BR24L32-W becomes Don't care.

· Data is written to the address designated by word address (n-th address)

- · By issuing stop bit after 8bit data input, write to memory cell inside starts.
- · When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk: Up to 8 bytes (BR24L01A-W, BR24L02-W)

: Up to 16bytes (BR24L04-W, BR24L08-W, BR24L16-W)


: Up to 32bytes (BR24L32-W, BR24L64-W)

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.

(Refer to "Internal address increment" of "Notes on page write cycle" in P9/32.)

- · As for page write cycle of BR24L01A-W and BR24L02-W, after the significant 5 bits (4 significant bits in BR24L01-W) of word address are designated arbitrarily, and as for page write command of BR24L04-W, BR24L08-W, and BR24L16-W, after page select bit (PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bit in BR24L01A-W, and BR24L02-W) is incremented internally, and data up to 16 bytes (up to 8 bytes in BR24L01A-W and BR24L02-W) can be written.
- · As for page write cycle of BR24L32-W and BR24L64-W, after the significant 7 bits (in the case of BR24L32-W) of word address, or the significant 8 bits (in the case of BR24L64-W) of word address are designated arbitrarily, by continuing data input of 2 byte or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.

Note)



- In BR24L16-W, A2 becomes P2.
- In BR24L08-W, BR24L16-W, A1 becomes P1.
- In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig.40 Difference of slave address of each type

ONotes on write cycle continuous input




Fig.41 Page write cycle

- *1 BR24L01A-W becomes Don't care.
- *2 BR24L04-W, BR24L08-W, and BR24L16-W become (n+15).
- *3 BR24L32-W and BR24L64-W become (n+31).



Fig.42 Difference of each type of slave address

ONotes on page write cycle


List of numbers of page write

Number of Pages	8Byte	16Byte	32Byte
Product number	BR24L01A-W BR24L02-W	BR24L04-W BR24L08-W BR24L16-W	BR24L32-W BR24L64-W

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case BR24L02-W, 1 page=8bytes, but the page write cycle write time is 5ms at maximum for 8byte bulk write. It does not stand 5ms at maximum \times 8byte=40ms(Max.).

- *1 In BR24L16-W, A2 becomes P2.
- *2 In BR24L08-W, BR24L16-W, A1 becomes P1.
- *3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and in BR24L16-W, A0 becomes P0.
 - OInternal address increment
 Page write mode (in the case of BR24L02-W)



Significant bit is fixed No digit up

For example, when it is started from address 06h, therefore, increment is made as below, $06h \rightarrow 07h \rightarrow 00h \rightarrow 01h$ ---, which please note.

* 06h···06 in hexadecimal, therefore, 00000110 becomes a binary number.

OWrite protect (WP) terminal

· Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.

At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented. During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated.

Read Command

ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.





Fig.46 Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ -COM) side, the next address data can be read in succession.
- · Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H' .
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

 Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.



- *1 In BR24L16-W, A2 becomes P2.
- *2 In BR24L08-W, BR24L16-W, A1 becomes P1.
- *3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig.47 Difference of slave address of each type

Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.48(a), Fig.48(b), and Fig.48(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Fig.48-(a) The case of dummy clock +START+START+ command input





Fig.48-(b) The case of START +9 dummy clocks +START+ command input



* Start command from START input.

Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W}=0$, when to carry out current read cycle after write, slave address $R/\overline{W}=1$ is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Fig.49 Case to continuously write by acknowledge polling

WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Fig.50.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).




Fig.50 WP valid timing

●Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig. 51.)

However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.51 Case of cancel by start, stop condition during slave address input

●I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU} , the larger the consumption current at action.


○Maximum value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

(1)SDA rise time to be determined by the capacitance (CBUS) of bus line of R_{PU} and SDA should be tR or below.

And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential \bigcirc to be determined by input leak total (I_L) of device connected to bus at output of 'H' to SDA bus and R_{PU} should sufficiently secure the input 'H' level (V_{IH}) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.






Fig.52 I/O circuit diagram

○Minimum value of R_{PU}

The minimum value of R_{PU} is determined by the following factors.

(1) When IC outputs LOW, it should be satisfied that V_{OLMAX}=0.4V and I_{OLMAX}=3mA.

$$\frac{V_{\text{CC}} \! - \! V_{\text{OL}}}{R_{\text{PU}}} \; \leq \; I_{\text{OL}} \hspace{1cm} \vdots \hspace{1cm} R_{\text{PU}} \; \leq \frac{V_{\text{C}} \! - \! V_{\text{OL}}}{I_{\text{OL}}}$$

(2)V_{OLMAX}=0.4V should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

$$V_{OLMAX} \leq V_{IL} - 0.1 V_{CC}$$

Ex.) When V_{CC} =3V, $V_{\text{OL}}\text{=}0.4\text{V},\,I_{\text{OL}}\text{=}3\text{mA},$ microcontroller, EEPROM $V_{\text{IL}}\text{=}0.3\text{Vcc}$

from (1)
$$R_{PU} \ge \frac{3 - 0.4}{3 \times 10^{-3}}$$

$$\ge 867 [\Omega]$$
 And
$$V_{OL} = 0.4 [V]$$

$$V_{IL} = 0.3 \times 3$$

$$= 0.9 [V]$$

Therefore, the condition (2) is satisfied.

OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several $k\Omega$ ~ several ten $k\Omega$ is recommended in consideration of drive performance of output port of microcontroller.

●A0, A1, A2, WP process

OProcess of device address terminals (A0,A1,A2)

Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or Vcc or GND. And, pins (N, C, PIN) not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

Types with N.C.PIN BR24L16/F/FJ/FV/FVT/FVM/FVJ-W A0, A1, A2
BR24L08/F/FJ/FV/FVT/FVM/FVJ/NUX-W A0, A1
BR24L04/F/FJ/FV/FVT/FVM/FVJ/NUX-W A0

OProcess of WP terminal

WP terminal is the terminal that prohibits and permits write in hardware manner. In 'H' status, only READ is available and WRITE of all address is prohibited. In the case of 'L', both are available. In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

Cautions on microcontroller connection

○Rs

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.




Fig.53 I/O circuit diagram





Fig.54 Input / output collision timing

OMaximum value of Rs

The maximum value of Rs is determined by the following relations.

- (1)SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- (2)The bus electric potential to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.



√Fig.55 I/O circuit diagram

$$\therefore RS \leq \frac{VIL-VOL-0.1VCC}{1.1VCC-VIL} \times RPU$$

Example) When Vcc=3V, ViL=0.3Vcc, VoL=0.4V, RPU=20k Ω ,

from(2), Rs
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$$

 $\leq 1.67 [k\Omega]$

OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.




Fig.56 I/O circuit diagram

$$\frac{\text{Vcc}}{\text{Rs}} \le 1$$

$$\therefore$$
 Rs $\geq \frac{\text{Vcc}}{\text{I}}$

Example) When Vcc=3V, I=10mA

Rs
$$\geq \frac{3}{10 \times 10^{-3}}$$

 $\geq 300 [\Omega]$

●I²C BUS input / output circuit

OInput (A0,A2,SCL)




Fig.57 Input pin circuit diagram

OInput / output (SDA)




Fig.58 Input / output pin circuit diagram

OInput (A1, WP)




Fig.59 Input pin circuit diagram

Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of t_R , t_{OFF} , and Vbot for operating POR circuit.




Fig.60 Rise waveform diagram

Recommended conditions of t_R , t_{OFF} , Vbot

t _R	t _{OFF}	Vbot
10ms or below	10ms or longer	0.3V or below
100ms or below	10ms or longer	0.2V or below

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on .
 - →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.




Fig.61 When SCL= 'H' and SDA= 'L'

Fig.62 When SCL='L' and SDA='L'

- b) In the case when the above condition 2 cannot be observed.
 - →After power source becomes stable, execute software reset(P11).
- c) In the case when the above conditions 1 and 2 cannot be observed.
 - →Carry out a), and then carry out b).

Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

Vcc noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

●Cautions on use

- (1)Described numeric values and data are design representative values, and the values are not guaranteed.
- (2)We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.

(3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4)GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.

(5)Terminal design

In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.

(6)Terminal to terminal shortcircuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7)Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

I²C BUS Serial EEPROMS BR24S□□□-W Series BR24S16-W, BR24S32-W, BR24S64-W, BR24S128-W, BR24S256-W

Description

BR24S _ _ _ _ \ series is a serial EEPROM of I²C BUS interface method.

Features

- Completely conforming to the world standard I²C BUS. All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- · Other devices than EEPROM can be connected to the same port, saving microcontroller port.
- 1.7~5.5V single power source action most suitable for battery use.
- FAST MODE 400kHz at 1.7~5.5V
- · Page write mode useful for initial value write at factory shipment.
- · Highly reliable connection by Au pad and Au wire.
- · Auto erase and auto end function at data rewrite.
- · Low current consumption

At write operation (5V) : 0.5mA (Typ.) At read operation (5V) : 0.2mA (Typ.) At standby operation (5V) : 0.1μ A (Typ.)

· Write mistake prevention function

Write (write protect) function added

Write mistake prevention function at low voltage

- SOP8/SOP-J8/SSOP-B8/TSSOP-B8/MSOP8/TSSOP-B8J/VSON008X2030 compact package
- Data rewrite up to 1,000,000 times
- · Data kept for 40 years
- · Noise filter built in SCL / SDA terminal
- · Shipment data all address FFh

Page write

Number of pages	16Byte	32Byte	64Byte
Product number BR24S16-W	BR24S32-W	BR24S128-W	
	BR24516-W	BR24S64-W	BR24S256-W

●BR24S series

Capacity	Bit format	Туре	Power source voltage	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	MSOP8	TSSOP-B8J	VSON008 X2030
16Kbit	2K×8	BR24S16-W	1.7~5.5V	•	•	•	•	•	•	•
32Kbit	4K×8	BR24S32-W	1.7~5.5V	•	•	•	•	•	•	•
64Kbit	8K×8	BR24S64-W	1.7~5.5V	•	•	•	•	•	•	
128Kbit	16K×8	BR24S128-W	1.7~5.5V	•	•	•	•			
256Kbit	32K×8	BR24S256-W	1.7~5.5V	•	•					

● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Impressed voltage	Vcc	Vcc −0.3~+6.5	
1 0		450(SOP8)	
		450(SOP-J8) ⁻²	
Danniasible		300(SSOP-B8) -3	
Permissible dissipation	Pd	330(TSSOP-B8) ·4	mW
		310(MSOP8) ·5	
		310(TSSOP-B8J) -6	
		300(VSON008X2030) ⁻⁷	
Storage	Tata	05	೦
temperature range	Tstg	$-65 \sim +125$	C
Action	Tons	40 - 105	J.
temperature range	Topr	−40 ~ +85	
Terminal Voltage	=	-0.3~Vcc+1.0	V

^{*} When using at Ta=25 $^{\circ}$ or higher, 4.5mW(*1,*2) 3.0mW(*3,*7) 3.3mW(*4) 3.1mW(*5,*6) to be reduced per 1 $^{\circ}$

●Memory cell characteristics (Ta=25°C,Vcc=1.7V~5.5V)

Devenuetos	L	Linit		
Parameter	Min.	Тур.	Max.	Unit
Number of data rewrite times *1	1,000,000	_	_	Times
Data hold years *1	40	_	_	Years

^{*1 :} Not 100% TESTED

Recommended operating condition

Parameter	Symbol	Limits	Unit
Power source voltage	Vcc	1.7~5.5	
Input voltage	V_{IN}	0∼Vcc	٧

Electrical characteristics

(Unless otherwise specified, Ta=-40 \sim +85 $^{\circ}$ C, Vcc=1.7 \sim 5.5V)

			Limits			0 89
Parameter	Symbol	Min	Тур.	Max.	Unit	Condition
"H" Input Voltage1	V _{IH1}	0.7Vcc	-	Vcc+1.0	٧	
"L" Input Voltage1	V _{IL1}	-0.3	-	0.3Vcc	٧	
"L" Output Voltage1	V _{OL1}	-	-	0.4	٧	I _{OL} =3.0mA , 2.5V≦Vcc≦5.5V (SDA)
"L" Output Voltage2	V _{OL2}	-	_	0.2	V	I _{OL} =0.7mA , 1.7V≦Vcc≦2.5V (SDA)
Input Leakage Current	lu	-1	-	1	μА	V _{IN} =0~Vcc
Output Leakage Current	I _{LO}	-1	-	1	μА	V _{OUT} =0~Vcc (SDA)
		-	-	2.0		Vcc=5.5V , f _{SCL} =400kHz, tWR=5ms Byte Write, Page Write BR24S16/32/64-W
Current consumption at action	I _{CC1}	-	-	2.5	mA	Vcc=5.5V , f _{SCL} =400kHz, tWR=5ms Byte Write, Page Write BR24S128/256-W
	lcc2	1	_	0.5	mA	Vcc=5.5V , f _{SCL} =400kHz Random read, Current read, Sequential read
Standby Current	I _{SB}	-	-	2.0	μА	Vcc=5.5V , SDA • SCL=Vcc A0, A1, A2=GND, WP=GND

ORadiation resistance design is not made.


Action timing characteristics

(Unless otherwise specified, Ta=-40 \sim +85 $^{\circ}$ C, Vcc=1.7 \sim 5.5V)

Parameter	Cumbal		Limits				
Falameter	Symbol	Min.	Тур.	Max.	Unit		
SCL Frequency	fSCL	-	-	400	kHz		
Data clock "High" time	tHIGH	0.6	-	_	μs		
Data clock "Low" time	tLOW	1.2	-	_	μs		
SDA, SCL rise time *1	tR	-	-	0.3	μs		
SDA, SCL fall time *1	tF	-	-	0.3	μs		
Start condition hold time	tHD:STA	0.6	-	_	μs		
Start condition setup time	tSU:STA	0.6	-	_	μs		
Input data hold time	tHD:DAT	0	-	I	ns		
Input data setup time	tSU:DAT	100	-	-	ns		
Output data delay time	tPD	0.1	-	0.9	μs		
Output data hold time	tDH	0.1	-	-	μs		
Stop condition data setup time	tSU:STO	0.6	-	-	μs		
Bus release time before transfer start	tBUF	1.2	-	-	μs		
Internal write cycle time	tWR	-	-	5	ms		
Noise removal valid period (SDA,SCL terminal)	tl	_	-	0.1	μs		
WP hold time	tHD:WP	0	-	_	ns		
WP setup time	tSU:WP	0.1	-	_	μs		
WP valid time	tHIGH:WP	1.0	-	-	μs		


^{*1 :} Not 100% TESTED

Sync data input/output timing



○Input read at the rise edge of SCL ○Data output in sync with the fall of SCL

Fig.1-(a) Sync data input / output timing






Fig.1-(c) Write cycle timing





Fig.1-(d) WP timing at write execution



 \bigcirc At write execution, in the area from the D0 taken clock rise of the first DATA(1), to tWR, set WP= 'LOW'.

OBy setting WP "HIGH" in the area, write can be cancelled.

When it is set WP = 'HIGH' during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Fig.1-(e) WP timing at write cancel






Fig.2 Block diagram


Pin assignment and description




Terminal	Input/	Function				
name	Output	BR24S16-W	BR24S32/64/128/256-W			
A0	Input	Don't use	Slave address setting			
A1	Input	Don't use	Slave address setting			
A2	Input	Don't use	Slave address setting			
GND	-	Reference voltage of all input / output, 0V.				
SDA	Input /	Slave and word address	Slave and word address,			
ODA	Output	Serial data input serial data output				
SCL	Input	Serial clock input				
WP	Input	Write protect terminal				
Vcc	-	Connect the power source.				

● Characteristic data (The following values are Typ. ones.)











Fig.5 'L' output voltage V_{OL}-I_{OL}(Vcc=1.7V)


1.2
1.3
1.0
0.8
0.8
0.8
0.8
Ta=-40°C
Ta=25°C
Ta=85°C
Ta=85°C
Ta=85°C
SUPPLY VOLTAGE: Voc[V]

Fig.8 Output leak current $I_{LO}(SDA)$

Characteristic data (The following values are Typ. ones.)



● Characteristic data (The following values are Typ. ones.)



●I²C BUS communication

Ol²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte.

I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by addresses peculiar to devices.

EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Fig.32 Data transfer timing

OStart condition (start bit recognition)

- · Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command is executed.

Stop condition (stop bit recognition)

· Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- · This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ -COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- · This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- · Each write action outputs acknowledge signal) (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- · Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- · When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ -COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read action. And this IC gets in standby status.

ODevice addressing

- · Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- · Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ/WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R/ \overline{W} to 0 --- write (setting 0 to word address setting of random read)

Setting R/W to 1 --- read

Туре		Slave	address	S		Maximum number of connected buses	A0	1		8	Vcc
BR24S16-W	1 0 1 0	P2	P1	P0	R/W	1	A1	2	BR24S16-W BR24S32-W	7	WP
BR24S32-W,BR24S64-W, BR24S128-W,BR24S256-W	1 0 1 0	A2	A1	A0	R/W	8	A2	3	BR24S64-W BR24S128-W BR24S256-W	6	SCL
P0∼P2 are page select bits.							GND	4		5	SDA

Note)Up to 1 units of BR24S16-W, and up to 8 units of BR24S32/64/128/256-W can be connected.

Device address is set by 'H' and 'L' of each pin of A0, A1, and A2.

Write Command

OWrite cycle

• Arbitrary data is written to EEPROM. When to write only 1 byte, byte write normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity.

Up to 64 arbitrary bytes can be written. (In the case of BR24S128/256-W)








Fig.33 Byte write cycle (BR24S16-W)



As for WA12, BR24S32-W becomes Don't care. As for WA13, BR24S32/64-W becomes Don't care. As for WA14, BR24S32/64/128-W becomes Don't care.







As for WA12, BR24S32-W becomes Don't care. As for WA13, BR24S32/64-W becomes Don't care. As for WA14, BR24S32/64/128-W becomes Don't care.

²2 As for BR24S128/256-W becomes (n+63).

Fig.36 Page write cycle (BR24S32/64/128/256-W)

- Data is written to the address designated by word address (n-th address).
- · By issuing stop bit after 8bit data input, write to memory cell inside starts.
- · When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk: Up to 16 bytes (BR24S16-W)

: Up to 32 bytes (BR24S32-W, BR24S64-W)

: Up to 64 bytes (BR24S128-W, BR24S256-W)

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.

(Refer to "Internal address increment of "Notes on page write cycle" in P24/32.)

- As for page write command of BR24S16-W, after page select bit(PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits is incremented internally, and data up to 16 bytes can be written.
- ·As for page write cycle of BR24S32-W and BR24S64-W, after the significant 7 bits (in the case of BR24S32-W) of word address, or the significant 8 bits (in the case of BR24S64-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.
- As for page write cycle of BR24S128-W and BR24S256-W, after the significant 9 bit (in the case of BR24S128-W) of word address, or the significant 10bit (in the case of BR24S256-W) of word address are designated arbitrarily, by continuing data input of 64 bytes or more.




Fig.37 Difference of slave address each type

ONotes on write cycle continuous input




Fig.38 Page write cycle(BR24S16-W)




Fig.39 Page write cycle(BR24S32/64/128/256-W)

ONotes on page write cycle

List of numbers of page write


Number of pages	16Byte	32Byte	64Byte	
Product number BF	DD04C4C W	BR24S32-W	BR24S128-W	
	BR24S16-W	BR24S64-W	BR24S256-W	

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case of BR24S256-W, 1 page = 64bytes, but the page write cycle write time is 5ms at maximum for 64byte bulk write.

It does not stand 5ms at maximum \times 64byte = 320ms(Max.).

OInternal address increment Page write mode (in the case of BR24S16-W)



For example, when it is started from address 0Eh, therefore, increment is made as below, 0Eh \rightarrow 0Fh \rightarrow 00h \rightarrow 01h \cdots , which please note.

 * 0Eh···16 in hexadecimal, therefore, 00001110 becomes a binary number.

○Write protect (WP) terminal

· Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all address is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open. At extremely low voltage at power ON/OFF, by setting the WP terminal 'H', mistake write can be prevented. During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated.

Read Command

ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.




Fig.41 Random read cycle (BR24S32/64/128/256-W)




Fig.43 Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ -COM) side, the next address data can be read in succession.
- · Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H'.
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.

• Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.




Fig.44 Difference of slave address of each type

Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kids of them are shown in the figure below. (Refer to Fig.45(a), Fig.45(b), Fig.45(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Fig.45-(a) The case of 14 Dummy clock + START + START+ command inpu




Fig.45-(b) The case of START+9 Dummy clock + START + command input




Fig.45-(c) START x 9 + command input

Acknowledge polling

During internal write, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back 'L', then execute word address input and data so forth.




Fig.46 Case to continuously write by acknowledge polling

^{*} Start command from START input.

WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again.(Refer to Fig.47.) After execution of forced end by WP standby status gets in, so there is no need to wait for tWR (5ms at maximum).




Fig.47 WP valid timing

●Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig. 48.)

However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.48 Case of cancel by start, stop condition during slave address input

■I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL}, I_L, and V_{OL}-I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU}, the larger the consumption current at action.

OMaximum value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

(1)SDA rise time to be determined by the capacitance (CBUS) of bus line of R_{PU} and SDA should be tR or below.

And AC timing should be satisfied even when SDA rise time is late.

(2)The bus electric potential (a)to be determined by input leak total (IL) of device connected to bus output of 'H' to SDA bus and Rpu should sufficiently secure the input 'H' level (VIH) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.

$$\begin{array}{ccc} \text{Vcc} & - & I_L R_{PU} - & 0.2 \text{Vcc} & \geq & V_{IH} \\ & & \ddots & \text{RPU} & \leq & & & \\ & & & I_L \\ & & \text{E x .) When Vcc} = 3\text{V, } I_L = 10 \mu\text{A, } V_{IH} = 0.7 \text{Vcc,} \\ & \text{from(2)} \end{array}$$

RPU
$$\leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$

 $\underset{\bigcirc \text{Minimum value of } R_{PU}}{\leqq} 300 \text{ [k}\Omega\text{]}$

The minimum value of R_{PU} is determined by the following factors.

(1)When IC outputs LOW, it should be satisfied that V_{OLMAX} =0.4V and I_{OLMAX} =3mA.




Fig.49 I/O circuit diagram

$$\frac{\text{Vcc-Vol}}{\text{Rpu}} \leq \text{IoL}$$

$$\therefore$$
 RPU $\geq \frac{VCC-VOL}{IOL}$

(2)V_{OLMAX}=0.4V should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

$$V_{OLMAX} \leq V_{IL}$$
-0.1 Vcc

Ex.) When Vcc= 3V, $V_{OL}0.4V$, I_{OL} =3mA, microcontroller, EEPROM V_{IL} =0.3Vcc

from(1),

And

$$R_{PU} \ge \frac{3-0.4}{3 \times 10^{-3}}$$
 $\ge 867 [Ω]$
 $V_{OL}=0.4 [V]$
 $V_{IL}=0.3 \times 3$

Therefore, the condition (2) is satisfied.

=0.9 [V]

OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several k Ω ~ several ten k Ω is recommended in consideration of drive performance of output port of microcontroller.

●A0, A1, A2, WP process

OProcess of device address terminals (A0,A1,A2)

Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or Vcc or GND. And, pins(Don't use PIN) not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

Types with Don't use PIN

BR24S16/F/FJ/FV/FVT/FVM/FVJ/NUX-W A0, A1, A2

OProcess of WP terminal

WP terminal is the terminal that prohibits and permits write in hardware manner. In 'H' status, only READ is available and WRITE of all address is prohibited. In the case of 'L', both are available. In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

Cautions on microcontroller connection

$\cap R$

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.




Fig.50 I/O circuit diagram




Fig.51 Input/output collision timing

OMaximum value of Rs

The maximum value of Rs is determined by following relations.

- (1)SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA shoulder be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- (2) The bus electric potential (2) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.




Fig.52 I/O circuit diagram

$$\frac{(\text{Vcc-Vol}) \times \text{Rs}}{\text{RPU+Rs}} + \text{Vol+0.1Vcc} \leq \text{Vil}$$

$$\therefore \text{Rs} \leq \frac{\text{Vil-Vol-0.1Vcc}}{1.1\text{Vcc-Vii}} \times \text{R}$$

Example) When VCC=3V, VIL=0.3VCC, VOL=0.4V, RPU= $20k\Omega$,

from(2), Rs
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$$

 $\leq 1.67 \lceil k\Omega \rceil$

OMaximum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.




Fig.53 I/O circuit diagram

$$\frac{\text{Vcc}}{\text{Rs}} \le 1$$

$$\therefore$$
 Rs $\geq \frac{\text{Vcc}}{\text{I}}$

Example) When VCC=3V, I=10mA

$$Rs \ge \frac{3}{10 \times 10^{-3}}$$

$$\geq$$
 300[Ω]

\bigcirc Input (A0, A1, A2, SCL, WP)




Fig.54 Input pin circuit diagram

○Input/Output (SDA)





Fig.55 Input /output pin circuit diagram

Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following condition at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of tR, tOFF, and Vbot for operating POR circuit.




Recommended conditions of tR,tOFF,Vbot						
tR	tOFF	Vbot				
10ms or below	10ms or longer	0.3V or below				
100ms or below	10ms or longer	0.2V or below				

3. Set SDA and SCL so as not to become 'Hi-Z'.

Fig.56 Rise waveform diagram

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- a) In the case when the above conditions 1 cannot be observed. When SDA becomes 'L' at power on .
 - →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.






Fig.57 When SCL='H' and SDA='L'

Fig.58 When SCL='H' and SDA='L'

- b) In the case when the above condition 2 cannot be observed.
 - →After power source becomes stable, execute software reset(P26).
- c) In the case when the above conditions 1 and 2 cannot be observed.
 - →Carry out a), and then carry out b).

Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write.

At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

Vcc noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor $(0.1\mu F)$ between IC Vcc and GND. At that moment, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Cautions on use

- (1)Described numeric values and data are design representative values, and the values are not guaranteed.
- (2)We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.

(3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4)GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.

(5)Terminal design


In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.

(6) Terminal to terminal shortcircuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7)Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

Selection of order type





FVJ: TSSOP-B8J

NUX: VSON008X2030

Package specifications


SOP8/SOP-J8/SSOP-B/TSSOP-B8/TSSOP-B8J







Pulling side


MSOP8





VSON008X2030





- The contents described herein are correct as of April, 2008
 The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD.
- Any part of this application note must not be duplicated or copied without our permission
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO,LTD, disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material.
- The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585 Japan TEL: +81-75-311-2121 FAX: +81-75-315-0172 URL http://www.rohm.com

Published by LSI Business Promotion Dept.

Contact us for further information about the products.

San Diego TEL: +1-858-625-3630 FAX: +1-858-625-3670 Atlanta +1-770-754-5972 FAX: +1-770-754-069 TEL: +1-978-371-0382 FAX: +1-928-438-7164 Chicago TEL: +1-847-368-1006 FAX: +1-847-368-1008 Dallas TEL: +1-469-287-5366 FAX: +1-469-362-7973 TEL: +1-49-22-07-300 TEL: +1-303-708-0908 TEL: +1-248-348-9920 TEL: +1-61-620-6700 TEL: +52-33-3123-2001 TEL: +49-215-9210 TEL: +49-211-72723710 TEL: +49-711-72723710 TEL: +39-1697-3060 TEL: +44-1-908-306700 TEL: +44-1-908-306700 TEL: +36-1-4719338 TEL: +36-1-4719338 TEL: +48-22-5757213 TEL: +7-95-980-6755 TEL: +82-2-8182-700 TEL: +82-2-8182-700 FAX: +1-908-902-973
FAX: +1-303-708-0858
FAX: +1-248-348-9942
FAX: +1-615-620-6702
FAX: +52-33-3122-2002
FAX: +49-8161-483120
FAX: +49-711-723720
FAX: +49-711-723720
FAX: +39-711-723720
FAX: +39-71-723720
FAX: +39-71-723720
FAX: +39-71-723720
FAX: +39-73-723720
FAX: +39-73-723720
FAX: +39-73-723720
FAX: +39-73-723720
FAX: +7-95-937-8290
FAX: +7-95-937-8290
FAX: +48-22-5757001
FAX: +7-95-937-8290 TEL: +1-303-708-0908 FAX: +1-303-708-0858 Nashville Mexico Düsseldor Munich Stuttgart France United Kingd Denmark Barcelona Hungary Poland Russia FAX: +82-2-8182-715 Masan TEL: +82-55-240-6234 FAX: +82-55-240-6236 TEL: +86-411-8230-8549 FAX: +86-411-8230-8537 Dalian +86-10-8525-2483 FAX: +86-10-8525-2489 FAX: +86-22-23029183 TEL: +86-22-23029181

Shangha TEL: +86-21-6279-2727 FAX: +86-21-6247-2066 Shanghai Hangzhou Nanjing Ningbo Qingdao Suzhou FAX: +86-571-87658071 FAX: +86-25-8689-0393 FAX: +86-574-87654208 TEL: +86-571-87658072 TEL: +86-25-8689-0015 TEL: +86-574-87654201 TEL: +86-532-5779-312 FAX: TEL: +86-512-6807-1300 FAX: FAX:+86-532-5779-653 TEL: +86-512-6807-1300 TEL: +86-510-82702693 TEL: +86-755-6307-3008 TEL: +86-755-6307-3008 TEL: +86-756-8393-3320 TEL: +86-769-8393-3320 TEL: +86-752-205-1054 TEL: +86-752-205-1054 TEL: +86-56-232-480 TEL: +86-56-232-480 TEL: +86-75-237-4881 TEL: +86-6322-238-705 TEL: +86-6322-238-705 TEL: +86-6322-238-705 TEL: +86-6322-238-705 TEL: +86-6322-232 FAX: +86-51-2-8807-2300 FAX: +86-510-82702992 FAX: +86-755-8307-3003 FAX: +86-755-8307-3003 FAX: +86-591-8801-8609 FAX: +86-591-8801-8609 FAX: +86-591-8801-8609 FAX: +86-592-239-8380 FAX: +86-592-239-8380 FAX: +86-592-239-8391 FAX: +886-2-2375-8971 FAX: +886-2-236-7322 FAX: +865-6332-660 FAX: +865-6332-660 FAX: +886-7-238-7332 FAX: +65-6332-5662 Suzhou Wuxi Shenzhen Dongguan Fuzhou Guangzhou Huizhou Xiamen Zhuhai Hong Kong Taipei Kaohsiung Singapore Singapore Philippines TEL: +63-2-807-6872 FAX: +63-2-809-1422 FAX: +66-2-256-6334 Thailand TEL: +66-2-254-4890 TEL: +60-3-7958-8355 FAX: +60-3-7958-8377 Kuala Lumpu Penang TEL: +60-4-2286453 FAX: +60-4-2286452 Kyoto Yokohama TEL: +81-75-365-1218 TEL: +81-45-476-2290 FAX: +81-45-476-2295

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
 use and operation. Please pay careful attention to the peripheral conditions when designing circuits
 and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
 otherwise dispose of the same, no express or implied right or license to practice or commercially
 exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2008 ROHM CO.,LTD.

ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan

ran TEL:+81-75-311-2121 FAX:+81-75-315-0172



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by ROHM manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G 444358RB 444362FB BR93C46-WMN7TP EEROMH CAT25320YIGT-KK LE24C162-R-E 5962-8751409YA BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3 W60002FT20T CAT24S128C4UTR ZD24C64B-SSGMA0 BL24C04F-RRRC S-25C040A0I-I8T1U AT24C256BY7-YH-T M24C64-DFCT6TPK BR24C21FJ-E2 BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FJ-WE2 BR24S16FJ-WE2 BR24S256F-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 CAT24C64C4CTR CHL24C32WEGT3 AT28HC256E-12SU-T AT93C46DY6-YH-T BR24T02FVT-WSGE2 M35B32-WMN6TP M24C64-FMC6TG M24C08-WDW6TP CAT25080VP2IGTQH CAT25020ZIGT-QP CAT24C01VP2I-GT3 CAT93C76BZI-GT3 CAT64LC40WI-T3 CAT25256HU4E-GT3 CAT25128VP2I-GT3 CAT25040VP2I-GT3 CAT25020VP2I-GT3 CAT24C16ZI-G CAT24C05LI-G CAT24C01ZI-G CAT24C05WI-G