

# WL-CSP EEPROM family BR25S128GUZ-W





#### General Description

(128K)

BR25S128GUZ-W is a 16K × 8bit serial EEPROM of SPI BUS interface method.

#### Features

- High speed clock action up to 10MHz (Max.)
- Wait function by HOLDB terminal
- Part or whole of memory arrays settable as read only memory area by program
- 1.7V to 5.5V single power source action most suitable for battery use
- 64Byte page write mode useful for initial value write at factory shipment
- For SPI bus interface (CPOL, CPHA) = (0, 0), (1, 1)
- Auto erase and auto end function at data rewrite
- Low current consumption

At write action (5V) : 1.5mA (Typ.)At read action (5V) : 1.0mA (Typ.)

- At standby action (5V): 0.1μA (Typ.)
- Address auto increment function at read actionWrite mistake prevention function
  - Write prohibition at power on
  - Write prohibition by command code (WRDI)
  - Write prohibition by WP pin
  - Write prohibition block setting by status registers (BP1, BP0)
  - Write mistake prevention function at low voltage
- Data kept for 40 years
- Data rewrite up to 1,000,000 times
- Data at shipment Memory array: FFh, status register WPEN, BP1, BP0: 0

## ● Package W(Typ.) x D(Typ.) x H(Max.)



#### Page write

Page	64Byte
Part Number	BR25S128GUZ-W

## ●BR25S128GUZ-W

Capacity	Bit format	Power source voltage	VCSP35L2
128Kbit	16K×8	1.7V to 5.5V	•

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +6.5	V	
Power Dissipation	Pd	220 (VCSP35L2)	mW	Degradation is done at 4.5mW, for operation above 25°C.
Storage Temperature	Tstg	-65 to +125	°C	
Operating Temperature	Topr	-40 to +85	°C	
Terminal Voltage	-	-0.3 to Vcc+0.3 *1	V	

<sup>\*1</sup> The Max value of Terminal Voltage is not over 6.5V.

● Memory cell characteristics (Ta=25°C, Vcc=1.7V to 5.5V)

Dorometer		Unit		
Parameter	Min.	Тур.	Max.	Unit
Number of data rewrite times *1	1,000,000	-	-	Times
Data hold years *1	40	-	-	Years

<sup>\*1</sup> Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Ratings	Unit
Power source voltage	Vcc	1.7 to 5.5	V
Input voltage	V <sub>IN</sub>	0 to Vcc	V

●Input / output capacity (Ta=25°C, frequency=5MHz)

Parameter	Symbol	Min.	Max.	Unit	Conditions
Input capacity *1	C <sub>IN</sub>	_	8	~F	V <sub>IN</sub> =GND
Output capacity *1	Соит	_	8	p⊦	V <sub>OUT</sub> =GND

<sup>\*1</sup> Not 100% TESTED.

● Electrical characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.7V to 5.5V)

Parameter	Parameter Symbo Limits		Unit	Conditions		
	1	Min.	Тур.	Max.	Offic	Conditions
"H" Input Voltage1	VIH1	0.7xVcc	_	Vcc+0.3	V	1.7≦Vcc≦5.5V
"L" Input Voltage1	VIL1	-0.3	_	0.3xVcc	V	1.7≦Vcc≦5.5V
"L" Output Voltage1	VOL1	0	_	0.4	V	IOL=2.1mA, 2.5≦Vcc<5.5V
"L" Output Voltage2	VOL2	0	_	0.2	V	IOL=1.0mA, 1.7≦Vcc<2.5V
"H" Output Voltage1	VOH1	Vcc-0.2	_	Vcc	V	IOH=-0.4mA, 2.5V≦Vcc<5.5V
"H" Output Voltage2	VOH2	Vcc-0.2	_	Vcc	V	IOH=-100μA, 1.7≦Vcc<2.5V
Input Leakage Current	ILI	-1	_	1	μΑ	V <sub>IN</sub> =0 to Vcc
Output Leakage Current	ILO	-1	_	1	μΑ	V <sub>OUT</sub> =0 to Vcc, CSB=Vcc
	ICC1	_	_	0.5	mA	Vcc=1.8V,fSCK=5MHz, tE/W=5ms Byte Write, Page Write
Operating Current Write	ICC2	_	_	1	mA	Vcc=2.5V,fSCK=10MHz, tE/W=5ms Byte Write, Page Write
	ICC3	_	_	2	mA	Vcc=5.5V,fSCK=10MHz, tE/W=5ms
	1000				1177	Byte Write, Page Write
	ICC4	_	_	1	mA	Vcc=1.8V,fSCK=5MHz, SO=OPEN
					111/1	Read, Read Status Register
	ICC5	_	_	1	mA	Vcc=2.5V,fSCK=2MHz, SO=OPEN
			·	11,7 (	Read, Read Status Register	
	ICC6 -	_	_	1.5	mA	Vcc=2.5V,fSCK=5MHz, SO=OPEN
						Read, Read Status Register
Operating Current Read	ICC7	_	_	2	mA	Vcc=2.5V,fSCK=10MHz, SO=OPEN
						Read, Read Status Register
	ICC8	_	_	2	mA	Vcc=5.5V,fSCK=5MHz, SO=OPEN
						Read, Read Status Register
	ICC9	_	_	4	mA	Vcc=5.5V,fSCK=10MHz, SO=OPEN
						Read, Read Status Register
	ICC10	_	_	8	mA	Vcc=5.5V,fSCK=20MHz, SO=OPEN
						Read, Read Status Register
Standby Current	ISB	_	_	2	μA	Vcc=5.5 <u>V</u> , <u>C</u> SB=Vcc, SCK=SI=Vcc or GND HOLDB=WP=Vcc, SO=OPEN
		l .		1		1

●Operating timing characteristics (Ta=-40°C to +85°C, unless otherwise specified, load capacity C<sub>L</sub>=30pF)

Parameter         Parameter         1.7 ≤ Vcc < 2.5 V Max.	Operating tilling characteristics (1a-	- 70 0 10	+00	o, un	1033 0							y
Min.   Typ.   Max.   Min.   Typ.   Mo.   No.   Mo.   Mo.   Typ.   Mo.   No.   Mo.   No.   Mo.   No.   Mo.   No.   Mo.   No.   No.	Parameter	Symbol	1.7≦	≦Vcc-	<2.5V	1.8≦	1.8≦Vcc<2.5V			2.5≦Vcc≦5.5V		
SCK high time         tsckwh         125         -         80         -         40         -         ns           SCK low time         tsckwl         125         -         80         -         40         -         ns           CSB high time         tcs         250         -         90         -         -         40         -         ns           CSB setup time         tcss         100         -         60         -         -         30         -         -         ns           CSB hold time         tcsh         100         -         60         -         -         30         -         -         ns           SCK setup time         tscks         100         -         50         -         20         -         -         ns           SCK hold time         tsckh         100         -         50         -         20         -         ns           SCK hold time         tbls         30         -         20         -         10         -         ns           SCK hold time         tblh         50         -         20         -         10         -         ns           SI hold time <td>r arameter</td> <td>Cyrribor</td> <td>Min.</td> <td>Тур.</td> <td>Max.</td> <td>Min.</td> <td>Тур.</td> <td>Max.</td> <td>Min.</td> <td>Тур.</td> <td>Max.</td> <td>Offic</td>	r arameter	Cyrribor	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
SCK low time	SCK frequency	fsck	-	-	3	-	-	5	-	-	10	MHz
CSB high time         tCS         250         -         -         90         -         -         40         -         -         ns           CSB setup time         tCSS         100         -         -         60         -         -         30         -         -         ns           CSB hold time         tCSH         100         -         -         60         -         -         30         -         -         ns           SCK setup time         tSCKS         100         -         -         50         -         -         20         -         -         ns           SCK hold time         tSCKH         100         -         -         50         -         -         20         -         -         ns           SI setup time         tDIS         30         -         -         20         -         -         10         -         -         ns           SI setup time         tDIH         50         -         -         20         -         -         10         -         -         ns           SI hold time         tDH         50         -         -         20         -         - <td>SCK high time</td> <td>tsckwh</td> <td>125</td> <td>-</td> <td>-</td> <td>80</td> <td>-</td> <td>-</td> <td>40</td> <td>-</td> <td>-</td> <td>ns</td>	SCK high time	tsckwh	125	-	-	80	-	-	40	-	-	ns
CSB setup time         tcss         100         -         -         60         -         -         30         -         -         ns           CSB hold time         tcsh         100         -         -         60         -         -         30         -         -         ns           SCK setup time         tscks         100         -         -         50         -         -         20         -         -         ns           SCK hold time         tsckh         100         -         -         50         -         -         20         -         -         ns           SCK hold time         tsckh         100         -         -         50         -         -         20         -         -         ns           SI setup time         tbls         30         -         -         20         -         -         10         -         -         ns           SI hold time         tbl         tbl         50         -         20         -         -         40         ns           Output diadlay time         tbl         tol         -         -         20         -         -         0	SCK low time	tsckwl	125	-	-	80	-	-	40	-	-	ns
CSB hold time         tCSH         100         -         -         60         -         -         30         -         -         ns           SCK setup time         tSCKS         100         -         -         50         -         -         20         -         -         ns           SCK hold time         tSCKH         100         -         -         50         -         -         20         -         -         ns           SI setup time         tDIS         30         -         -         20         -         -         10         -         -         ns           SI hold time         tDIH         50         -         -         20         -         -         10         -         -         ns           Data output delay time         tPD         -         -         125         -         -         80         -         -         40         ns           Output hold time         tOH         0         -         -         0         -         -         0         -         -         40         ns           OUTPUB setting setup time         tHFS         100         -         -         0 </td <td>CSB high time</td> <td>tcs</td> <td>250</td> <td>-</td> <td>-</td> <td>90</td> <td>-</td> <td>-</td> <td>40</td> <td>-</td> <td>-</td> <td>ns</td>	CSB high time	tcs	250	-	-	90	-	-	40	-	-	ns
SCK setup time         tscks         100         -         -         50         -         -         20         -         ns           SCK hold time         tsckh         100         -         -         50         -         -         20         -         -         ns           SI setup time         tDIS         30         -         -         20         -         -         10         -         -         ns           SI hold time         tDIH         50         -         -         20         -         -         10         -         -         ns           Data output delay time         tPD         -         -         125         -         -         80         -         -         40         ns           Output hold time         tOH         0         -         -         0         -         -         0         -         -         40         ns           Output disable time         tOZ         -         200         -         -         80         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         20         - <t< td=""><td>CSB setup time</td><td>tcss</td><td>100</td><td>-</td><td>-</td><td>60</td><td>-</td><td>-</td><td>30</td><td>-</td><td>-</td><td>ns</td></t<>	CSB setup time	tcss	100	-	-	60	-	-	30	-	-	ns
SCK hold time         tSCKH         100         -         -         50         -         -         20         -         -         ns           SI setup time         tDIS         30         -         -         20         -         -         10         -         -         ns           SI hold time         tDIH         50         -         -         20         -         -         10         -         -         ns           SI hold time         tDIH         50         -         -         20         -         -         10         -         -         ns           Data output delay time         tPD         -         -         125         -         -         80         -         -         40         ns           Output disable time         tOH         0         -         -         0         -         -         0         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         20         -         -         10         -         -         ns           HOLDB setting hold time         tHRS         100         -         -	CSB hold time	tcsH	100	-	-	60	-	-	30	-	-	ns
SI setup time	SCK setup time	tscks	100	-	-	50	-	-	20	-	-	ns
SI hold time         tDIH         50         -         -         20         -         -         10         -         -         ns           Data output delay time         tPD         -         -         125         -         -         80         -         -         40         ns           Output hold time         toH         0         -         -         0         -         -         0         -         -         40         ns           Output disable time         toO         -         -         0         -         -         0         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         0         -         -         0         -         -         ns           HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         -         ns           HOLDB release setup time         tHRS         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -	SCK hold time	tsckh	100	-	-	50	-	-	20	-	-	ns
Data output delay time         tpD         -         125         -         80         -         -         40         ns           Output hold time         toH         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         0         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         0         -         -         0         -         -         40         ns           HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         -         ns           HOLDB setting hold time         tHRS         100         -         -         20         -         -         10         -         -         ns           HOLDB release setup time         tHRS         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -	SI setup time	tDIS	30	-	-	20	-	-	10	-	-	ns
Output hold time         tOH         0         -         -         0         -         -         0         -         -         ns           Output disable time         tOZ         -         -         200         -         -         80         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         0         -         -         0         -         -         ns           HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         -         ns           HOLDB setting hold time         tHRS         100         -         -         20         -         -         10         -         -         ns           HOLDB release setup time         tHRS         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -         -         40         ns           SCK rise time         *1         tFC         -	SI hold time	tDIH	50	-	-	20	-	-	10	-	-	ns
Output disable time         toz         -         200         -         -         80         -         -         40         ns           HOLDB setting setup time         tHFS         100         -         -         0         -         -         0         -         -         ns           HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         -         ns           HOLDB release setup time         tHRS         100         -         -         0         -         -         0         -         -         ns           HOLDB release setup time         tHRR         100         -         -         0         -         -         0         -         -         ns           HOLDB release setup time         tHRH         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -         -         40         ns           SCK rise time         "1         tFC         -         -	Data output delay time	tPD	-	-	125	-	-	80	-	-	40	ns
HOLDB setting setup time         tHFS         100         -         -         0         -         -         0         -         -         ns           HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         ns           HOLDB release setup time         tHRS         100         -         -         0         -         -         0         -         -         ns           HOLDB release setup time         tHRS         100         -         -         0         -         -         0         -         -         ns           HOLDB release setup time         tHRH         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -         -         40         ns           SCK rise time         *1         tRC         -         -         100         -         -         1         -         -         1         μs           OUTPUT rise time         *1         tRO         -	Output hold time	toh	0	-	-	0	-	-	0	-	-	ns
HOLDB setting hold time         tHFH         100         -         -         20         -         -         10         -         -         ns           HOLDB release setup time         tHRS         100         -         -         0         -         -         0         -         -         ns           HOLDB release hold time         tHRH         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -         -         40         ns           SCK rise time         1         tRC         -         -         100         -         -         80         -         -         40         ns           SCK rise time         1         tRC         -         -         1         -         -         1         -         -         1         μs           OUTPUT rise time         1         tRO         -         -         100         -         -         50         -         -         40         ns	Output disable time	toz	-	-	200	-	-	80	-	-	40	ns
HOLDB release setup time         tHRS         100         -         -         0         -         -         0         -         -         ns           HOLDB release hold time         tHRH         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         tHOZ         -         -         100         -         -         80         -         -         40         ns           SCK rise time         *1         tRC         -         -         100         -         -         80         -         -         40         ns           SCK rise time         *1         tRC         -         -         1         -         -         1         -         -         1         μs           OUTPUT rise time         *1         tRO         -         -         100         -         -         50         -         -         40         ns	HOLDB setting setup time	tHFS	100	-	-	0	-	-	0	-	-	ns
HOLDB release hold time         thRH         100         -         -         20         -         -         10         -         -         ns           Time from HOLDB to output High-Z         thOZ         -         -         100         -         -         80         -         -         40         ns           Time from HOLDB to output change         thPD         -         -         100         -         -         80         -         -         40         ns           SCK rise time         *1         tRC         -         -         1         -         -         1         -         -         1         μs           SCK fall time         *1         tFC         -         -         1         -         -         1         -         -         1         μs           OUTPUT rise time         *1         tFO         -         -         100         -         -         50         -         -         40         ns	HOLDB setting hold time	tHFH	100	-	-	20	-	-	10	-	-	ns
Time from HOLDB to output High-Z  Time from HOLDB to output change  tHPD  100 80 40 ns  SCK rise time  1 tRC 1 1 1 1  μs  SCK fall time  1 tRC 1 1 1 1 μs  OUTPUT rise time  1 tFO 100 50 40 ns	HOLDB release setup time	tHRS	100	-	-	0	-	-	0	-	-	ns
Time from HOLDB to output change tHPD 100 80 40 ns  SCK rise time	HOLDB release hold time	thrh	100	-	-	20	-	-	10	-	-	ns
SCK rise time         *1         tRC         -         -         1         -         -         1         μs           SCK fall time         *1         tFC         -         -         1         -         -         1         μs           OUTPUT rise time         *1         tRO         -         -         100         -         -         50         -         -         40         ns           OUTPUT fall time         *1         tFO         -         100         -         -         50         -         -         40         ns	Time from HOLDB to output High-Z	tHOZ	-	-	100	-	-	80	-	-	40	ns
SCK rise time       tRC       -       -       1       -       -       1       -       -       1       μs         SCK fall time       *1       tFC       -       -       1       -       -       1       -       -       1       μs         OUTPUT rise time       *1       tFO       -       -       100       -       -       50       -       -       40       ns	Time from HOLDB to output change	tHPD	-	-	100	-	-	80	-	-	40	ns
SCK fall time       tFC       -       -       1       -       -       1 $\mu$ s         OUTPUT rise time       *1       tRO       -       -       100       -       -       50       -       -       40       ns         OUTPUT fall time       *1       tFO       -       -       100       -       -       50       -       -       40       ns	SCK rise time	tRC	-	-	1	-	-	1	-	-	1	μs
OUTPUT fall time	SCK fall time	tFC	-	-	1	-	-	1	-	-	1	μs
OUTPUT fall time	OUTPUT rise time	tro	-	-	100	-	-	50	-	-	40	ns
Write time         tE/W         -         -         5         -         -         5         ms	OUTPUT fall time *1	tFO	-	-	100	-	-	50	-	-	40	ns
	Write time	tE/W	-	-	5	_	_	5	_	-	5	ms

<sup>\*1</sup> NOT 100% TESTED

## ●AC measurement conditions

Parameter	Symbol		Unit			
Faiametei	Symbol	Min.	Тур.	Max.	Offic	
Load capacity	$C_L$	-	-	30	рF	
Input rise time	-	-	-	50	ns	
Input fall time	-	-	-	50	ns	
Input voltage	-	0.2	2Vcc/0.8\	/cc	V	
Input / Output judgment voltage	-	0.3	3Vcc/0.7\	/cc	V	

## ●Sync data input / output timing




Figure 1. Input timing

 ${\sf SI}$  is taken into IC inside in sync with data rise edge of  ${\sf SCK}$ . Input address and data from the most significant bit  ${\sf MSB}$ 




Figure 3. HOLD timing





Figure 2. Input / Output timing


SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.

## ●Block diagram



## ●Pin Configuration

## **BOTTOM VIEW**




## ●Pin Descriptions

Terminal name	Input/Output	Function
CSB	Input	Chip select input
SO	Output	Serial data output
WP	Input	Write protect input Write command is prohibited Write status register command is prohibited
GND	-	All input / output reference voltage, 0V
SI	Input	Start bit, ope code, address, and serial data input
SCK	Input	Serial clock input
HOLDB	Input	Hold input  Command communications may be suspended temporarily (HOLD status)
Vcc	-	Power source to be connected

### ● Typical Performance Curves

(The following characteristic data are Typ. Values.)




6 Ta=-40°C 5 Ta=25°C Ta=85°C 4 VIL[X] 3 2 SPEC 1 0 0 1 2 3 4 5 6 Vcc[V]

Figure 4. "H" Input Voltage VIH

(CSB,SCK,SI,HOLDB,WP)

Figure 5. "L" Input Voltage VIL (CSB,SCK,SI,HOLDB,WP)







Figure 6. "L" Output Voltage VOL1(Vcc=2.5V)

Figure 7. "H" Output Voltage VOH1 (Vcc=2.5V)







Figure 8. Input Leak Current ILI (CSB,SCK,SI,HOLDB,WP)

Figure 9. Output Leak Current ILO (SO)






Figure 10. Current consumption at WRITE operation ICC3

Figure 11. Current consumption at READ operation ICC10




Figure 12. Current consumption at standby operation ISB

Figure 13. SCK frequency fSCK





Figure 14. SCK high time tSCKWH

Figure 15. SCK low time tSCKWL







Figure 16. CSB high time tCS

Figure 17. CSB setup time tCSS







Figure 18. CSB hold time tCSH

Figure 19. SI setup time tDIS








Figure 20. SI hold time tDIH

Figure 21. Data output delay time tPD









Figure 23. HOLDB setting hold time tHFH







Figure 24. HOLDB release hold time tHRH

Figure 25. Time from HOLDB to output High-Z tHOZ






Figure 26. Time from HOLDB to output change tHPD

Figure 27. Output rise time tRO




Figure 28. Output fall time tFO

Figure 29. Write cycle time tE/W

#### Features

## OStatus registers

This IC has status register. The status register expresses the following parameters of 8 bits.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Rewrite characteristics and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status register command.

1. Contexture of status register

٠.	Outloade of oldido i	ogioto.							
	Product number	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	BR25S128GUZ-W	WPEN	0	0	0	BP1	BP0	WEN	_ R/B

bit	Memory location	Function
WPEN	EEPROM	WP pin enable / disable designation bit  WPEN=0=invalid  WPEN=1=valid
BP1 BP0	EEPROM	EEPROM write disable block designation bit
WEN	registers	Write and write status register write enable / disable status confirmation bit  WEN=0=prohibited  WEN=1=permitted
_ R/B	registers	Write cycle status (READY / BUSY) status confirmation bit  R/B=0=READY  R/B=1=BUSY

#### 2. Write disable block setting

BP1	BP0	Write disable block	
DFI	DFU	BR25S128GUZ-W	
0	0	None	
0	1	3000h-3FFFh	
1	0	2000h-3FFFh	
1	1	0000h-3FFFh	

$\sim$		_	
( )	W	Ρ	pin

By setting WP=LOW, write command is prohibited. And the write command to be disabled at this moment is WRSR. However, when write cycle is in execution, no interruption can be made.

Product number	WRSR	WRITE
BR25S128GUZ-W	Prohibition possible but WPEN bit "1"	Prohibition impossible

#### OHOLDB pin

By HOLDB pin, data transfer can be interrupted. When SCK="0", by making HOLDB from "1" into"0", data transfer to EEPROM is interrupted. When SCK = "0", by making HOLDB from "0" into "1", data transfer is restarted.

#### ■Command mode

Command	Contents	Ope code	
WREN	Write enable command	0000	0110
WRDI	Write disable command	0000	0100
READ	Read command	0000	0011
WRITE	Write command	0000	0010
RDSR	Read status register command	0000	0101
WRSR	Write status register command	0000	0001

#### Timing chart

1. Write enable (WREN) / disable (WRDI) command




Figure 30. Write enable command




Figure 31. Write disable command

This IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope codes. The respective commands are accepted at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.

When to carry out write command, it is necessary to set write enable status by the write enable command. If write command is input in the write disable status, the command is cancelled. And even in the write enable status, once write command is executed, it gets in the write disable status. After power on, this IC is in write disable status.

#### 2. Read command (READ)




Figure 32. Read command

By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 23-th clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.

#### 3. Write command (WRITE)




Figure 33. Write command

By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 5ms). During tE/W, other than read status register command is not accepted. Set CSB HIGH between taking the last data (D0) and rising the next SCK clock. At the other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without setting CSB HIGH, 2byte or more data can be written for one tE/W. Up to 64 arbitrary bytes can be written. In page write, the insignificant 6 bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

#### 4. Read status register command (RDSR)




Figure 34. Write status register

Write status register command can write data of status register. The data can be written by this command are 3 bits, that is, WPEN (bit7), BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for CSB rise, set CSB HIGH between taking the last data bit (bit0) and the next SCK clock rising. At the other timing, command is cancelled. Write disable block is determined by BP1 BP0, and the block can be selected from 1/4, 1/2, and entire of memory array (Refer to the write disable block setting table.). To the write disabled block, write cannot be made, and only read can be made




Figure 35. Read status register command

#### WP cancel valid area

WP is normally fixed to "H" or "L" for use, but when WP is controlled so as to cancel write status register command, pay attention to the following WP valid timing.

While write status register command is executed, by setting WP = "L" in cancel valid area, command can be cancelled. The area from command ope code to CSB rise at internal automatic write start becomes the cancel valid area. However, once write is started, by any input write cycle cannot be cancelled. WP input becomes Don't Care, and cancellation becomes invalid.




Figure 36. WP valid timing (At inputting WRSR command)

## ●HOLDB pin

By HOLDB pin, command communication can be stopped temporarily (HOLD status). The command communications are carried out when the HOLDB pin is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the HOLDB pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, keep CSB LOW. When it is set CSB=HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

#### Method to cancel each command

#### OREAD, RDSR

· Method to cancel: cancel by CSB = "H".

Ope code	Address	Data	
8 bits	16bits	8 bits	
Cancel available in all areas of read mode			$\rightarrow$

Figure 37. READ cancel valid timing

# Ope code Data 8 bits 8 bits Cancel available in all areas of rdsr mode

Figure 38. RDSR cancel valid timing

## OWRITE, PAGE WRITE

- a : Ope code or address input area Cancellation is available by CSB="H".
- b : Data input area (D7 to D1 input area) Cancellation is available by CSB="H".
- c : Data input area (D0 area)

In this area, cancellation is not available.

When CSB is set HIGH, write starts.

By continuing to input SCK clock without rising CSB,

the command will be page write command.

In page write mode, there is write enable area at every 8 clocks.

d: tE/W area

In the area c, by rising CSB, write starts.

While writting, by any input, cancellation cannot be made.






Figure 39. WRITE cancel valid timing

Note1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.

Note2) If CSB is rised at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to rise in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or more.

#### OWRSR

- a : From ope code to 15-th clock rise Cancellation is available by CSB="H".
- b : From 15-th clock rise to 16-th clock rise (write enable area) In this area, cancellation is not available.

When CSB is set HIGH, write starts.

c : After 16-th clock rise.

Cancellation is available by CSB="H".

However, if write starts (CSB is rised)

in the area b, cancellation cannot be made by any means.

And, by inputting on SCK clock, cancellation cannot be made.




Figure 40. WRSR cancel valid timing

Note1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again

Note2) If CSB is rised at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to rise in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or more.

## OWREN/WRDI

- a: From ope code to 7-th clock rise, cancellation is available by CSB = "H".
- b : Cancellation is not available 7-th clock.




Figure 41. WREN/WRDI cancel valid timing

#### ●I/O peripheral circuits

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

Olnput pin pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller VOL, IOL with considering VIL characteristics of this IC.

#### 1. Pull up resistance




Figure 42. Pull up resistance

$$R_{PU} \ge \frac{V_{CC} - V_{OLM}}{I_{OLM}} \cdots 1$$

$$V_{OLM} \le V_{UE} \cdots 2$$

Example) When Vcc=5V,  $V_{ILE}$ =1.5V,  $V_{OLM}$ =0.4V,  $I_{OLM}$ =2mA, from the equation ①,

$$R_{PU} \ge \frac{5 - 0.4}{2 \times 10^{-3}}$$

$$\therefore R_{PU} \ge 2.3[k\Omega]$$

With the value of Rpu to satisfy the above equation,  $V_{OLM}$  becomes 0.4V or lower, and with  $V_{ILE}$  (=1.5V), the equation ② is also satisfied.

- V<sub>ILE</sub> :EEPROM V<sub>IL</sub> specifications
- V<sub>OLM</sub>:Microcontroller V<sub>OL</sub> specifications
- I<sub>OLM</sub> :Microcontroller I<sub>OL</sub> specifications

And, in order to prevent malfunction or erroneous write at power ON/OFF, be sure to make CSB pull up.

#### 2.Pull down resistance




Figure 43. Pull down resistance

$$R_{PD} \ge \frac{V_{OHM}}{I_{OHM}} \cdots 3$$

$$V_{OHM} \ge V_{IHE} \cdots$$

Example) When  $V_{CC}$ =5V,  $V_{OHM}$ = $V_{CC}$ -0.5V,  $I_{OHM}$ =0.4mA,  $V_{IHE}$ = $V_{CC}$ ×0.7V, from the equation③,

$$R_{PD} \ge \frac{5 - 0.5}{0.4 \times 10^{-3}}$$
$$\therefore R_{PD} \ge 11.3[k\Omega]$$

Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting Vcc/GND level amplitude of signal, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8Vcc / 0.2Vcc is input, operation speed becomes slow.\*1

In order to realize more stable high speed operation, it is recommended to make the values of R<sub>PU</sub>, R<sub>PD</sub> as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of Vcc / GND level.

(\*1 In this case, guaranteed value of operating timing is guaranteed.)

#### OSO load capacity condition

Load capacity of SO output pin affects upon delay characteristic of SO output (Data output delay time, time from HOLDB to High-Z, Output rise time, Output fall time.). In order to make output delay characteristic into better, make SO load capacity small.




Figure 44. SO load capacity of data output delay time tPD

#### OOther cautions

Make the each wire length from the microcontroller to EEPROM input pin same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

## ●Equivalent circuit

OOutput circuit




Figure 45. SO output equivalent circuit

## Olnput circuit




Figure 46. CSB input equivalent circuit




Figure 47. SCK input equivalent circuit




Figure 48. SI input equivalent circuit




Figure 49. HOLDB input equivalent circuit




Figure 50. WP input equivalent circuit

#### Notes on power ON/OFF

OAt standby

Set CSB "H", and be sure to set SCK, SI input "L" or "H". Do not input intermediate electric potantial.

#### OAt power ON/OFF

When Vcc rise or fall, set CSB="H" (=Vcc).

When CSB is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, erroneous write or so. To prevent these, at power ON, set CSB "H". (When CSB is in "H" status, all inputs are canceled.)




Figure 51. CSB timing at power ON/OFF

(Good example) CSB terminal is pulled up to Vcc.

At power OFF, take 10ms or more before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset.

(Bad example) CSB terminal is "L" at power ON/OFF.

In this case, CSB always becomes "L" (active status), and EEPROM may have malfunction or erroneous write owing to noises and the likes.

Even when CSB input is High-Z, the status becomes like this case.

#### OOperating timing after power ON

As shown in Figure 52, at standby, when SCK is "H", even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB "H" status.




Figure 52. Operating timing

## OAt power on malfunction preventing function

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.




Figure 53. Rise waveform

Recommended conditions of t<sub>R</sub>, t<sub>OFF</sub>, Vbot

t <sub>R</sub>	t <sub>OFF</sub>	Vbot
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

## OLow voltage malfunction preventing function

LVCC (Vcc-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.

At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

#### Noise countermeasures

OVcc noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1µF) between IC Vcc and GND. At that time, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

**OSCK** noise

When the rise time of SCK (tRC) is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysterisis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time of SCK (tRC) 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

OWP noise

During execution of write status register command, if there exist noises on WP pin, mistake in recognition may occur and forcible cancellation may result. To avoid this, a Schmitt trigger circuit is built in WP input. In the same manner, a Schmitt trigger circuit is built in CSB input, SI input and HOLDB input too.

#### Cautions on use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is higher than that of GND terminal.

(5) Heat design

In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.

(6) Terminal to terminal short circuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of short circuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.


(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

### Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.

## Ordering Information




## Packaging and forming specification


E2 : Embossed tape and reel (VCSP35L2)

Quantity: Reel of 3000


### ● Physical Dimension Tape and Reel Information

## VCSP35L2(BR25S128GUZ-W)





### Marking Diagram



Revision History

Noticion finatory				
	Date	Revision	Changes	
	19.Jul.2012	001	New Release	

# **Notice**

#### **Precaution on using ROHM Products**

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	СГУССШ
CLASSIV	CLASSIII	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## **Precautions Regarding Application Examples and External Circuits**

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Rev.001

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by ROHM manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G 444358RB 444362FB BR93C46-WMN7TP EEROMH CAT25320YIGT-KK LE24C162-R-E 5962-8751409YA BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3 W60002FT20T CAT24S128C4UTR ZD24C64B-SSGMA0 BL24C04F-RRRC S-25C040A0I-I8T1U AT24C256BY7-YH-T M24C64-DFCT6TPK BR24C21FJ-E2 BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FVJ-WE2 BR24S16FJ-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 CAT24C64C4CTR CHL24C32WEGT3 AT28HC256E-12SU-T AT93C46DY6-YH-T BR24T02FVT-WSGE2 M35B32-WMN6TP M24C64-FMC6TG M24C08-WDW6TP CAT25080VP2IGTQH CAT25020ZIGT-QP CAT24C01VP2I-GT3 CAT93C76BZI-GT3 CAT64LC40WI-T3 CAT25256HU4E-GT3 CAT25128VP2I-GT3 CAT25040VP2I-GT3 CAT25020VP2I-GT3 CAT24C16ZI-G CAT24C05LI-G CAT24C01ZI-G CAT24C05WI-G