## Image Correction ICs

## Image Correction IC for Panel

RoHS
Directive Compliance

BU1523KV
No. 11060 EAT05

## - Description

BU1523KV is an image quality adjustment IC for in-vehicle displays. It can control brightness, contrast, hue, intensity, sharpness, etc. It is equipped with both RGB and YCbCr as input/output interfaces. It also incorporates LVDS output capability with an embedded LVDS transmitter.

## - Features

1) RGB input data format

Width of data bus 24bit
Vertical/horizontal synchronizing and data enable signal
2) RGB output data format

It is the same as the entry format
3) YCbCr input data format

ITU-R BT.656-4 or synchronization signal YCbCr Width of data bus 8bit Vertical/horizontal synchronizing and data field signal Date range conform ITU-R BT. 601 or full range
4) YCbCr output data format The same as the entry format Capable of processing BT. 656 input to generate and output synchronization signal from SAV/EAV
5) RGB IF Image quality adjustment Contrast, Brightness, Hue, Chroma and Sharpness Independent RGB gamma correction
6) YCbCr Image quality adjustment Contrast, Brightness, Hue, Chroma and Sharpness
7) LVDS Transmitter Built-in LVDS transmitter Converts RGB24 bit, vertical/horizontal synchronization signal and data enable inputs into 4ch LVDS data streams
8) 2-line serial interface slave function The register in BU1523KV can be set
9) Package

VQFP100

## -Applications

In-vehicle display etc.

## -Absolute maximum ratings

[Table 1]

| Parameter | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage 1 | VDDIO | $-0.3 \sim+4.0$ | V |
| Supply voltage 2 | VDDI2C | $-0.3 \sim+4.0$ | V |
| Supply voltage 3 | PVDD | $-0.3 \sim+4.0$ | V |
| Supply voltage 4 | LVDD | $-0.3 \sim+4.0$ | V |
| Supply voltage 5 | VDD | $-0.3 \sim+2.1$ | V |
| Input voltage range | VIN | $-0.3 \sim 10 \_$LVL+0.3 | V |
| Storage temperature range | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | PD | $1000^{\star 2}, 1499^{* 3}$ | mW |

*1 IO_LVL is a generic name of VDDIO, VDDI2C
*2 IC only. In the case exceeding $25^{\circ} \mathrm{C}, 10 \mathrm{~mW}$ should be reduced at the rating $1^{\circ} \mathrm{C}$.
*3 When packaging a glass epoxy board of $70 \times 70 \times 1.6 \mathrm{~mm}$. If exceeding $25^{\circ} \mathrm{C}, 14.99 \mathrm{~mW}$ should be reduced at the rating $1^{\circ} \mathrm{C}$

* Has not been designed to withstand radiation.
* Operation is not guaranteed at absolute maximum ratings.


## -Operating conditions

Table 2]

| Parameter | Symbol | Ratings |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply voltage1(IO) | VDDIO | 3.0 | 3.3 | 3.6 | V |
| Supply voltage2(IO) | VDDI2C | 3.0 | 3.3 | 3.6 | V |
| Supply voltage3(PLL) | PVDD | 3.0 | 3.3 | 3.6 | V |
| Supply voltage4(LVDS) | LVDD | 3.0 | 3.3 | 3.6 | V |
| Supply voltage5(CORE) | VDD | 1.65 | 1.8 | 1.95 | V |
| Input voltage range | VIN | 0.0 | - | $1 \mathrm{O}_{-} \mathrm{LVL}^{* 1}$ | V |
| Operating temperature range | Topr | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

*1 IO_LVL is a generic name of VDDIO, VDDI2C.

* Please supply power source in order of VDD $\rightarrow$ (VDDIO, VDDI2C, PVDD,LVDD).



[^0]Fig. 1 Block diagram

## - Terminal Functions • Equivalent circuit diagram

[Table 3 Terminal Functions (1/4)]

| PIN <br> No. | PIN <br> Name | In/Out <br> (*) | Init <br> (*2) | Function Description | PowerSupply System <br> (*4) | I/O Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | BDI4 | 1 | - | RGB B Data [4] input | a | A |
| 2 | BDI5 | 1 | - | RGB B Data [5] input | a | A |
| 3 | BDI6 | 1 | - | RGB B Data [6] input | a | A |
| 4 | BDI7 | 1 | - | RGB B Data [7] input | a | A |
| 5 | RGBHSI | 1 | - | RGB H Sync input | a | A |
| 6 | RGBVSI | 1 | - | RGB V Sync input | a | A |
| 7 | RGBDEI | 1 | - | RGB Data Enable input | a | A |
| 8 | GND | G | - | Ground | $a, b$ | - |
| 9 | RGBCKI | 1 | - | RGB Clock input | a | B |
| 10 | VDDIO | P | - | IO power source | a | - |
| 11 | I2CVDD | P | - | 2-line serial interface IO power source | b | - |
| 12 | SDA | I/O | In | 2-line serial interface data input / output ${ }^{(*)}$ | b | G |
| 13 | SCL | 1 | - | 2-line serial interface clock input | b | H |
| 14 | GND | G | - | Ground | a,b | - |
| 15 | VDDIO | P | - | IO power source | a | - |
| 16 | VDD | P | - | CORE power source | - | - |
| 17 | YDO7/RGBDEO | 0 | Low | BT601 YcbCr data [7] / RGB data output | a | D |
| 18 | YDO6/RGBVSO | 0 | Low | BT601 YcbCr data [6] / RGB V Sync output | a | D |
| 19 | YDO5/RGBHSO | 0 | Low | BT601 YcbCr data [5] / RGB H Sync output | a | D |
| 20 | YDO4/BDO7 | 0 | Low | BT601 YcbCr data [4] / RGB B data [7] output | a | D |
| 21 | YDO3/BDO6 | 0 | Low | BT601 YcbCr data [3] / RGB B data [6] output | a | D |
| 22 | YDO2/BDO5 | 0 | Low | BT601 YcbCr data [2] / RGB B data [5] output | a | D |
| 23 | YDO1/BDO4 | 0 | Low | BT601 YcbCr data [1] / RGB B data [4] output | a | D |
| 24 | YDO0/BDO3 | 0 | Low | BT601 YcbCr data [0] / RGB B data [3] output | a | D |
| 25 | YFLDO/BDO2 | 0 | Low | BT601 Field output / RGB B data [2] output | a | D |

* Fix an unused input pin to GND or VDDIO (Fix SDA and SCL to I2CVDD. TEST0 and TEST1 are excluded.) .
*1) "I" shows the input, "O" shows the output, "I/O" shows the bidirection, "P" shows the power supply, and "G" shows GND.
*2) "PD" shows the pull-down, "In" shows the input mode, and "Low" shows the Low level output.
*4) "a" in the column in the power supply system shows VDDIO, "b" shows I2CVDD, "c" shows LVDD, and "d" shows PVDD.
*6) "SDA" is output at "L" level when usually using it or is in the state of high impedance, and " H " level is not output.
[Table 3 Terminal Functions (2/4)]

| PIN <br> No. | PIN Name | In/Out <br> (*) | $\begin{gathered} \text { Init } \\ (\times 2) \end{gathered}$ | Function Description | Power Supply System <br> (*4) | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 26 | YVSO/BDO1 | 0 | Low | BT601 YcbCr data [1] / RGB V Sync output | a | D |
| 27 | YHSO/BDOO | 0 | Low | BT601 YcbCr data [0] / RGB H Sync output | a | D |
| 28 | GND | G | - | Ground | a,b | - |
| 29 | YCKO/RGBCKO | 0 | Low | BT601 Clock output / RGB Clock output | a | D |
| 30 | VDDIO | P | - | IO power source | a | - |
| 31 | GDO7 | 0 | Low | RGB G data [7] output | a | D |
| 32 | GDO6 | 0 | Low | RGB G data [6] output | a | D |
| 33 | GDO5 | 0 | Low | RGB G data [5] output | a | D |
| 34 | GDO4 | 0 | Low | RGB G data [4] output | a | D |
| 35 | VDDIO | P | - | IO power source | a | - |
| 36 | YCKI/GDO3 | I/O | In | BT656 Clock input / RGB G data [3] output (5) | a | F |
| 37 | GND | G | - | Ground | a,b | - |
| 38 | YHSI/GDO2 | I/O | In | BT656 H Sync input / RGB G data [2] output ${ }^{(5)}$ | a | E |
| 39 | YVSI/GDO1 | I/O | In | BT656 V Sync input / RGB G data [1] output ${ }^{(+5)}$ | a | E |
| 40 | YFLDI/GDO0 | 1/O | In | BT601 Field input / RGB G data [0] output | a | E |
| 41 | VDD | P | - | CORE power source | - | - |
| 42 | YDIO/RDO7 | I/O | In | BT656 Y data [0] input / RGB R data [7] output ${ }^{(+5)}$ | a | E |
| 43 | YDI1/RDO6 | I/O | In | BT656 Y data [1] input / RGB R data [6] output ${ }^{(* 5)}$ | a | E |
| 44 | YDI2/RDO5 | I/O | In | BT656 Y data [2] input / RGB R data [5] output ${ }^{(+5)}$ | a | E |
| 45 | VDDIO | P | - | IO power source | a | - |
| 46 | YDI3/RDO4 | I/O | In | BT656 Y data [3] input / RGB R data [4] output ${ }^{(55)}$ | a | E |
| 47 | YDI4/RDO3 | I/O | In | BT656 Y data [4] input / RGB R data [3] output ${ }^{(* 5)}$ | a | E |
| 48 | YDI5/RDO2 | I/O | In | BT656 Y data [5] input / RGB R data [2] output ${ }^{(* 5)}$ | a | E |
| 49 | YDI6/RDO1 | I/O | In | BT656 Y data [6] input / RGB R data [7] output ${ }^{(* 5)}$ | a | E |
| 50 | YDI7/RDO0 | I/O | In | BT656 Y data [7] input / RGB R data [0] output ${ }^{(* 5)}$ | a | E |

* Fix an unused input pin to GND or VDDIO (Fix SDA and SCL to I2CVDD. TEST0 and TEST1 are excluded.) .
*1) "I" shows the input, "O" shows the output, "I/O" shows the bidirection, "P" shows the power supply, and "G" shows GND.
*2) "PD" shows the pull-down, "In" shows the input mode, and "Low" shows the Low level output.
*4) "a" in the column in the power supply system shows VDDIO, "b" shows I2CVDD, "c" shows LVDD, and "d" shows PVDD.
*5) 36-50 pins direction depends on the modes.
the RGB data output mode: output
the LVDS data output mode: input
[Table 3 Terminal Functions (3/4)]

| $\begin{aligned} & \text { PIN } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | In/Out <br> (*) | Init <br> (*2) | Function Description | Power Supply System <br> (*4) | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 51 | GND | G | - | Ground | a,b | - |
| 52 | I2CDEV | 1 | - | $\mathrm{I}^{2} \mathrm{C}$ device address setting | a | A |
| 53 | RGBMUTE | 1 | - | MUTE signal : High active | a | B |
| 54 | MIR_EN | 1 | - | LVDS data mirror enable : High active | a | A |
| 55 | TESTO | 1 | PD | Test pin $0{ }^{(+3)}$ (Connect to GND) | a | C |
| 56 | TEST1 | 1 | PD | Test pin ${ }^{(+3)}$ (Connect to GND) | a | C |
| 57 | RESETB | 1 | - | Logic reset signal: Low active | a | B |
| 58 | LPDNB | 1 | - | LVDS reset signal: Low active | a | B |
| 59 | VDDIO | P | - | IO power source | a | - |
| 60 | PGND | G | - | PLL ground | d | - |
| 61 | PVDD | P | - | PLL ground | d | - |
| 62 | LGND | G | - | LVDS ground | c | - |
| 63 | TDP | 0 | - | LVDS data output D ch P | c | 1 |
| 64 | TDN | 0 | - | LVDS data output D ch N | c | 1 |
| 65 | TCKP | 0 | - | LVDS clock output P | C | 1 |
| 66 | TCKN | 0 | - | LVDS clock output N | c | 1 |
| 67 | TCP | 0 | - | LVDS data output C ch P | c | 1 |
| 68 | TCN | 0 | - | LVDS data output C ch N | C | 1 |
| 69 | LGND | G | - | LVDS ground | c | - |
| 70 | LVDD | P | - | LVDS power source | C | - |
| 71 | TBP | 0 | - | LVDS data output B ch P | C | 1 |
| 72 | TBN | 0 | - | LVDS data output B ch N | c | 1 |
| 73 | TAP | 0 | - | LVDS data output A ch P | C | 1 |
| 74 | TAN | 0 | - | LVDS data output A ch N | C | 1 |
| 75 | LGND | G | - | LVDS ground | c | - |

* Fix an unused input pin to GND or VDDIO (Fix SDA and SCL to I2CVDD. TEST0 and TEST1 are excluded.) .
*1) "I" shows the input, "O" shows the output, "I/O" shows the bidirection, "P" shows the power supply, and "G" shows GND.
*2) "PD" shows the pull-down, "In" shows the input mode, and "Low" shows the Low level output.
*3) Fix TEST0 and TEST1 to GND (The opening is a prohibition of use)
*4) "a" in the column in the power supply system shows VDDIO, "b" shows I2CVDD, "c" shows LVDD, and "d" shows PVDD.
[Table 3 Terminal Functions (4/4)]

| PIN <br> No. | PIN <br> Name | In/Out <br> (*) | Init <br> (*2) | Function Description | Power Supply System <br> (*4) | I/O Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 76 | GND | G | - | Ground | a,b | - |
| 77 | RDIO | 1 | - | RGB R data [0] input | a | A |
| 78 | RDI1 | 1 | - | RGB R data [1] input | a | A |
| 79 | RDI2 | 1 | - | RGB R data [2] input | a | A |
| 80 | RDI3 | 1 | - | RGB R data [3] input | a | A |
| 81 | RDI4 | 1 | - | RGB R data [4] input | a | A |
| 82 | RDI5 | 1 | - | RGB R data [5] input | a | A |
| 83 | RDI6 | 1 | - | RGB R data [6] input | a | A |
| 84 | RDI7 | 1 | - | RGB R data [7] input | a | A |
| 85 | VDDIO | P | - | IO power source | a | - |
| 86 | GDIO | 1 | - | RGB G data [0] input | a | A |
| 87 | GDI1 | 1 | - | RGB G data [1] input | a | A |
| 88 | GND | G | - | GND | a,b | - |
| 89 | GDI2 | 1 | - | RGB G data [2] input | a | A |
| 90 | GDI3 | 1 | - | RGB G data [3] input | a | A |
| 91 | GDI4 | 1 | - | RGB G data [4] input | a | A |
| 92 | GDI5 | 1 | - | RGB G data [5] input | a | A |
| 93 | GDI6 | 1 | - | RGB G data [6] input | a | A |
| 94 | GDI7 | 1 | - | RGB G data [7] input | a | A |
| 95 | VDD | P | - | CORE power source | - | - |
| 96 | BDIO | 1 | - | RGB B data [0] input | a | A |
| 97 | BDI1 | 1 | - | RGB B data [1] input | a | A |
| 98 | BDI2 | 1 | - | RGB B data [2] input | a | A |
| 99 | BDI3 | 1 | - | RGB B data [3] input | a | A |
| 100 | VDDIO | P | - | IO power source | a | - |

[^1]
[Table 4 (2/2)]

## - Pin configurations



Fig. 2 Pin configurations

## - Electrical characteristics (DC)

[Table 5]


| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
|  |  | Typ. | Max. |  |  |  |
| Input frequency 1 | FIN1 | 8.0 | - | 36.0 | MHz | RGBCKI |
| Input frequency 2 | FIN2 | 8.0 | - | 55.0 | MHz | YCKI |
| Input clock duty | DCKI | 45 | 50 | 55 | $\%$ | RGBCKI, YCKI |
| Operational current | IDD1 | - | 16 | - | mA | 36MHz (VDD) |

* IO_LVL is a generic name of VDDIO, VDDI2C.
(*1) LVDS_RS is a register name controlled with 2-line serial interface.
(*2) VOUT=TAN/P, TBN/P, TCN/P, TDN/P, TCKN/P

TAP



High Level Condition: VOP=H, VOL=L
Low Level Condition: VOP=L, VOL=H
$|\triangle \mathrm{VOD}|=(|\mathrm{VODL}-\mathrm{VODH}|) / 2$



Sweep
GND to LVDD

Fig. 3 LVDS Transmitter characteristic diagram

$X=A, B, C, D$
※Input waveform to the LVDS transmitter block
※Tx0-7 are the data before being serialized by the LVDS transmitter.
Refer to Fig. 8 for the serialized data sequence.
Fig. 4 Input toggle pattern

## - Electric Characteristics (AC)

1. Image quality adjustment data input interface timing


Fig. 5 Data input interface timing
[Table 6]
Unless otherwise specified, VDD=1.80V, VDDIO=3.3V, I2CVDD=3.3V, PVDD $=3.3 \mathrm{~V}, \mathrm{LVDD}=3.3 \mathrm{~V}, \mathrm{GND}=0.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {CKI1 }}$ | RGBCKI Clock Cycle | 27.7 | - | 125 | ns |
| $t_{\text {CKI2 }}$ | YCKI Clock Cycle | 18.1 | - | 125 | ns |
| $\mathrm{~d}_{\text {CKI }}$ | RGB(Y)CKI Clock Duty | 45 | 50 | 55 | $\%$ |
| $\mathrm{t}_{\text {CMS }}$ | RGB(Y)CKI Rise / Fall set-up Time | 6 | - | - | ns |
| $\mathrm{t}_{\text {Cмн }}$ | RGB(Y)CKI Rise / Fall Hold Time | 5 | - | - | ns |

*RGB(Y)CK_POL is an internal register of BU1523KV to determine the polarity of RGB(Y)CKI.

* Ensure to make the total number of 1 line input pixels to YCbCr interface to be even (multiple of 4 , in case of cycles).

2. Image quality adjustment data output interface timing


Fig. 6 Data output interface timing
[Table 7]
Unless otherwise specified, VDD $=1.80 \mathrm{~V}, \mathrm{VDDIO}=12 \mathrm{CVDD}=\mathrm{PVDD}=\mathrm{LVDD}=3.3 \mathrm{~V}, \mathrm{GND}=0.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CKO1}}$ | RGBCKO Clock Cycle | 27.7 | - | 125 | ns |
| $\mathrm{t}_{\mathrm{CKO} 2}$ | YCKO Clock Cycle | 18.1 | - | 125 | ns |
| $\mathrm{d}_{\text {CKO1 }}$ | RGBCKO Clock Duty | 40 | 50 | 60 | \% |
| $\mathrm{d}_{\mathrm{CKO2}}$ | YCKO Clock Duty | 35 | 50 | 65 | \% |
| todv | Output delay R(G, B, Y) DO | - | - | 5 | ns |
| $\mathrm{t}_{\mathrm{OHL}}, \mathrm{t}_{\text {OHH }}$ | Output delay RGB(Y)VSO, RGB(Y)HSO, RENO/YFLDO | - | - | 5 | ns |

* The above figure shows the waveform when RGB(Y)CK_POL= " 1 " is set. When RGB(Y)CK_POL= " 0 " is set, RGB(Y)VSO, RGB(Y)HSO and $R G B(Y) D O$ are output at the falling edge of $R G B(Y) C K O$.

3. LVDS transmitter switching characteristic
[Table 8]
Unless otherwise specified, VDD $=1.80 \mathrm{~V}, \mathrm{VDDIO}=12 \mathrm{CVDD}=\mathrm{PVDD}=\mathrm{LVDD}=3.3 \mathrm{~V}, \mathrm{GND}=0.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{fIN}=36 \mathrm{MHz}$

| Symbol | Description | MIN | TYP | MAX | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tLVT | LDVS Transition Time | - | 0.6 | 1.5 | ns |
| tTOP1 | Output Data Position 0 | -1.2 | 0.0 | +1.2 | ns |
| tTOP0 | Output Data Position 1 | $\frac{\text { tCKI }}{7}-1.2$ | $\frac{\text { tCKI }}{7}$ | $\frac{\text { tCKI }}{7}+1.2$ | ns |
| tTOP6 | Output Data Position 2 | $2 \frac{\text { tCKI }}{7}-1.2$ | $2 \frac{\text { tcKI }}{7}$ | $2 \frac{\text { tCKI }}{7}+1.2$ | ns |
| tTOP5 | Output Data Position 3 | $3 \frac{\text { tCKI }}{7}-1.2$ | $3 \frac{\text { tCKI }}{7}$ | $3 \frac{\text { tCKI }}{7}+1.2$ | ns |
| tTOP4 | Output Data Position 4 | $4 \frac{\text { tCKI }}{7}-1.2$ | $4 \frac{\text { tCKI }}{7}$ | $4 \frac{\text { tCKI }}{7}+1.2$ | ns |
| tTOP3 | Output Data Position 5 | $5 \frac{\text { tCKI }}{7}-1.2$ | $5 \frac{\text { tCKI }}{7}$ | $5 \frac{\text { tCKI }}{7}+1.2$ | ns |
| tTOP2 | Output Data Position 6 | $6 \frac{\text { tCKI }}{7}-1.2$ | $6 \frac{\text { tCKI }}{7}$ | $6 \frac{\text { tCKI }}{7}+1.2$ | ns |
| tPLL | Phase Locked Loop Set Time | - | - | 10.0 | ms |

## LVDS Output



LVDS Output Load


Fig. 7 LVDS Output AC Timing diagram 1


Fig. 8 LVDS Output AC Timing diagram 2


* POWER shows VDDIO, I2CVDD, VDD, LVDD, PVDD
* CLKIN is a clock input to the LVDS transmitter.

Fig. 9 LVDS Phase Locked Loop Set Time

## 4. 2-line serial interface timing



Fig. 10 2-line serial interface timing
[Table 9]
Unless otherwise specified, VDD=1.80V, VDDIO=3.3V, I2CVDD=3.3V, PVDD=3.3V, LVDD=3.3V, GND=0.0V, $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Description | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ScL }}$ | SDL clock frequency | 0 | - | 400 | kHz |
| $\mathrm{thd}_{\text {; STA }}$ | Holding time(Repetition) "START" Condition After this period, the first clock pulse is generated. | 0.6 | - | - | $\mu \mathrm{s}$ |
| tıow | Low period of SDL clock | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HIGH}}$ | High period of SDL clock | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Su; }}$ STA | Setup time of repetition "START" condition | 0.6 | - | - | $\mu s$ |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | Data hold time | 0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {Su; }{ }_{\text {dat }}}$ | Data setup time | 100 | - | - | ns |
| $\mathrm{t}_{\text {su; }}$; ${ }^{\text {sto }}$ | Setup time of 'STOP' condition | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BuF }}$ | 'Bus free time between STOP' condition and 'START' condition | 1.3 | - | - | $\mu \mathrm{s}$ |

## -Operation explanation of each block

1. Image quality adjustment of RGB interface

It adjusts image quality input through 24 -bit RGB interface.
The supported I/O interface consists of 24-bit data, vertical synchronization signal, horizontal synchronization signal and data enable signal. It converts 24 -bit RGB into YCbCr 444 and makes adjustment on the contrast, brightness, sharpness, hue and intensity in the YCbCr space. The contrast, brightness and sharpness are adjusted against the luminance (Y) component and the hue and intensity are adjusted against the color difference ( CbCr ) component. In addition to the image quality adjustment in the YCbCr space, it is also equipped with the RGB independent gamma correction capability in the RGB space. Converting YCbCr444 to 24-bit RGB, gamma correction is made to each of the RGB components. 16 gamma curve points can be set and the intervals between those set points are linearly interpolated. When the RGBMUTE terminal is set to "High" level, the RGB output data will be all " 0 " from the next frame.
2. Image quality adjustment of YUV

It adjusts image quality input through YCbCr422 interface.
The supported I/O interfaces are ITU-R BT.656-4 and YCbCr with synchronization signal (complied with ITU-R BT.601). When the input is ITU-R BT.656-4, the output can be selected from ITU-R BT.656-4 and YCbCr with synchronization signal. However, when the input is YCbCr with synchronization signal, the output can only be YCbCr with synchronization signal. It makes adjustment on the contrast, brightness, sharpness, hue and intensity in the YCbCr space. The contrast, brightness and sharpness are adjusted against the luminance ( Y ) component and the hue and intensity are adjusted against the color difference ( CbCr ) component.

## 3. LVDS transmitter

It outputs high-speed serial data for image quality adjustment of RGB interface in LVDS format. The data mapping to be output in the LVDS format can be changed by the register setting. When the LPDNB terminal is set to "Low" level, the LVDS transmitter part will go into power down mode. The LVDS output will become Hi-Z status.

## 4. 2-line serial interface

2-line serial interface slave function is embedded. The registers are accessed through this interface. The slave address is 46 (in 7 -bit notation) when I2CDEV $=0$ and 47 h (in 7 -bit notation) when I2CDEV $=1$. The sub address is automatically incremented when consecutively accessed twice or more in read or write operation. * Slave address of 46h and 47h are in hexadecimal. * Fig. 11 depicts the status when I2CDEV=0.


Data sending and receiving waveform


Fig. 11 2-line serial interface format

## - Example of application circuit


*1: Recommended Parts: F.Bead: BLM18A-Series (Murata Manufacturing)
*2: If LVDS_RS is tied to " 1 ", LVDS swing is 350 m V. If LVDS_RS is tied to " 0 ", LVDS swing is 200 m V.
Fig. 12 BU1523KV System connection Diagram

The above figure is an example of system connection for reference only and not intended to guarantee operation.

## -Procedure for turning on power supply

Follow the power-on sequence of VDD $\rightarrow$ (VDDIO, I2CVDD, PVDD, LVDD) as depicted in Fig.13. The timing for power-on sequence is shown in Table 10 however, it is recommended to make the intervals of tpwuvz, tpwuv and tpwuvl as short as possible. Until after voltage is applied to all the power sources, the levels of all the input pins are fixed and the low level is input onto RESETB, the internal status and pins remain unstable. Remove the reset after inputting the clock (RGBCKI, YCKI). When the clock (RGBCKI, YCKI) is to be temporarily halted during the operation, apply the reset after the clock (RGBCKI, YCKI) stopped to fix the operation, then follow the power-on sequence and remove the reset after inputting the clock (RGBCKI, YCKI). 2-line serial interface is enabled for communication after the reset (RESETB) is removed. However, racing may be caused if the rising edge of the reset (RESETB) signal and the signal change of 2 -line serial interface occur at the same time. Ensure not to allow the rising edge of the reset (RESETB) signal and the signal change of 2 -line serial interface to occur at the same time. Design the system to avoid racing and system malfunction when the internal status and pins are unstable.

* The reset is also possible by the software reset (SRST_R_IP, SRST_Y_IP, SRST_LVDS).


Fig. 13 Power supply input procedure (Min level is power-supply voltage lower bound of recommended range.)
[Table 10 Recommended value at time to turn on power supply]

| Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| $t_{\text {PWUV2 }}$ | 0 | 50 | ms |
| $t_{\text {PWUV }}$ | 0 | 50 | ms |
| $t_{\text {PWUVL }}$ | 0 | 50 | ms |
| $t_{\text {UNCV2 }}$ | 0 | 1 | ms |
| $t_{\text {UNCV }}$ | 0 | 1 | ms |
| $\mathrm{t}_{\text {RR }}$ | 1 | - | ms |
| $\mathrm{t}_{\mathrm{CR}}$ | 0.1 | - | ms |

The power-off sequence is reverse of the power-on sequence, in the order of (VDDIO, I2CVDD, PVDD, LVDD) $\rightarrow$ VDD as depicted in Fig.14. The timing for power-off sequence is shown in Table 11, however, it is recommended to make the intervals of tpwov2m, tpwov and tpwDVL as short as possible.
Note that turning off from the VDD (Power to the internal CORE) makes the internal status and pin status unstable.


Fig. 14 Power-off procedure (Min level is power-supply voltage lower bound of recommended range of motion.)
[Table 11 Power-off time recommended value]

| Item | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| tpwDV2 | 0 | 50 | ms |
| tpwDV | 0 | 50 | ms |
| tpwDVL | 0 | 50 | ms |

## -PCB Design Guideline for LVDS

- Interconnecting media between Transmitter and Receiver (i.e.PCB trace, connector, and cable) should be well balanced. (Keep all these differential impedance and the length of media as same as possible.).
- Locate by -pass capacitors adjacent to the device pins as close as possible.
- Minimize the distance between traces of a pair. (S1) to maximize common mode rejection. See following figure.
- Place adjacent LVDS trace pair at least twice (>2 x S1) as far away.
- Avoid 90 degree bends.
- Minimize the number of VIA on LVDS traces.
- Match impedance of PCB trace, connector, media (cable) and termination to minimize reflections (emissions) for cabled applications (typically 100 Differential mode characteristic impedance).


Fig. 15 PCB Design Guideline for LVDS

## - Notes for use

(1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.
(2) Recommended Operating conditions

These conditions represent a range within which characteristics can be provided approximately as expected. The electrical characteristics are guaranteed under the conditions of each parameter.
(3) Reverse connection of power supply connector

The reverse connection of power supply connector can break down ICs. Take protective measures against the breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC's power supply terminal.
(4) Power supply line

Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines. In this regard, for the digital block power supply and the analog block power supply, even though these power supplies has the same level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns. For the GND line, give consideration to design the patterns in a similar manner. Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal. At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the constant.
(5) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.
(6) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.
(7) Operation in strong electromagnetic field Be noted that using ICs in the strong electromagnetic field can malfunction them.
(8) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.
(9) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.
(10) Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.
(11) External capacitor

In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.
(12) Rush current

For ICs with more than one power supply, it is possible that rush current may flow instantaneously due to the internal powering sequence and delays. Therefore, give special consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of wiring.

## - Ordering part number



Part No.
Part No.
Package KV:VQFP100


Packaging and forming specification E2: Embossed tape and reel

VQFP100


## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{(N o t e}{ }^{1}$ ), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl 2 , $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Video ICs category:
Click to view products by ROHM manufacturer:
Other Similar products are found below :
M21328G-12 TW2964-LA2-CR TW9903-FB TW9919-PE1-GR ADV8003KBCZ-7T PI3HDX511DZLEX M23428G-33 PI7VD9008ABHFDE ADV7186BBCZ-TL ADV7186BBCZ-T-RL ADV8003KBCZ-7C PI3VDP411LSAZBEX PI3VDP411LSTZBEX M23145G-14 PI3VDP411LSRZBEX PI3HDX511EZLSEX BH76912GU-E2 CM5100-01CP TVP5160PNP TVP5151PBSR BA7603F-E2 BH76361FV-E2 MU82645DES S LM6B BH76106HFV-TR BH76206HFV-TR ADV7179WBCPZ ADV7611BSWZ-P-RL ADV7180KCP32Z ADV7180WBCP32Z ADV7280KCPZ ADV7280WBCPZ-M ADV7281WBCPZ-MA ADV7283WBCPZ ADV7283BCPZ ADV7282WBCPZ-M ADV7280KCPZ-M ADV7280WBCPZ ADV7180KCP32Z-RL ADV7282AWBCPZ ADV7182AWBCPZ AD723ARUZ ADV7611BSWZ ADV7181DWBCPZ-RL ADV7173KSTZ-REEL ADV7180WBST48Z-RL ADA44113ARQZ ADA4411-3ARQZ-R7 ADA4417-3ARMZ ADA4417-3ARMZ-R7 ADA4424-6ARUZ


[^0]:    *Change their modes with register setting.

[^1]:    * Fix an unused input pin to GND or VDDIO (Fix SDA and SCL to I2CVDD. TEST0 and TEST1 are excluded.) .
    *1) "I" shows the input, "O" shows the output, "I/O" shows the bidirection, "P" shows the power supply, and " $G$ " shows GND.
    *2) "PD" shows the pull-down, "In" shows the input mode, and "Low" shows the Low level output.
    *4) "a" in the column in the power supply system shows VDDIO, "b" shows I2CVDD, "c" shows LVDD, and "d" shows PVDD.

