

# Low Duty LCD Segment Driver for Automotive Application

BU91797xxx-M Series MAX 144 Segments (SEG36×COM4)

#### **General Description**

BU91797MUF-M and BU91797FUV-M are a 1/4 duty general-purpose LCD driver that can be used for automotive applications and can drive up to 144 LCD Segments.

It can support operating temperature of up to +105°C and qualified for AEC-Q100 Grade2, as required for automotive applications.

Wettable flank QFN package is suitable for small footprint applications and provides significant advantages in inspectability and solder joint reliability.

#### **Features**

- AEC-Q100 Qualified (Note)
- Integrated RAM for Display Data (DDRAM): 36 x 4 bit (Max 144 Segment)
- LCD Drive Output:
- 4 Common Output, Max 36 Segment Output
- Integrated Buffer AMP for LCD Driving
- Integrated Oscillator Circuit
- No External Components
- Low Power Consumption Design

(Note) Grade 2

#### **Applications**

- Instrument Clusters
- Climate Controls
- Car Audios / Radios
- Metering
- White Goods
- Healthcare Products
- Battery Operated Applications

etc.

#### **Typical Application Circuit**

#### **Key Specifications**


■ Supply Voltage Range: +2.5V to +6.0V
■ Operating Temperature Range: -40°C to +105°C
■ Max Segments: 144Segments
■ Display Duty: 1/4
■ Bias: 1/3
■ Interface: 2wire Serial Interface


#### **Special Characteristics**

■ ESD(HBM): ±2000V
■ Latch-up Current: ±100mA

#### **Package**

W (Typ) x D (Typ) x H (Max)






Internal Clock Mode

Figure 1. Typical Application Circuit

#### **Block Diagram / Pin Configuration / Pin Description**

#### **BU91797MUF-M**



COM1 37 24 SEG24 38 23 SEG23 SEG22 сомз 39 22 VLCD SEG21 21 VDD 41 20 SEG20 **EXT-PAD** vss 42 19 SEG19 TEST1 SEG18 43 18 OSCIN SEG17 45 16 46 SDA 15 SEG15 SEG14 47 14 SEG0 48 13 SEG13

Figure 2. Block Diagram

Figure 3. Pin Configuration (TOP VIEW)


Table 1. Pin Description

| Pin Name      | Pin No.        | I/O | Function  | Handling when unused |
|---------------|----------------|-----|---|----------------------|
| TEST1         | 43             | I   | Test input (ROHM use only) Must be connected to VSS   | VSS                  |
| TEST2         | 47             | I   | POR enable setting VDD: POR disenable (Note 1) VSS: POR enable  | VSS                  |
| OSCIN         | 44             | I   | External clock input External clock and Internal clock can be selected by command Must be connected to VSS when using internal oscillator | VSS                  |
| SDA           | 46             | I/O | Serial data in-out terminal   | -                    |
| SCL           | 45             | I   | Serial clock terminal   | -                    |
| VSS           | 42             | -   | GND   | -                    |
| VDD           | 41             | -   | Power supply  | -                    |
| VLCD          | 40             | -   | Power supply for LCD driving  | -                    |
| SEG0 to SEG35 | 1 to 35,<br>48 | 0   | SEGMENT output for LCD driving  | OPEN                 |
| COM0 to COM3  | 36 to 39       | 0   | COMMON output for LCD driving   | OPEN                 |
| EXT-PAD       | (Note 2)       | -   | Substrate   | OPEN/VSS             |

(Note 1) This function is guaranteed by design, not tested in production process. Software Reset is necessary to initialize IC in case of TEST2=VDD. (Note 2) To radiate heat, Contact a board with the EXT-PAD which is located at the bottom side of VQFN48FV7070 package.

Supply VSS level or Open state as the input condition for this PAD.

# Block Diagram / Pin Configuration / Pin Description – continued BU91797FUV-M



SEG30 SEG31 SEG32 SEG29 SEG28
SEG27
SEG26 SEG33 SEG34 SEG35 SEG25 сомо COM1 SEG23 COM2 SEG22
SEG21
SEG20
SEG19
SEG18
SEG17 COM3 VLCD \_\_\_\_ VDD VSS TEST1 OSCIN SEG16 SCL SEG15 SDA TEST2 SEG13 SEG0 SEG12
SEG11
SEG10 SEG1 SEG2 SEG3 SEG4 SEG9 SEG8 SEG5 SEG6

Figure 4. Block Diagram

Figure 5. Pin Configuration (TOP VIEW)

Table 2. Pin Description

| Pin Name      | Pin No.             | I/O | Function  | Handling when unused |
|---------------|---------------------|-----|---|----------------------|
| TEST1         | 13                  | ı   | Test input (ROHM use only) Must be connected to VSS   | VSS                  |
| TEST2         | 17                  | I   | POR enable setting VDD: POR disenable (Note) VSS: POR enable  | VSS                  |
| OSCIN         | 14                  | I   | External clock input External clock and Internal clock can be selected by command Must be connected to VSS when using internal oscillator | VSS                  |
| SDA           | 16                  | I/O | Serial data in-out terminal   | -                    |
| SCL           | 15                  | 1   | Serial clock terminal   | -                    |
| VSS           | 12                  | -   | GND   | -                    |
| VDD           | 11                  | -   | Power supply  | -                    |
| VLCD          | 10                  | -   | Power supply for LCD driving  | -                    |
| SEG0 to SEG35 | 18 to 48,<br>1 to 5 | 0   | SEGMENT output for LCD driving  | OPEN                 |
| COM0 to COM3  | 6 to 9              | 0   | COMMON output for LCD driving   | OPEN                 |

(Note) This function is guaranteed by design, not tested in production process. Software Reset is necessary to initialize IC in case of TEST2=VDD.

**Absolute Maximum Ratings (VSS=0V)** 

| Parameter                     | Symbol          | Ratings                  | Unit | Remarks           |
|-------------------------------|-----------------|--------------------------|------|-------------------|
| Maximum Voltage1              | um Voltage1 VDD |                          | V    | Power Supply      |
| Maximum Voltage2              | VLCD            | -0.5 to VDD              | V    | LCD Drive Voltage |
| Dower Dissipation             | Dα              | 0.93 <sup>(Note 1)</sup> | W    | BU91797MUF-M      |
| Power Dissipation             | Pd -            | 0.64 <sup>(Note 2)</sup> | W    | BU91797FUV-M      |
| Input Voltage Range           | V <sub>IN</sub> | -0.5 to VDD+0.5          | V    |                   |
| Operational Temperature Range | Topr            | -40 to +105              | °C   |                   |
| Storage Temperature Range     | Tstg            | -55 to +125              | °C   |                   |

(Note 1) Derate by 9.3mW/°C when operating above Ta=+25°C (when mounted in ROHM's standard board).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta=-40°C to +105°C, VSS=0V)

| Doromotor             | Symbol | Ratings |     |         | Lloit | Domarka                            |
|-----------------------|--------|---------|-----|---------|-------|------------------------------------|
| Parameter             | Symbol | Min     | Тур | Max     | Unit  | Remarks                            |
| Power Supply Voltage1 | VDD    | 2.5     | -   | 6.0     | V     | Power Supply                       |
| Power Supply Voltage2 | VLCD   | 0       | -   | VDD-2.4 | V     | LCD Drive Voltage, VDD-VLCD ≥ 2.4V |

#### **Electrical Characteristics**

DC Characteristics (VDD=2.5V to 6.0V, VLCD=0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

| Parameter                    |                     | Cumbal           |        | Limits |         | Unit | Conditions  |  |
|------------------------------|---------------------|------------------|--------|--------|---------|------|---|--|
|                              |                     | Symbol           | Min    | Тур    | Max     | Unit | Conditions  |  |
| "H" Level Input Vo           | Itage               | VIH              | 0.7VDD | -      | VDD     | V    | SDA, SCL, OSCIN   |  |
| "L" Level Input Vol          | tage                | V <sub>IL</sub>  | VSS    | -      | 0.3VDD  | V    | SDA, SCL, OSCIN   |  |
| "H" Level Input Cu           | rrent               | Іін              | -      | -      | 1       | μΑ   | SDA, SCL, OSCIN <sup>(Note 3)</sup> , TEST2   |  |
| "L" Level Input Cu           | rrent               | I₁∟              | -1     | -      | -       | μΑ   | SDA, SCL, OSCIN, TEST2  |  |
| SDA "L" Level Output Voltage |                     | Vol_sda          | 0      | -      | 0.4     | V    | Iload = 3mA   |  |
| LCD Driver On                | SEG                 | Ron              | - 3    |        | -       | kΩ   | · Iload=±10µA   |  |
| Resistance                   | COM                 | Ron              | -      | 3      | -       | kΩ   | - noad=±10μA  |  |
| VLCD Supply Volta            | VLCD Supply Voltage |                  | 0      | -      | VDD-2.4 | V    | VDD-VLCD≥2.4V   |  |
| Standby Current              |                     | I <sub>DD1</sub> | -      | -      | 5       | μΑ   | Display off, Oscillation off  |  |
| Power Consumption            |                     | I <sub>DD2</sub> | -      | 12.5   | 30      | μΑ   | VDD=3.3V, VLCD=0V, Ta=+25°C<br>Power save mode1, FR=71Hz<br>1/3 bias, Frame inverse |  |

(Note 3) For external clock mode only.

<sup>(</sup>Note 2) Derate by 6.4mW/°C when operating above Ta=+25°C (when mounted in ROHM's standard board).

#### **Electrical Characteristics – continued**

Oscillation Characteristics (VDD=2.5V to 6.0V, VLCD=0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

| Parameter                | Symbol            |      |      |      | Unit  | Conditions   |
|--------------------------|-------------------|------|------|------|-------|--|
| Farameter                | Symbol            | Min  | Тур  | Max  | Ullit | Conditions   |
| Frame Frequency1         | f <sub>CLK1</sub> | 56   | 80   | 112  | Hz    | FR = 80Hz setting,<br>VDD=2.5V to 6.0V, Ta=-40°C to +105°C |
| Frame Frequency2         | f <sub>CLK2</sub> | 70   | 80   | 90   | Hz    | FR = 80Hz setting, VDD=3.3V,<br>Ta=+25°C                   |
| Frame Frequency3         | f <sub>CLK3</sub> | 77.5 | 87.5 | 97.5 | Hz    | FR = 80Hz setting, VDD=5.0V,<br>Ta=+25°C                   |
| Frame Frequency4         | f <sub>CLK4</sub> | 67.5 | 87.5 | 108  | Hz    | FR = 80Hz setting, VDD=5.0V,<br>Ta=-40°C to +105°C         |
| External Clock Rise Time | tr                | -    | -    | 0.3  | μs    |  |
| External Clock Fall Time | tf                | -    | -    | 0.3  | μs    | External clock mode (OSCIN) (Note)                         |
| External Frequency       | fexclk            | 15   | -    | 300  | kHz   | External clock mode (OSCIN) (*****)                        |
| External Clock Duty      | t <sub>DTY</sub>  | 30   | 50   | 70   | %     |  |

(Note) <Frame frequency calculation at external clock mode>

DISCTL 80HZ setting: Frame frequency [Hz] = external clock [Hz] / 512

DISCTL 71HZ setting: Frame frequency [Hz] = external clock [Hz] / 576

DISCTL 64HZ setting: Frame frequency [Hz] = external clock [Hz] / 648

DISCTL 53HZ setting: Frame frequency [Hz] = external clock [Hz] / 768

#### [Reference Data]




Figure 6. Frame Frequency Typical Temperature Characteristics

#### **Electrical Characteristics - continued**

MPU interface Characteristics (VDD=2.5V to 6.0V, VLCD=0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

| Parameter                  | Cumbal           | Limits |     |     | Unit  | Conditions |
|----------------------------|------------------|--------|-----|-----|-------|------------|
| Farameter                  | Symbol           | Min    | Тур | Max | Offic | Conditions |
| Input Rise Time            | tr               | -      | -   | 0.3 | μs    |            |
| Input Fall Time            | tf               | -      | -   | 0.3 | μs    |            |
| SCL Cycle Time             | tscyc            | 2.5    | -   | -   | μs    |            |
| "H" SCL Pulse Width        | t <sub>SHW</sub> | 0.6    | -   | -   | μs    |            |
| "L" SCL Pulse Width        | tslw             | 1.3    | -   | -   | μs    |            |
| SDA Setup Time             | tsps             | 100    | -   | -   | ns    |            |
| SDA Hold Time              | tsdh             | 100    | -   | -   | ns    |            |
| Buss Free Time             | t <sub>BUF</sub> | 1.3    | -   | -   | μs    |            |
| START Condition Hold Time  | thd;sta          | 0.6    | -   | -   | μs    |            |
| START Condition Setup Time | tsu;sta          | 0.6    | -   | -   | μs    |            |
| STOP Condition Setup Time  | tsu;sto          | 0.6    | -   | -   | μs    |            |




Figure 7. Interface Timing

#### I/O Equivalence Circuit





Figure 8 I/O Equivalence Circuit

#### **Application Example**



Internal Clock Mode




Figure 9. Example of Application Circuit

#### **Functional Descriptions**

#### Command / Data Transfer Method

BU91797MUF-M and BU91797FUV-M are controlled by 2wire signal (SDA, SCL).




Figure 10. 2 wire Command / Data Transfer Format

It is necessary to generate START and STOP condition when sending command or Display Data through this 2 wire serial interface.




Figure 11. Interface Protcol

Slave Address = "01111100": Write Mode

The following procedure shows how to transfer command and Display Data.

- (1) Generate "START condition".
- (2) Issue Slave Address.
- (3) Transfer command and Display Data.
- (4) Generate "STOP condition"

#### Acknowledge (ACK)

Data format is comprised of 8 bits, Acknowledge bit is returned after sending 8-bit data.

After the transfer of 8-bit data (Slave Address, Command, Display Data), release the SDA line at the falling edge of the 8th clock. The SDA line is then pulled "Low" until the falling edge of the 9th clock SCL.

(Output cannot be pulled "High" because of open drain NMOS).

If acknowledge function is not required, keep SDA line at "Low" level from 8th falling edge to 9th falling edge of SCL.




Figure 12. Acknowledge Timing

#### **Command Transfer Method**


Issue Slave Address ("01111100") after generating "START condition".

The 1st byte after Slave Address always becomes command input.

MSB ("command or data judge bit") of command decide to next data is command or Display Data.

When set "command or data judge bit"='1', next byte will be command.

When set "command or data judge bit"='0', next byte data is Display Data.



It cannot accept input command once it enters into Display Data transfer state.

In order to input command again it is necessary to generate "START condition".

If "START condition" or "STOP condition" is sent in the middle of command transmission, command will be cancelled.


If Slave Address is continuously sent following "START condition", it remains in command input state. "Slave Address" must be sent right after the "START condition".

When Slave Address cannot be recognized in the first data transmission, no Acknowledge bit is generated and next transmission will be invalid. When data is invalid status, if "START condition" is transmitted again, it will return to valid status.

Consider the MPU interface characteristic such as Input rise time and Setup/Hold time when transferring command and data (Refer to MPU Interface Characteristics).

#### Write Display and Transfer Method


BU91797MUF-M and BU91797FUV-M have Display Data RAM (DDRAM) of 36×4=144bit. The relationship between data input and Display Data, DDRAM Data and address are as follows:



8-bit data is stored in DDRAM. ADSET command specifies the address to be written, and address is automatically incremented in every 4-bit data.

Data can be continuously written in DDRAM by transmitting data continuously.

When RAM data is written successively, after writing RAM data to 23h (SEG35), the address is returned to 00h (SEG0) by the auto-increment function.



Display Data is written to DDRAM every 4-bit data.

No need to wait for ACK bit to complete data transfer.

#### Oscillator

The clock signals for logic and analog circuit can be generated from internal oscillator or external clock. If internal oscillator circuit is used, OSCIN must be connected to VSS level.

When using external clock mode, input external clock to OSCIN terminal after ICSET command setting.



Figure 13. Internal Clock Mode

Figure 14. External Clock Mode

#### **LCD Driver Bias Circuit**

BU91797MUF-M and BU91797FUV-M generate LCD driving voltage with on-chip Buffer AMP.

And it can drive LCD at low power consumption.

Line or frame inversion can be set by DISCTL command.

Refer to the "LCD Driving Waveform" for each LCD bias setting.

#### **Blink Timing Generator**

BU91797MUF-M and BU91797FUV-M have Blink function.

Blink mode is asserted by BLKCTL command.

The Blink frequency varies depending on fclk characteristics at internal clock mode.

Refer to Oscillation Characteristics for fclk.

#### **Reset Initialize Condition**

Initial condition after executing Software Reset is as follows.

- Display is OFF.
- DDRAM address is initialized (DDRAM Data is not initialized).

Refer to **Command Description** for initial value of registers.

#### **Command / Function List**

Description List of Command / Function

| No. | Command                   | Function  |  |  |
|-----|---------------------------|---|--|--|
| 1   | Set IC Operation (ICSET)  | Software Reset, internal/external clock setting |  |  |
| 2   | Display Control (DISCTL)  | Frame frequency, power save mode setting        |  |  |
| 3   | Address Set (ADSET)       | DDRAM address setting (00h to 23h)              |  |  |
| 4   | Mode Set (MODESET)        | Display on/off, 1/3bias setting                 |  |  |
| 5   | Blink Control (BLKCTL)    | Blink off/0.5Hz/1Hz/2Hz Blink setting           |  |  |
| 6   | All Pixel Control (APCTL) | All pixels on/off during DISPON                 |  |  |

#### **Detailed Command Description**

D7 (MSB) is a command or data judgment bit. Refer to <u>Command / Data Transfer Method</u>.

C: 0: Next byte is RAM write data.

1: Next byte is command.

#### **Set IC Operation (ICSET)**

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 0  | 1  | P2 | P1 | P0  |

P2: MSB data of DDRAM address. Refer to "ADSET" command.

Set software reset execution.

| Setup                      | P1 |
|----------------------------|----|
| Software Reset Not Execute | 0  |
| Software Reset Execute     | 1  |

When "Software Reset" is executed, BU91797MUF-M and BU91797FUV-M are reset to initial condition.

(Refer to Reset initialize condition)

Don't set Software Reset (P1) with P2, P0 at the same time.

#### Set oscillator mode

| Setup          | P0 | Reset initialize condition |  |  |
|----------------|----|----------------------------|--|--|
| Internal clock | 0  | 0                          |  |  |
| External clock | 1  | -                          |  |  |

Internal clock mode: OSCIN must be connected to VSS level. External clock mode: Input external clock to OSCIN terminal.

<Frame frequency Calculation at external clock mode>

DISCTL 80Hz setting: Frame frequency [Hz] = external clock [Hz] / 512
DISCTL 71Hz setting: Frame frequency [Hz] = external clock [Hz] / 576
DISCTL 64Hz setting: Frame frequency [Hz] = external clock [Hz] / 648
DISCTL 53Hz setting: Frame frequency [Hz] = external clock [Hz] / 768




Figure 15. OSC MODE Switch Timing

#### **Display Control (DISCTL)**

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 0  | 1  | P4 | P3 | P2 | P1 | P0  |

#### Set Power save mode FR.

| Setup                    | P4 | P3 | Reset initialize condition |
|--------------------------|----|----|----------------------------|
| Normal mode (80Hz)       | 0  | 0  | 0                          |
| Power save mode 1 (71Hz) | 0  | 1  | -                          |
| Power save mode 2 (64Hz) | 1  | 0  | -                          |
| Power save mode 3 (53Hz) | 1  | 1  | -                          |

Power consumption is reduced in the following order:

Normal mode > Power save mode1 > Power save mode 2 > Power save mode 3

#### Set LCD drive waveform.

| Setup           | P2 | Reset initialize condition |  |  |
|-----------------|----|----------------------------|--|--|
| Line inversion  | 0  | 0                          |  |  |
| Frame inversion | 1  | -                          |  |  |

Power consumption is reduced in the following order:

Line inversion > Frame inversion

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk. Regarding driving waveform, refer to <u>LCD Driving Waveform</u>.

#### Set Power save mode SR.

| Setup             | P1 | P0 | Reset initialize condition |
|-------------------|----|----|----------------------------|
| Power save mode 1 | 0  | 0  | -                          |
| Power save mode 2 | 0  | 1  | -                          |
| Normal mode       | 1  | 0  | 0                          |
| High power mode   | 1  | 1  | -                          |

Power consumption is increased in the following order:

Power save mode 1 < Power save mode 2 < Normal mode < High power mode Use VDD- VLCD ≥ 3.0V in High power mode condition.

#### (Reference current consumption data)

| Setup             | Current consumption |
|-------------------|---------------------|
| Power save mode 1 | ×0.5                |
| Power save mode 2 | ×0.67               |
| Normal mode       | ×1.0                |
| High power mode   | ×1.8                |

The data above is for reference only. Actual consumption depends on Panel load.

#### Address Set (ADSET)

| С         | 0  | 0  | P4 | P3 | P2 | P1 | P0        |
|-----------|----|----|----|----|----|----|-----------|
| MSB<br>D7 | D6 | D5 | D4 | D3 | D2 | D1 | LSB<br>D0 |

The range of address can be set from 000000 to 100011(bin).

|                   | MSB     |         |         |         |         | LSB     |
|-------------------|---------|---------|---------|---------|---------|---------|
| Internal register | Address | Address | Address | Address | Address | Address |
|                   | [5]     | [4]     | [3]     | [2]     | [1]     | [0]     |
| Command           | ICSET   | ADSET   | ADSET   | ADSET   | ADSET   | ADSET   |
|                   | P2      | P4      | P3      | P2      | P1      | P0      |

Address [5:0]: MSB bit is specified as ICSET P2 and [4:0] are specified as ADSET P4 to P0. Don't set out of range address, otherwise address will be set to 000000.

#### Mode Set (MODESET)

| MSB       |       |    |    |    |    |    | LSB |
|-----------|-------|----|----|----|----|----|-----|
| D7        | D6    | D5 | D4 | D3 | D2 | D1 | D0  |
| С         | 1     | 0  | *  | P3 | 0  | *  | *   |
| (*: Don't | care) |    | •  | •  | •  | •  | •   |

Set display off and on.

| Setup                 | P3 | Reset initialize condition |  |  |
|-----------------------|----|----------------------------|--|--|
| Display off (DISPOFF) | 0  | 0                          |  |  |
| Display on (DISPON)   | 1  | -                          |  |  |

Display off: Regardless of DDRAM data, all SEGMENT and COMMON output will be stopped after 1frame of

OFF data write. Display off mode will be disabled after Display on command.

Display on: SEGMENT and COMMON output will be active and start to read the Display Data from DDRAM.

#### Set bias level

| Setup    | P2 | Reset initialize condition |  |  |
|----------|----|----------------------------|--|--|
| 1/3 Bias | 0  | 0                          |  |  |
| Prohibit | 1  | -                          |  |  |

Refer to LCD Driving Waveform.

#### **Blink Control (BLKCTL)**

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 1  | 0  | *  | P1 | P0  |

(\*: Don't care)

#### Set Blink mode.

| Blink mode (Hz) | P1 | P0 | Reset initialize condition |
|-----------------|----|----|----------------------------|
| OFF             | 0  | 0  | 0                          |
| 0.5             | 0  | 1  | -                          |
| 1.0             | 1  | 0  | -                          |
| 2.0             | 1  | 1  | -                          |

The Blink frequency varies depending on  $f_{CLK}$  characteristics at internal clock mode. Refer to <u>Oscillation Characteristics</u> for  $f_{CLK}$ .

#### **All Pixel Control (APCTL)**

| MSB |    |    |    |    |    |    | LSB |
|-----|----|----|----|----|----|----|-----|
| D7  | D6 | D5 | D4 | D3 | D2 | D1 | D0  |
| С   | 1  | 1  | 1  | 1  | 1  | P1 | P0  |

#### All display set ON, OFF

| Setup               | P1 | Reset initialize condition |
|---------------------|----|----------------------------|
| Normal              | 0  | 0                          |
| All pixel on (APON) | 1  | -                          |

| Setup                 | P0 | Reset initialize condition |
|-----------------------|----|----------------------------|
| Normal                | 0  | 0                          |
| All pixel off (APOFF) | 1  | -                          |

All pixels on: All pixels are ON regardless of DDRAM data.

All pixels off: All pixels are OFF regardless of DDRAM data.

This command is valid in Display on status. The data of DDRAM is not changed by this command. If set both P1 and P0 ="1", APOFF will be selected.

#### **LCD Driving Waveform**




Figure 16. LCD Waveform at Line Inversion (1/3bias)

Figure 17. LCD Waveform at Frame Inversion (1/3bias)

#### **Example of Display Data**

If LCD layout pattern is like Figure 18 and Figure 19, and display pattern is like Figure 20, Display Data will be shown as below.




Figure 18. Example COM Line Pattern




Figure 19. Example SEG Line Pattern




Figure 20. Example Display Pattern

<DDRAM data mapping in Figure 20 display pattern>

|         |    | S<br>E<br>G<br>0 | S<br>E<br>G<br>1 | S<br>E<br>G<br>2 | S<br>E<br>G<br>3 | S<br>E<br>G<br>4 | S<br>E<br>G<br>5 | S<br>E<br>G<br>6 | S<br>E<br>G<br>7 | S<br>E<br>G<br>8 | S<br>E<br>G<br>9 | S<br>E<br>G<br>10 | S<br>E<br>G<br>11 | S<br>E<br>G<br>12 | S<br>E<br>G<br>13 | S<br>E<br>G<br>14 | S<br>E<br>G<br>15 | S<br>E<br>G<br>16 | S<br>E<br>G<br>17 | S<br>E<br>G<br>18 | S<br>E<br>G<br>19 |
|---------|----|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| COM0    | D0 | 0                | 1                | 1                | 0                | 1                | 1                | 1                | 1                | 0                | 1                | 1                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 |
| COM1    | D1 | 0                | 0                | 1                | 1                | 1                | 0                | 0                | 1                | 1                | 1                | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 |
| COM2    | D2 | 0                | 0                | 0                | 1                | 0                | 1                | 0                | 0                | 1                | 0                | 1                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 |
| COM3    | D3 | 0                | 0                | 1                | 1                | 0                | 0                | 0                | 1                | 0                | 0                | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 | 0                 |
| Address |    | 00h              | 01h              | 02h              | 03h              | 04h              | 05h              | 06h              | 07h              | 08h              | 09h              | 0Ah               | 0Bh               | 0Ch               | 0Dh               | 0Eh               | 0Fh               | 10h               | 11h               | 12h               | 13h               |

#### **Initialize Sequence**

Follow the Power-on sequence below to initialize condition.

Power on

STOP condition

START condition

Ussue Slave Address

Execute Software Reset by sending ICSET command.

After Power-on and before sending initialize sequence, each register value, DDRAM address and DDRAM Data are random.


#### **Start Sequence**

Start Sequence Example1

| No. | Input              | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Descriptions                         |
|-----|--------------------|----|----|----|----|----|----|----|----|--------------------------------------|
| 1   | Power on           |    |    |    |    |    |    |    |    | VDD=0V→5V                            |
|     | 1                  |    |    |    |    |    |    |    |    | (Tr: Min 1ms to Max 500ms)           |
| 2   | ↓<br>Wait min100ua |    |    |    |    |    |    |    |    | Initializa DI 104707yyy M            |
|     | Wait min100µs      |    |    |    |    |    |    |    |    | Initialize BU91797xxx-M              |
| 3   | ↓<br>STOP          |    |    |    |    |    |    |    |    | STOP condition                       |
| 3   | 310F               |    |    |    |    |    |    |    |    | STOP COILUITION                      |
| 4   | ↓<br>START         |    |    |    |    |    |    |    |    | START condition                      |
| 4   | SIAKI              |    |    |    |    |    |    |    |    | START CONDITION                      |
| 5   | ↓<br>Slave Address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Issue Slave Address                  |
| 3   | Slave Address      | U  | '  | ı  | '  | ı  | I  | U  | U  | Issue Slave Address                  |
| 6   | ICSET              | 1  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | Software Reset                       |
| 0   | ICSET              | 1  | '  | 1  | U  | 1  | U  | 1  | U  | Software Neset                       |
| 7   | ↓<br>BLKCTL        | 1  | 1  | 1  | 1  | 0  | *  | 0  | 0  | Blink off                            |
| ,   | DENOTE             | 1  | '  | 1  | '  | U  |    | U  | 0  | Dill K Oil                           |
| 8   | DISCTL             | 1  | 0  | 1  | 0  | 0  | 1  | 0  | 0  | 80Hz, Frame inv., Power save mode1   |
| 0   | DISCIL             | 1  | U  | 1  | 0  | U  | '  | U  | 0  | ouriz, i rame mv., i ower save moder |
| 9   | ICSET              | 1  | 1  | 1  | 0  | 1  | *  | 0  | 1  | External clock input                 |
| 3   | IOOLI              | '  | -  | '  | 0  | '  |    | U  | '  | External clock input                 |
| 10  | ADSET              | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | RAM address set                      |
| 10  | \                  |    | 0  | 0  |    | 0  | 0  | 0  |    | TV W ddd 633 36t                     |
| 11  | Display Data       | *  | *  | *  | *  | *  | *  | *  | *  | address 00h to 01h                   |
|     | Display Data       | *  | *  | *  | *  | *  | *  | *  | *  | address 02h to 03h                   |
|     | i                  |    |    |    |    |    |    |    |    | :                                    |
|     | Display Data       | *  | *  | *  | *  | *  | *  | *  | *  | address 22h to 23h                   |
|     | 1                  |    |    |    |    |    |    |    |    |                                      |
| 12  | STOP               |    |    |    |    |    |    |    |    | STOP condition                       |
|     | 1                  |    |    |    |    |    |    |    |    |                                      |
| 13  | START              |    |    |    |    |    |    |    |    | START condition                      |
|     | Ţ                  |    |    |    |    |    |    |    |    |                                      |
| 14  | Slave Address      | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Issue Slave Address                  |
|     | <b>\</b>           |    |    |    |    |    |    |    |    |                                      |
| H   |                    |    | l  |    | *  | _  | _  | *  | *  | D: 1                                 |
| 15  | MODESET            | 1  | 1  | 0  | *  | 1  | 0  |    |    | Display on                           |
| 15  | MODESET ↓          | 1  | 1  | 0  | *  | 1  | 0  |    |    | Display on                           |

(\*: Don't care)

#### Start Sequence Example2



BU91797MUF-M and BU91797FUV-M are initialized with Start Sequence, start to display with "DISPON Sequence", update Display Data with "RAM Write Sequence" and stop the display with "DISPOFF Sequence". Execute "DISPON Sequence" in order to restart display.

#### **Initialize Sequence**

| lant          |    |    |    | DA | TΑ |    |    |    | December               |
|---------------|----|----|----|----|----|----|----|----|------------------------|
| Input         | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Description            |
| Power on      |    |    |    |    |    |    |    |    |                        |
| Wait 100µs    |    |    |    |    |    |    |    |    |                        |
| STOP          |    |    |    |    |    |    |    |    |                        |
| START         |    |    |    |    |    |    |    |    |                        |
| Slave Address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  |                        |
| ICSET         | 1  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | Execute Software Reset |
| MODESET       | 1  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | Display off            |
| ADSET         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | RAM address set        |
| Display Data  | *  | *  | *  | *  | *  | *  | *  | *  | Display Data           |
|               |    |    |    |    |    |    |    |    |                        |
| STOP          |    |    |    |    |    |    |    |    |                        |

#### **DISPON Sequence**

| Input         |    |    |    | DA | TΑ |    |    |    | Description               |
|---------------|----|----|----|----|----|----|----|----|---------------------------|
| Iliput        | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Description               |
| START         |    |    |    |    |    |    |    |    |                           |
| Slave Address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  |                           |
| ICSET         | 1  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | Execute internal OSC mode |
| DISCTL        | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  | Set Display Control       |
| BLKCTL        | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 0  | Set BLKCTL                |
| APCTL         | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Set APCTL                 |
| MODESET       | 1  | 1  | 0  | 0  | 1  | 0  | 0  | 0  | Display on                |
| STOP          |    |    |    |    |    |    |    |    |                           |

#### **RAM Write Sequence**

| -             | -  |    |    |    |    |    |    |    |                           |  |
|---------------|----|----|----|----|----|----|----|----|---------------------------|--|
| Input         |    |    |    | DΑ | TΑ |    |    |    | Description               |  |
| IIIput        | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Везеприон                 |  |
| START         |    |    |    |    |    |    |    |    |                           |  |
| Slave Address | 0  | 1  | 1  | 1  | 1  | 1  | 0  | 0  |                           |  |
| ICSET         | 1  | 1  | 1  | 0  | 1  | 0  | 0  | 0  | Execute internal OSC mode |  |
| DISCTL        | 1  | 0  | 1  | 1  | 1  | 1  | 1  | 1  | Set Display Control       |  |
| BLKCTL        | 1  | 1  | 1  | 1  | 0  | 0  | 0  | 0  | Set BLKCTL                |  |
| APCTL         | 1  | 1  | 1  | 1  | 1  | 1  | 0  | 0  | Set APCTL                 |  |
| MODESET       | 1  | 1  | 0  | 0  | 1  | 0  | 0  | 0  | Display on                |  |
| ADSET         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | RAM address set           |  |
| Display Data  | *  | *  | *  | *  | *  | *  | *  | *  | Display Data              |  |
| STOP          |    |    |    |    |    |    |    |    |                           |  |

#### **DISPOFF Sequence**

| Innut         |                     |   |   | DA | TΑ |    |    |             | Description               |  |
|---------------|---------------------|---|---|----|----|----|----|-------------|---------------------------|--|
| Input         | D7 D6 D5 D4 D3 D2 I |   |   |    | D2 | D1 | DO | Description |                           |  |
| START         |                     |   |   |    |    |    |    |             |                           |  |
| Slave Address | 0                   | 1 | 1 | 1  | 1  | 1  | 0  | 0           |                           |  |
| ICSET         | 1                   | 1 | 1 | 0  | 1  | 0  | 0  | 0           | Execute internal OSC mode |  |
| MODESET       | 1                   | 1 | 0 | 0  | 0  | 0  | 0  | 0           | Display off               |  |
| STOP          |                     |   |   |    |    |    |    |             |                           |  |

Abnormal operation may occur in BU91797MUF-M and BU91797FUV-M due to the effect of noise or other external factor. To avoid this phenomenon, it is highly recommended to input command according to sequence described above during initialization, display on/off and refresh of RAM data.

#### **Cautions in Power ON/OFF**

To prevent incorrect display, malfunction and abnormal current, follow Power On/Off sequence shown in waveform below. VDD must be turned on before VLCD during power up sequence.

VDD must be turned off after VLCD during power down sequence.

Set VDD-2.4≥ VLCD, t1>0ns and t2>0ns.

To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.





Figure 21. Power ON/OFF Waveform

#### **Caution in POR Circuit Use**

BU91797MUF-M and BU91797FUV-M have "POR" (Power-on Reset) circuit and Software Reset function. Keep the following recommended Power-on conditions in order to power up properly.

Set power up conditions to meet the recommended  $t_R$ ,  $t_F$ ,  $t_{OFF}$ , and  $V_{BOT}$  specification below in order to ensure P.O.R operation.

Set pin TEST2="L" to enable POR circuit.



|   | Recommended condition of tr, tr, toff, Vbot (Ta=+25°C)                         |                       |                        |                                  |  |  |  |  |  |  |  |
|---|--|-----------------------|------------------------|----------------------------------|--|--|--|--|--|--|--|
|   | t <sub>R</sub> (Note)  | t <sub>F</sub> (Note) | toff <sup>(Note)</sup> | V <sub>BOT</sub> ( <i>Note</i> ) |  |  |  |  |  |  |  |
|   | 1ms  | 1ms                   | Min 20ms               | Less than                        |  |  |  |  |  |  |  |
|   | to 500ms   | to 500ms              | WIIII ZUIIIS           | 0.1V                             |  |  |  |  |  |  |  |
| 1 | (Note) This function is guaranteed by design, not tested in production process |                       |                        |                                  |  |  |  |  |  |  |  |

Figure 21. Power ON/OFF Waveform

When it is difficult to keep above conditions, it is possibility to cause meaningless display due to no IC initialization. Please execute the IC initialization as quickly as possible after Power-on to reduce such an affect. See the IC initialization flow as below.

Setting TEST2="H" disables the POR circuit, in such case, execute the following sequence. Note however that it cannot accept command while supply is unstable or below the minimum supply range. Note also that software reset is not a complete alternative to POR function.

#### 1. Generate STOP Condition




Figure 22. STOP Condition

#### 2. Generate START Condition.




Figure 23. START Condition

- 3. Issue Slave Address
- 4. Execute Software Reset (ICSET) Command

#### **Display off Operation in External Clock Mode**

After receiving MODESET(Display off), BU91797MUF-M and BU91797FUV-M enter to DISPOFF sequence synchronized with frame then Segment and Common ports output VSS level after 1frame of OFF data write.


Therefore, in external clock mode, it is necessary to input the external clock based on each frame frequency setting after sending MODESET (Display off).

For the required number of clock, refer to Power save mode FR of DISCTL.

```
Please input the external clock as below.
```

```
DISCTL 80HZ setting (Frame frequency [Hz] = external clock [Hz] / 512), it needs over 1024clk DISCTL 71HZ setting (Frame frequency [Hz] = external clock [Hz] / 576), it needs over 1152clk DISCTL 64HZ setting (Frame frequency [Hz] = external clock [Hz] / 648), it needs over 1296clk DISCTL 53HZ setting (Frame frequency [Hz] = external clock [Hz] / 768), it needs over 1536clk
```

Please refer to the timing chart below.



#### Note on the Multiple Devices be Connected to 2 Wire Interface

Do not access the other device without power supply (VDD) to the BU91797MUF-M and BU91797FUV-M.




Figure 26. Example of BUS connection

To control the slope of the falling edge, a capacitor is connected between gate and drain of a NMOS transistor (Refer to Figure 27).

The gate is in a high-impedance state when the power supply (VDD) is not supplied.

In this condition, the gate voltage is pulled up by the current flow through the capacitance as a result of the SDA signal's transition from LOW to HIGH.

The NMOS transistor turns on and draws some current (lds) from the SDA port if the gate voltage (Vg) is higher than the threshold voltage (Vth).

An external resistor (R) is connected between the power line and SDA line to keep the SDA line as logic HIGH. But the line cannot be kept as logic HGH if the voltage drop (R\*Ids) is large.

Apply power supply (VDD) to BU91797MUF-M and BU91797FUV-M when the multiple devices are on the same bus.




Figure 27. SDA output cell structure

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.


#### Operational Notes - continued

#### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### 12. Regarding the Input Pin of the IC


In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.




Lineup


| Packa        | ige          | Orderable Part Number |  |  |  |  |
|--------------|--------------|-----------------------|--|--|--|--|
| VQFN48FV7070 | Reel of 1500 | BU91797MUF-ME2        |  |  |  |  |
| TSSOP-C48V   | Reel of 2000 | BU91797FUV-ME2        |  |  |  |  |

#### **Marking Diagram**



**Physical Dimension Tape and Reel Information** 





**Revision History** 

| Date          | Revision | Changes   |
|---------------|----------|---|
| 21. Dec. 2015 | 001      | First release   |
| 12. Jun. 2017 | 002      | Add BU91797FUV-M(TSSOP-C48) Prohibit 1/2 bias setting P.8 Modify Figure 11,Interface Protocol P.10 Modify BLKCTL of Description List of Command / Function P.12 Modify Set Power save mode FR table.(50Hz -> 53Hz) P.18 Add "Caution in Power ON / OFF" Sequence P.19 Modify the comment in Caution in POR Circuit Use P.20 Add Display off operation in external clock mode P.21 Add Note on the multiple devices be connected to 2 wire interface P.23 Delete Operational Notes 13. Data transmission P.24 Add TSSOP-C48V to Ordering Information, Lineup and Marking Diagram P.26 Add TSSOP-C48V Physical Dimension, Tape and Reel Information |

## **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN   | USA     | EU         | CHINA    |  |  |
|---------|---------|------------|----------|--|--|
| CLASSⅢ  | OL ACOM | CLASS II b | от 400 ш |  |  |
| CLASSIV | CLASSⅢ  | CLASSⅢ     | CLASSⅢ   |  |  |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - If Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.003

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2015 ROHM Co., Ltd. All rights reserved. Rev.001

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LCD Drivers category:

Click to view products by ROHM manufacturer:

Other Similar products are found below:

LC75836WH-E CD4056BE LC75829PW-H LC75852W-E LC79430KNE-E LC79431KNE-E FAN7317BMX LC75839PW-H LC75884W-E LC75814VS-TLM-E MAX25520ATEC/V+ MAX25520ATEB/VY+ BU9795AFV-E2 PCF8566T/1.118 TPS65132A0YFFR

BU9795AKV-E2 34801000 BU97510CKV-ME2 BU97520AKV-ME2 ICL7136CM44Z BL55070 BL55066 MAX1605ETT+T

MAX16928BGUP/V+ ICL7129ACPL+ MAX131CMHD MAX138CMH+D MAX1491CAI+ MAX1518BETJ+ MAX1606EUA+

MAX138CQH+TD MAX25520ATEB/V+ MAX16929AGUI/V+ MAX16929CGUI/V+ MAX16929DGUI/V+ BU97530KVT-E2

MAX8570ELT+T MAX8570EUT+T MAX8575EUT+T MAX8795AGCJ/V+ MAX138CPL+ AY0438/L HV66PG-G HV881K7-G

TC7106CKW TC7106CPL TC7116CPL TC7126CLW TC7126CPL TC7129CKW