

Multifunction LCD Segment Drivers





BU9798xxx Series MAX 196 segments (SEG49xCOM4)

Features

- Integrated RAM for display data (DDRAM): 49 x4 bit (Max 196 Segment)
- LCD drive output:
 - 4 Common output, Max 49 Segment output
- Integrated 3ch LED driver circuit
- Segment/ LED (Max 3port) output mode selectable
- Segment/ GPO (Max 31port) output mode selectable
- Support PWM generation from ext. or internal clock (Resolution: 8bit mode/12bit mode selectable)
- Support standby mode
- Integrated Power-on-Reset circuit (POR)
- Integrated Oscillator circuit
- No external component
- Low power consumption design
- Independent power supply for LCD driving
- Support Blink function (Blink frequency 1.6, 2.0, 2.6, 4.0Hz selectable)

Applications

- Telephone
- FAX
- Portable equipment (POS, ECR, PDA etc.)
- DSC
- DVC
- Car audio
- Home electrical appliance
- Meter equipment

etc.

● Typical Application Circuit

BU9798KV LED/GPO using case

LED : 3port GPO : 5port LCD : 164seg

Key Specifications

Supply Voltage Range: +1.8V to +3.6V
 LCD drive power supply Range: +3.3V to +5.5V
 Operating Temperature Range: -30°C to +75°C
 Max Segments: 196 Segments
 Display Duty: Static. 1/3, 1/4 selectable
 Bias: Static. 1/3


Integrated regulator for LCD drive:

3.2, 3.3, 3.4, 4.4, 4.5, 4.6, 5.0V selectable

■ Interface: 3wire serial interface

Packages

W (Typ.) x D (Typ.) x H (Max.)






Figure 1. Typical application circuit

OProduct structure: Silicon monolithic integrated circuit OThis product is not designed for protection against radioactive rays.

●Block Diagrams / Pin Configurations / Pin Descriptions

BU9798KV




Figure 2. Block Diagram

Figure 3. Pin Configuration (TOP VIEW)

Table 1 Pin Description

| Terminal | Terminal number | I/O | unused case | Function |
|-------------|-----------------|-----|-------------|---|
| CSB | 1 | I | - | Chip select: "L" active |
| SCL | 2 | I | - | Serial data transfer clock |
| SD | 3 | I | - | Input serial data |
| VDD | 4 | - | - | Power supply for LOGIC |
| CLKIN | 64 | I | OPEN / VSS | External clock input terminal (for display/PWM using selectable) Support Hi-Z input mode at internal clock mode |
| TEST1 | 5 | I | - | TEST terminal (Please connect VSS terminal) |
| VSS1 | 6 | - | - | GND |
| VLCD | 8 | - | - | Power supply for LCD |
| INHb | 7 | I | VDD | Display turning on/off select terminal H: turning on display, L: turning off display INHb = "L": All SEG/COM terminals : output VSS level GPO terminal : output VSS level LED drive terminal : output Hi-Z |
| PWMOUT | 63 | 0 | OPEN | PWM output for LED2 group |
| COM0 to 3 | 9 to 12 | 0 | OPEN | COMMON output for LCD |
| SEG0 to 14 | 13 to 27 | 0 | OPEN | SEGMENT output for LCD |
| SEG15 to 45 | 28 to 58 | 0 | OPEN | SEGMENT output for LCD/GPO |
| SEG46 to 48 | 59 to 61 | 0 | OPEN | SEGMENT output for LCD/LED driver |
| VSS2 | 62 | - | GND | GND (for SEG46-48 / LED driver) |

●Block Diagrams / Pin Configurations / Pin Descriptions - continued




Figure 4. Block Diagram

Figure 5. Pin Configuration (Bottom VIEW)

Table 2 Pin Description

| Terminal | I/O | Unused case | Function |
|-------------|-----|-------------|---|
| CSB | I | - | Chip select: "L" active |
| SCL | I | - | Serial data transfer clock |
| SD | I | - | Input serial data |
| VDD | - | - | Power supply for LOGIC |
| CLKIN | I | OPEN / VSS | External clock input terminal (for display/PWM using selectable) Support Hi-Z input mode at internal clock mode |
| VSS1 | - | - | GND |
| VLCD | - | - | Power supply for LCD |
| INHb | I | VDD | Display turning on/off select terminal H: turning on display, L: turning off display INHb = "L": All SEG/COM terminals : output VSS level GPO terminal : output VSS level LED drive terminal : output Hi-Z |
| PWMOUT | 0 | OPEN | PWM output for LED2 group |
| COM0 to 3 | 0 | OPEN | COMMON output for LCD |
| SEG0 to 14 | 0 | OPEN | SEGMENT output for LCD |
| SEG15 to 45 | 0 | OPEN | SEGMENT output for LCD/GPO |
| SEG46 to 48 | 0 | OPEN | SEGMENT output for LCD/LED driver |
| VSS2 | - | GND | GND (for SEG46 to 48 / LED driver) |

● Absolute Maximum Ratings (VSS=0V)

| Parameter | Symbol | Ratings | Unit | Remarks |
|-------------------------------|--------|-----------------|------|----------------------|
| Power supply voltage 1 | VDD | -0.3 to +4.5 | V | Power supply |
| Power supply voltage 2 | VLCD | -0.5 to +7.0 | V | Power supply for LCD |
| Dower dissination | 1.0*1 | | W | BU9798KV |
| Power dissipation | Pd | 0.8*2 | VV | BU9798GUW |
| Input voltage range | VIN | -0.5 to VDD+0.5 | V | |
| Operational temperature range | Topr | -30 to +75 | °C | |
| Storage temperature range | Tstg | -55 to +125 | °C | |
| | lout1 | 5 | mA | SEG output |
| Output current | lout2 | 5 | mA | COM output |
| Output current | lout3 | 10 | mA | GPO output |
| | lout4 | 50 | mA | LED output |

When operated higher than Ta=25°C, subtract 10mW per degree. (using ROHM standard board)

■Recommended Operating Ratings(Ta=-30°C to +75°C,VSS=0V)

| Parameter | Symbol | Ratings | | | Unit | Remarks |
|------------------------|--------|---------|-----|------|-------|------------------------|
| raiametei | Symbol | MIN | TYP | MAX | Uffil | Remarks |
| Power supply voltage 1 | VDD | 1.8 | - | 3.6 | V | Power supply |
| Power supply voltage 2 | VLCD | 3.3 | - | 5.5 | V | Power supply for LCD |
| LED supply voltage | VLED | 1.0 | - | VLCD | V | Power supply for LED |
| Output ourrant | lout4 | - | - | 20 | mA | Per LED port 1ch |
| Output current | lout4 | - | - | 60 | mA | Total LED port current |

● Electrical Characteristics

DC characteristics (Ta=-30°C to +75°C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0)

| Doromotor | Cumbal | Limits | | Unit | Conditions | | |
|-------------------------------|--------|--------------|------|--------|------------|--|--|
| Parameter | Symbol | MIN | TYP | MAX | Unit | Conditions | |
| "H" level input voltage | VIH | 0.8VDD | - | VDD | V | SD, SCL, CSB, TEST1,CLKIN, INHb | |
| "L" level input voltage | VIL | VSS | - | 0.2VDD | V | SD, SCL, CSB, TEST1,CLKIN, INHb | |
| Hysteresis width | VH | - | 0.2 | - | V | SCL, INHb, VDD=3.3V, Ta=25°C | |
| "H" level input current | IIH1 | - | - | 5 | μΑ | SD, SCL, CSB, CLKIN, INHb, VI=3.6V | |
| "L" level input current | IIL1 | -5 | - | - | μΑ | SD, SCL, CSB, CLKIN, INHb, TEST1 VI=0V | |
| | VOH1 | VLCD -0.4 | - | - | V | Ilload=-50µA, VLCD=5.0V SEG0 to SEG48, Unused integrated regulator | |
| "H" level output voltage | VOH2 | VLCD -0.4 | - | - | V | Ilload=-50µA, VLCD=5.0V, COM0 to COM3, Unused integrated regulator | |
| (*1, *3) | VOH3 | VLCD -0.6 | - | - | V | Iload=-1mA,VLCD=5.0V, SEG15 to SEG45(GPO mode) Unused integrated regulator | |
| | VOH4 | VDD -0.6 | - | - | ٧ | Iload=-1mA, VDD=3.0V, PWMOUT | |
| | VOL1 | - | - | 0.4 | V | lload= 50μA, VLCD=5.0V, SEG0 to SEG48 | |
| (41 W 1 | VOL2 | - | - | 0.4 | V | Iload= 50μA, VLCD=5.0V, COM0 to COM3 | |
| "L" level output voltage (*3) | VOL3 | - | - | 0.5 | V | Iload=1mA, VLCD=5.0V, SEG15 to SEG45(GPO mode), PWMOUT | |
| | VOL4 | - | 0.11 | 0.5 | V | Iload=20mA, VLCD=5.0V, SEG46 to 48 (LED drive mode) | |

^{*1} In case of using integrated regulator, please add load regulation value to output voltage listed above.

⁽board size : 70mm×70mm×1.6mm material: FR4 board copper foil: land pattern only). When operated higher than Ta=25 C, subtract 8.0mW per degree. (using ROHM standard board) *2 (board size : 114.3mm×76.2mm×1.6mm)

^{*2} Power save mode 1 and frame inversion setting

^{*3} Iload: In case, load current from only one port

● Electrical Characteristics - continued

| Parameter | Cumbal | Limits | | | Unit | Conditions | |
|--------------------------|---------|--------|-----|-----|-------|--|--|
| Farameter | Symbol | MIN | TYP | MAX | Offic | Conditions | |
| | IstVDD | - | 3 | 10 | μA | Input terminal ALL'L', Display off, Oscillation off | |
| | IstVLCD | - | 0.5 | 5 | μA | Input terminal ALL'L', Display off, Oscillation off | |
| | IVDD1 | - | 8 | 15 | μA | VDD=3.3V, Ta=25 C, 1/3bias, fFR=64Hz, PWM generate off, All output pin open | |
| | IVDD2 | - | 90 | 130 | μA | VDD=3.3V, Ta=25°C, 1/3bias, fFR=64Hz, PWM Frequency=500Hz setting, All output pin open | |
| Current consumption (*2) | IVLCD1 | - | 10 | 15 | μA | VLCD=5.0V, Ta=25 C, 1/3bias, fFR=64Hz, Unused Integrated regulator, LED generate off, All output pin open | |
| | IVLCD2 | - | 25 | 40 | μA | VLCD=5.0V, Ta=25°C, 1/3bias, fFR=64Hz, Used Integrated regulator, LED generate off, All output pin open | |
| | IVLCD3 | - | 30 | 48 | μA | VLCD=5.0V, Ta=25 C,1/3bias, fFR=64Hz, Used Integrated regulator, PWM Frequency=500Hz setting, All output pin open | |

^{*1} In case of using integrated regulator, please add load regulation value to output voltage listed above.

Integrated Regulator Characteristics (Ta=-30°C to +75°C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0) (BU9798KV)

| Parameter | Cumbal | Limits | | | Unit | Conditions | | |
|----------------------|---------------|--------|-----|------|-------|--|--|--|
| Farameter | Symbol | MIN | TYP | MAX | Ullit | Conditions | | |
| Output voltage 1 | Vreg1 | 4.35 | 4.5 | 4.65 | V | 4.5V setting (VLCD=5.5V, Ta=-30°C to 75°C) | | |
| Output voltage 2 | Vreg2 | 4.42 | 4.5 | 4.58 | V | 4.5V setting (VLCD=5.5V, Ta=25°C) | | |
| Load regulation (**) | delta Vreg | - | - | 0.3 | V | Iout = -300μA | | |

In case of using integrated regulator, please satisfy condition that Vreg output lower than VLCD - 0.5V.

(BU9798GUW)

| 200:0000:17 | | | | | | | | |
|----------------------|---------------|--------|-----|------|-------|--|--|--|
| Parameter | Symbol | Limits | | | Unit | Conditions | | |
| Farameter | Symbol | MIN | TYP | MAX | Offic | Conditions | | |
| Output voltage 1 | Vreg1 | 4.25 | 4.5 | 4.70 | V | 4.5V setting (VLCD=5.5V, Ta=-30°C to 75°C) | | |
| Output voltage 2 | Vreg2 | 4.38 | 4.5 | 4.62 | V | 4.5V setting (VLCD=5.5V, Ta=25°C) | | |
| Load regulation (**) | delta Vreg | - | - | 0.3 | ٧ | lout = -300µA | | |

In case of using integrated regulator, please satisfy condition that Vreg output lower than VLCD - 0.5V.

Oscillation Frequency Characteristics (Ta=-30°C to +75 °C, VDD=1.8V to 3.6V, VLCD=3.3V to 5.5V, VSS=0)

| Communication requestion of the matternation of | | <u>, 14 00 0 10 110 0, 122 110</u> | | | | | | |
|---|-------------|------------------------------------|-----|------|-------|-------------------------------------|--|--|
| Parameter | Currente ed | Limits | | | Unit | Conditions | | |
| Farameter | Symbol | MIN | TYP | MAX | Ullit | Conditions | | |
| Frame frequency 1 | fFR1 | 57.6 | 64 | 70.4 | Hz | VDD=3.3V, Ta=25°C, fFR=64Hz setting | | |
| Frame frequency 2 | fFR2 | 51.2 | 64 | 73.0 | Hz | VDD=2.5V to 3.6V fFR=64Hz setting | | |
| Frame frequency 3 | fFR3 | 45.0 | - | 64 | Hz | VDD=1.8V to 2.5V fFR=64Hz setting | | |
| CLKIN Input frequency | fCLK | - | 2 | 4 | MHz | | | |

About detailed function, please refer to the frame frequency setting of DISCTL command.

^{*2} Power save mode 1 and frame inversion setting

^{*3} Iload: In this case, load current from only one port

^(**) Load regulation: Vreg block load regulation only. Does not include other block ability.

^(**) Load regulation: Vreg block load regulation only. Does not include other block ability.

● Electrical Characteristics – continued

| Devenuetes | Cumple of | | Limits | Limits | | Conditions |
|---------------------|-----------|-----|--------|--------|------|------------|
| Parameter | Symbol | MIN | TYP | MAX | Unit | Conditions |
| Input rise time | tr | - | - | 50 | ns | |
| Input fall time | tf | - | - | 50 | ns | |
| SCL cycle time | tSCYC | 250 | - | - | ns | |
| "H" SCL pulse width | tSHW | 50 | - | - | ns | |
| "L" SCL pulse width | tSLW | 50 | - | - | ns | |
| SD setup time | tSDS | 50 | - | - | ns | |
| SD hold time | tSDH | 50 | - | - | ns | |
| CSB setup time | tCSS | 50 | - | - | ns | |
| CSB hold time | tCSH | 50 | - | - | ns | |
| "H" CSB pulse width | tCHW | 50 | - | - | ns | |




Figure 6. Serial Interface Timing

●I/O equivalent circuit (BU9798KV)




Figure 7. I/O equivalent circuit

VSS1

●I/O equivalent circuit - continued (BU9798GUW)





Figure 8. I/O equivalent circuit

●Example of recommended circuit



2) SEG output only





Figure 9. BU9798KV example of recommended circuit

●Example of recommended circuit - continued



2) SEG output only




Figure 10. BU9798GUW example of recommended circuit

Function descriptions

OCommand and data transfer method

O3-SPI (3 wire serial interface)

This device is controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H".

Setting CSB="L", enables SD and SCL inputs.

The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data,

and is set continuously in order of D6 to D0, followed after CSB ="L".

(Internal data is latched at the rising edge of SCL, it converted to 8bits parallel data at the falling edge of 8th CLK.)

When CSB rises from "L" to "H", and at this time serial commands are less than 8 bits, command and data transfer are canceled. To start sending command again, please set CSB="L" and send command continuously.

After sending RAMWR or BLKWR or GPOSET command, BU9798KV/GUW is set in the RAM data input mode. Under this mode, device cannot accept new commands.

The sequence CSB="H" to "L" releases BU9798KV/GUW from RAM data input mode to accept new command.





Figure 11. 3-SPI Data Transfer Format

- * 8bit data, sending after RAMWR command, are display RAM data
- * 8bit data, sending after BLKWR command, are blink RAM data
- * SCL and SD can be set to "H" or cleared to "L" during CSB="H"

OWrite display data and transfer method

This device has Display Data RAM (DDRAM) of 49×4=196bit.

The relationship between data input and display data, DDRAM data and address is as follows.




According to this command, 8bit binary data will be written to DDRAM. The address which starts data writing is specified by "ADSET" command, and it is incremented after finishing display data write every 4 bits.

It is able to write to DDRAM by continuously sending data.

(In case data is sent continuously after write data at 30h (SEG48), RAM data will be written to 31h (dummy address) and will return to address 00h (SEG0) automatically.)

In case SEG port assigned to GPO or LED port by OUTSET1 command, corresponding SEG address will not change and will be used as dummy address.



Display data write to DDRAM every 4bits.

In case CSB change from "L" to "H" before 4bits data transfer finish, RAM write is canceled.




Figure 12. Display data transfer method

OBlink function

This device has Blink function. Blink function is able to set each segment port individually.

Blink ON/OFF and Blink frequency are set by the BLKSET command.

Blink frequency varies according to fCLK characteristics.


Blink setup of each segment is controlled by BLKWR command.


The write start address is specified by "BLKADSET" command. And this address will increment after finishing blink data write every 4 bits. The relation of BLKWR command, blink ram data, and blinking segment port is shown below.

In case data is "1", segment will blink, on the other hand if data is "0", segment will not blink. (In case data is written continuously, after write data at 30h (SEG48), ram data will be written to 31h (dummy address) and will be returned to address 00h (SEG0) automatically after.)

Please refer to following figure about Blink operation of each segment.

In this case, SEG port assigned to GPO or LED port by OUTSET1 command, corresponding SEG address does not change and used as dummy address.








Figure 13. Blink operation

OLCD Driver Bias/Duty Circuit

This LSI generates LCD driving voltage with on-chip Buffer AMP.

It can drive LCD at low power consumption

*Line and frame inversion can be set in MODESET command.

*1/4duty, 1/3duty and static mode can be set DISCTL command.

About each LCD driving waveform, please refer to "LCD driving waveform" descriptions.

Olnitial state

Initial state, after Software Reset command input

- oDisplay off
- oAll command register value set Reset state.
- oDDRAM address data and Blink address data are initializing

(DDRAM data and Blink RAM data are not initializing.

Please write DDRAM data and Blink RAM data before Display on.)

●Command / Function list

Function description table

| NO | Command | Function |
|----|---|--|
| NO | Command | Function |
| 1 | Mode Set (MODESET) | Set LCD drive mode (display on/off, current mode) |
| 2 | Display control (DISCTL) | Set LCD drive mode (frame freq., line/frame inversion) |
| 3 | Address set (ADSET) | Set display data RAM address for RAMWR command |
| 4 | Blink set (BLKSET) | Set Blink mode on/off |
| 5 | Blink address set (BLKADSET) | Set Blink data RAM address for BLKWR command |
| 6 | SEG/GPO port change (OUTSET1) | Select segment output/general purpose output (GPO) |
| 7 | SEG/LED port change (OUTSET2) | Select segment output/LED driving output |
| 8 | LED1 drive control (PWM1SET) (H piece adjustment of PWM1) | Set PWM1 signal "H" width for LED1 driving |
| 9 | LED2-3 drive control (PWM2SET) (H piece adjustment of PWM2) | Set PWM2 signal "H" width for LED2-3 driving |
| 10 | Display data RAM WRITE (RAMWR) | Write display data to display data RAM |
| 11 | Blink RAM WRITE (BLKWR) | Write Blink data to BLINK data RAM |
| 12 | All Pixel ON (APON) | Set all Pixel display on |
| 13 | All Pixel OFF (APOFF) | Set all Pixel display off |
| 14 | All Pixel On/Off mode off (NORON) | Set normal display mode (APON/APOFF cancel) |
| 15 | Software Reset (SWRST) | Software Reset |
| 16 | OSC external input (OSCSET) | Set External clock input |
| 17 | Integrated Regulator setup (REGSET) | Set integrated regulator voltage output |
| 18 | GPO output set (GPOSET) | Set GPO output data |

● Command detail descriptions

D/C, Data / Command judgment bit (MSB) Detail, please refer to 3wire serial I/F

OMode Set (MODESET)

MSB LSB D/C D5 D4 D3 D2 D1 D0 Hex Reset D6 1st byte command 1 0 0 0 0 0 0 1 81h 2nd byte command 0 0 0 P3 P2 P1 P0 00h

Display Set

| Diopidy Cot | | |
|-------------|----|-------------|
| Condition | P3 | Reset state |
| Display OFF | 0 | 0 |
| Display ON | 1 | |

Display OFF : No LCD driving mode (Output: VSS Level)

Turn off OSC circuit and LCD power supply circuit. (Synchronized with frame freq)

Display ON: LCD driving mode

Turn on OSC circuit and LCD power supply circuit. Read data from DDRAM and display to LCD.

LED port and GPO port output state are not influenced by a Display on/off state Output state is decided by command setup (GPOSET, OUTSET1, OUTSET2, PWM1SET, PWM2SET) and INHb terminal state. About detail, please refer to each command description.

LCD drive mode set

| Condition | P2 | Reset state |
|-----------------|----|-------------|
| Frame inversion | 0 | 0 |
| Line inversion | 1 | |

Current mode set

| Condition | P1 | P0 | Reset state |
|------------------|----|----|-------------|
| Power save mode1 | 0 | 0 | 0 |
| Power save mode2 | 0 | 1 | |
| Normal mode | 1 | 0 | |
| High power mode | 1 | 1 | |

(Reference data of consumption current)

| Condition | Current consumption |
|-------------------|---------------------|
| Power save mode 1 | ×1.0 |
| Power save mode 2 | ×1.7 |
| Normal mode | ×2.7 |
| High power mode | ×5.0 |

^{*} The value changes according to the panel load.

ODisplay control (DISCTL)

| MSB | | | | LSB | | | | | | |
|------------------|-----|----|----|-----|----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82h | - |
| 2nd byte Command | 0 | 0 | 0 | 0 | P3 | P2 | P1 | P0 | - | 02h |

Duty set

| , | | | |
|-------------------|----|----|-------------|
| Condition | P3 | P2 | Reset state |
| 1/4duty (1/3bias) | 0 | 0 | 0 |
| 1/3duty (1/3bias) | 0 | 1 | |
| Static (1/1bias) | 1 | * | |

^{*:} Don't care

In 1/3duty, Display data and Blink data of COM3 have no effect. COM1 and COM3 output are same data.

Please be careful of transmission of display data and blink data.

The examples of SEG/COM output waveform, under the each Bias/Duty set up, are shown at "LCD Driver Bias/Duty Circuit" description.

Frame frequency set

| Condition (1/4,1/3,1/1duty) | P1 | P0 | Reset state |
|--------------------------------|----|----|-------------|
| (128Hz, 130Hz, 128Hz) | 0 | 0 | |
| (85Hz, 86hz, 64Hz) | 0 | 1 | |
| (64Hz, 65Hz, 48Hz) | 1 | 0 | 0 |
| (51Hz, 52Hz, 32Hz) | 1 | 1 | |

Relation table, between Frame frequencies (FR), integrated oscillator circuit (OSC) and Divide number.

| tolation table, between France frequencies (Fry, integrated commuter circuit (CCC) and Birde frances. | | | | | | | |
|---|------------------|------------------|------------------|------------------|------------------|------------------|--|
| DISCTL (P1,P0) | | Divide | | FR [Hz] (* 1) | | | |
| |] | Outy set (P3,P2 | 2) | Duty set (P3,P2) | | | |
| | (0,0) 1/4duty | (0,1) 1/3duty | (1,*) 1/1duty | (0,0) 1/4duty | (0,1) 1/3duty | (1,*) 1/1duty | |
| (0,0) | 160 | 156 | 160 | 128 | 131.3 | 128 | |
| (0,1) | 240 | 237 | 320 | 85.3 | 86.4 | 64 | |
| (1,0) | 320 | 315 | 428 | 64 | 65 | 47.9 | |
| (1,1) | 400 | 393 | 640 | 51.2 | 52.1 | 32 | |
| | | | | | | | |

^{*1:} FR is frame frequency, in case OSC frequency = 20.48KHz (typ).

The Formula, to calculate OSC frequency from Frame frequency is below.

"OSC frequency = Frame frequency (measurement value) x Divide number"

Divide number: Please decide by using the value of Frame Frequency Set (P1,P0) and duty setting (P3,P2).

Ex) (P1,P0) = (0,1), (P3,P2) = (0,1) => Divide number= 237

O Address set (ADSET)

| MSB | | | | | LSB | | | | | |
|------------------|-----|----|----|----|-----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 83h | - |
| 2nd byte Command | 0 | 0 | P5 | P4 | P3 | P2 | P1 | P0 | 1 | 00h |

Set start address to write DDRAM data.

The address can be set from 00h to 30h. (Address 31h is used at dummy address)

Do not set other address. (Except 00h to 31h address is not acceptable.)

Please send RAMWR command before writing data to DDRAM.

OBlink set (BLKSET)

| MSB | | | | LSB | | | | | | |
|------------------|-----|----|----|-----|----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 84h | - |
| 2nd byte Command | 0 | 0 | 0 | 0 | 0 | P2 | P1 | P0 | - | 00h |

Set Blink ON/OFF.

About detail, please refer to a "Blink function".

1.1

| 1.1 | Blink Set |
|-----|---------------|
| | Blink mode(Hz |

| Blink mode(Hz) | P2 | P1 | P0 | Reset state |
|----------------|----|-----|-----|-------------|
| OFF | 0 | 0/* | 0/* | 0 |
| 1.6 | 1 | 0 | 0 | |
| 2.0 | 1 | 0 | 1 | |
| 2.6 | 1 | 1 | 0 | |
| 4.0 | 1 | 1 | 1 | |

^{*:} Don't care

OBlink address set (BLKADSET)

| SR | | | |
|----|--|--|--|
| | | | |

| | MSB | | | | | | | LSB | | | | | | |
|------------------|-----|----|----|----|----|----|----|-----|-----|-------|--|--|--|--|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset | | | | |
| 1st byte Command | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 87h | - | | | | |
| 2nd byte Command | 0 | 0 | P5 | P4 | P3 | P2 | P1 | P0 | - | 00h | | | | |

Set Blink data RAM start address to write.

The address can be set from 00h to 30h. (Address 31h is used at dummy address)

Do not set other address. (Except 00h-31h address is not acceptable.)

Please send BLKWR command before writing data to Blink RAM.

OSEG/GPO port change (OUTSET1)

| | | LSB | | | | | | | | |
|------------------|-----|-----|----|----|----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 88h | - |
| 2nd byte Command | 0 | 0 | 0 | P4 | P3 | P2 | P1 | P0 | - | 00h |

Set output mode, Segment output or GPO output.

P4 to P0: Select changing port number. (SEG15 to SEG45 ports are SEG mode/GPO mode selectable)

In case GPO output is selected, Terminal output data is set by GPOSET command.

Ex) In case SEG45 port is assigned to GPO,

If GPO1 data is "H", GPO1 (SEG45) port outputs "H" (VLCD Level).

If GPO1 data is "L", GPO1 (SEG45) port outputs "L" (VSS level).

Output terminal state under the P2 to P0 set condition is listed below

Output Terminal state

| Outp | | nditi | | | | | SEG Te | erminal sta | te (SEG o | utput/GPO | output) | | |
|------|----|-------|----|----|-------------------|-------------------|-------------------|-------------------|-----------|-------------------|-------------------|-------------------|-------------------|
| P4 | Р3 | P2 | P1 | P0 | SEG15 Terminal | SEG16 Terminal | SEG17 Terminal | SEG18 Terminal | | SEG42 Terminal | SEG43 Terminal | SEG44 Terminal | SEG45 Terminal |
| 0 | 0 | 0 | 0 | 0 | SEG15 | SEG16 | SEG17 | SEG18 | | SEG42 | SEG43 | SEG44 | SEG45 |
| 0 | 0 | 0 | 0 | 1 | SEG15 | SEG16 | SEG17 | SEG18 | | SEG42 | SEG43 | SEG44 | GPO1 |
| 0 | 0 | 0 | 1 | 0 | SEG15 | SEG16 | SEG17 | SEG18 | | SEG42 | SEG43 | GPO2 | GPO1 |
| 0 | 0 | 0 | 1 | 1 | SEG15 | SEG16 | SEG17 | SEG18 | | SEG42 | GPO3 | GPO2 | GPO1 |
| 0 | 0 | 1 | 0 | 0 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 0 | 0 | 1 | 0 | 1 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 0 | 0 | 1 | 1 | 0 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| | 1 | | | | | | | | | | | | |
| 1 | 1 | 0 | 0 | 1 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 0 | 1 | 0 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 0 | 1 | 1 | SEG15 | SEG16 | SEG17 | SEG18 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 1 | 0 | 0 | SEG15 | SEG16 | SEG17 | GPO28 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 1 | 0 | 1 | SEG15 | SEG16 | GPO29 | GPO28 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 1 | 1 | 0 | SEG15 | GPO30 | GPO29 | GPO28 | | GPO4 | GPO3 | GPO2 | GPO1 |
| 1 | 1 | 1 | 1 | 1 | GPO31 | GPO30 | GPO29 | GPO28 | | GPO4 | GPO3 | GPO2 | GPO1 |

In case the SEG port is switched to the GPO port, DDRAM address and Blink RAM address will not change. DDRAM address and Blink RAM address, selected GPO output mode, are dummy addresses.

OChange command of a SEG/LED port (OUTSET2)

| | MSB | | | | | | LSB | | | | | | | |
|------------------|-----|----|----|----|----|----|-----|----|-----|-------|--|--|--|--|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset | | | | |
| 1st byte Command | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 89h | - | | | | |
| 2nd byte Command | 0 | 0 | 0 | 0 | 0 | P2 | P1 | P0 | - | 00h | | | | |

This command affects segment port/LED port selection and PWM resolution set up.

P2: Resolution setting

| Setting | P2 | Reset condition |
|-----------------------|----|-----------------|
| 12bit resolution mode | 0 | 0 |
| 8bit resolution mode | 1 | |

P1 to P0: select SEG driving mode or LED driving mode, this command affects SEG46 to SEG48 ports. The effective address is 00h to 03h. In case LED driving mode is selected, output turns into "NMOS Open Drain" from segment output.

The state of the output terminal in case P1 to P0 are setup is shown below

| Set | ting | SEG Termir | G Terminal state (SEG output/LED output) | | | | | | | | |
|-----|------|----------------|--|----------------|--|--|--|--|--|--|--|
| P1 | P0 | SEG46 Terminal | SEG47 Terminal | SEG48 Terminal | | | | | | | |
| 0 | 0 | SEG46 | SEG47 | SEG48 | | | | | | | |
| 0 | 1 | SEG46 | SEG47 | LED1 | | | | | | | |
| 1 | 0 | SEG46 | LED2 | LED1 | | | | | | | |
| 1 | 1 | LED3 | LED2 | LED1 | | | | | | | |

In this case, DDRAM address and a Blink RAM address of SEG port that are set up to LED port, do not change. The address assigned to LED port is used as dummy address respectively.

The output state of GPO, LED, and PWMOUT port under the INHb H/L, display on/off, and RESET state are listed below.

| Control | INH | b | DISF | PLAY | RESET state | |
|---------|-----------------------------------|---------|-----------------------------------|-----------------------------------|------------------------------------|--|
| port | Н | L | ON | OFF | RESET State | |
| GPO | According to GPOSET command | Low Fix | According to GPOSET Command | According to GPOSET command | GPO unselected (All SEG output) | |
| PWMOUT | According to PWM2SET command | Low Fix | According to PWM2SET command | According to PWM2SET command | Low Fix | |
| LED | According to PWM1/PWM2SET command | Hi-Z | According to PWM1/PWM2SET command | According to PWM1/PWM2SET command | LED unselected (All SEG output) | |

O LED1 drive-control (PWM1 "H" width control) command (PWM1SET)

| | LSB | | | | | | | | | |
|------------------|-----|----|-----|-----|----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8Ah | - |
| 2nd byte Command | 0 | 0 | P11 | P10 | P9 | P8 | P7 | P6 | - | 00h |
| 3rd byte Command | 0 | 0 | P5 | P4 | P3 | P2 | P1 | P0 | - | 00h |

2nd and 3rd byte command data are able to set from 00h to 3Fh (described as 8bit binary data).

In case other value selected, sending command is ignored, and 2nd and 3rd byte command data are set to 3Fh.

In reset state, 2nd and 3rd byte command data set to 00h.

In case the command is less than 3 byte, sending command is canceled.

According to PWM1SET command, LED1 driving signal is adjustable. PWM "H" width is adjustable by 12bit/8bit resolution.

Explanation about P11 to P6 data of 2nd byte command and P5 to P0 data of 3rd byte command as follows (The 2nd byte data are used as upper 6bit, and 3rd byte data are used as lower 6 bits.)

12bit mode: P11 data is used as MSB of 12 bits, and P0 data is used as LSB.

8bit mode : P11 to P8 are used as invalid bit.

P7 data is used as MSB of 8 bits, and P0 data is used LSB.

LED driving period is decided by the "H" width of PWM signal, generated by PWM generator circuit. (resolution: 8bit/12bit selectable)

Ex)

In case external PWM clock 2MHz, parameter setting value is 2045(P11 to P0 data: 7FFh),

1bit resolution: 500ns

ALL HI set: PWM signal frequency about 500Hz, H width about 2.00msec


ALL LOW set: PWM signal frequency about 500Hz, H width Ousec (In case of 12bit)

This command is reflected, synchronizing with a next PWM frame head. And, LED port output is as follows

INHb="H": LED port output LED driving signal.

INHb="L": LED port output Hi-Z.

LED port operation does not affect Display ON/OFF state.



(*)* About the PWM frequency and PWM "H" width calculation.

PWM cycle and PWM "H" width, decided by PWM clock cycle are described as follows. (PWM clock cycle is a minimum unit of PWM "H" width)

PWM frequency = PWM clock cycle × (Number of the steps(12bit = 4096, 8bit =256) - 1)
PWM H width = PWM clock cycle × Parameter set value(12bit: 0 to 4095, 8bit: 0 to 255)
PWM Duty = PWM H width/PWM cycle = Parameter set value / Number of the steps

In case PWM is generated from internal clock, the PWM cycle varies, according to OSC frequency.

In case LED used as back light of LCD panel and PWM is generated from internal clock, there is some possibility that display flickering will occur. In this case, please use under the PWM width ALL "L" or ALL "H" setting only.

O LED2 to 3 drive-control (PWM2 "H" width control) command (PWM2SET)

| | MSB | | | | | | | LSB | | | | | | | |
|------------------|-----|----|-----|-----|----|----|----|-----|-----|-------|--|--|--|--|--|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset | | | | | |
| 1st byte Command | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 8Bh | - | | | | | |
| 2nd byte Command | 0 | 0 | P11 | P10 | P9 | P8 | P7 | P6 | - | 00h | | | | | |
| 3rd byte Command | 0 | 0 | P5 | P4 | P3 | P2 | P1 | P0 | - | 00h | | | | | |

P7 to P0 data are able to set from 00h to 3Fh (described as 8bit binary data).

In case other value selected, sending command is ignored, and P7 to P0 data set 3Fh.

In reset state, P7 to P0 data is 00h.

In case the command is less than 3 byte, sending command is canceled.

According to PWM2SET command, LED2 driving signal, LED3 driving signal, and PWMOUT output "H" width are adjustable. PWM "H" width is adjustable by 12bit/8bit resolution.

Explanation about P11 to P6 data of 2nd byte command and P5 to P0 data of 3rd byte command as follows (The 2nd byte data are used as upper 6bit, and 3rd byte data are used as lower 6 bits.)

12bit mode: P11 data is used as MSB of 12 bits, and P0 data is used as LSB.

8bit mode: P11 to P8 are used as invalid bit.

P7 data is used as MSB of 8 bits, and P0 data is used LSB.

LED driving period is decided by the "H" width of PWM signal, generated by PWM generator circuit. (resolution: 8bit/12bit selectable)

Ex)

In case external PWM clock 2MHz, parameter setting value is 2045(P11 to P0 data: 7FFh)

1bit resolution: 500ns

ALL HI set: PWM signal frequency about 500Hz, H width about 2.00msec


ALL LOW set: PWM signal frequency about 500Hz, H width Ousec (In case of 12bit)

This command is reflected, synchronizing with a next PWM frame head. And, LED port and PWMOUT port output are as follows

INHb="H": LED port output LED driving signal, PWMOUT port output PWM signal.

INHb="L": LED port output Hi-Z, PWMOUT port output "L"

LED port and PWMOUT port operation do not affect Display ON/OFF state.



^{*} About the PWM frequency and PWM "H" width calculation.

PWM cycle and PWM "H" width, decided by PWM clock cycle is described as follows. (PWM clock cycle is a minimum unit of PWM "H" width)

PWM frequency = PWM clock cycle × (Number of the steps (12bit = 4096, 8bit =256) - 1)
PWM H width = PWM clock cycle × Parameter set value (12bit: 0 to 4095, 8bit: 0 to 255)
PWM Duty = PWM H width/PWM cycle = Parameter set value / Number of the steps

In case PWM is generated from internal clock, the PWM cycle varies, according to OSC frequency.

In case LED is used as back light of LCD panel and PWM is generated from internal clock, there is some possibility that display flickering will occur. In this case, please use under the PWM width ALL "L" or ALL "H" setting only.

ORAM WRITE (RAMWR)

| | MSB | | | | LSB | | | | | | | |
|------------------|-----|--------------|----|----|-----|----|----|----|-----|-------|--|--|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset | | |
| 1st byte Command | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A0h | - | | |
| 2nd byte Command | | Display data | | | | | | | | | | |
| | | | | | | | | | | | | |
| n byte Command | | Display data | | | | | | | | | | |

Input data, sending after 1st byte command, are used as Display data. And display data are sent every 4bits. Please set this command after the ADSET command.

OBlink RAM WRITE (BLKWR)

| | LSB | | | | | | | | | | | |
|------------------|-------------------|------------------|----|----|----|----|----|----|-----|-------|--|--|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset | | |
| 1st byte Command | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | C0h | - | | |
| 2nd byte Command | | Blink data Rando | | | | | | | | | | |
| | | | | | | | | | | | | |
| n byte Command | Blink data Random | | | | | | | | | | | |

Input data, after 1st byte command, are used as Display data. The display data are sent every 4bits. Please set this command after the BLKADSET command.

OAII Pixel ON (APON)

| | LSB | | | | | | | | | |
|------------------|-----|----|----|----|----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 91h | - |

After sending the command, all SEG outputs are set to display on state regardless of the DDRAM data. (This command affect to the SEG output terminal only (except GPO and LED output))

OAII Pixel OFF (APOFF)

| MSB | | | | | LSB | | | | | |
|------------------|-----|----|----|----|-----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 90h | - |

After sending the command, all SEG outputs are set to display off state regardless of the DDRAM data. (This command affect to the SEG output terminal only (except GPO and LED output))

OAII Pixel ON/OFF mode off (NORON)

| MSB | | | | | | LSB | | | | |
|------------------|-----|----|----|----|----|-----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 93h | - |

After sending the command, all SEG outputs are released from APON/APOFF state.

The SEG port output signals are in accordance to DDRAM data.

(This command affects the SEG output terminal only (except GPO and LED output))

After reset sequence or SWRST, all outputs are set NORON state.

OSoftware Reset (SWRST)

| MSB | | | | | LSB | | | | | |
|------------------|-----|----|----|----|-----|----|----|----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 92h | - |

After sending the command, device is set to the reset state.

OOSC external input command (OSCSET)

| | MSB | | | | | | | LSB | | |
|------------------|-----|----|----|----|----|----|----|-----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 98h | - |
| 2nd byte Command | 0 | 0 | 0 | 0 | 0 | P2 | P1 | P0 | - | 00h |

According to the command, there are 4types of clock mode selection including external clock input mode. Detail of this command function as follows.

| Condition | P2 | P1 | P0 | Reset state |
|---|----|----|----|-------------|
| Internal CLK (PWM generation OFF) | 0 | 0 | 0 | 0 |
| External CLK input for PWM (PWM generation OFF) | 0 | 0 | 1 | |
| Internal CLK (PWM generation ON) | 0 | 1 | 0 | |
| External CLK input for PWM (PWM generation ON) | 0 | 1 | 1 | |
| External CLK input for Display (ROHM use only) | 1 | * | * | |

^{*:} Don't care

(P2,P1,P0)=(0,0,1): External PWM input mode

CLKIN: external PWM input available.

PWMOUT: "L" Output

*under the (P2,P1,P0)=(0,0,0) condition PWMOUT into same state

(P2,P1,P0)=(0,1,0): PWM is made from integrated oscillation frequency

PWM width is set up by PWM1SET and PWM2SET command.

PWM waveform output from PWMOUT is set up by PWM2SET command.

PWM waveform output from PWMOUT is set up by PWM2SET command.

(P2,P1,P0)=(0,1,1): PWM is made from External CLK input from CLKIN

PWM width is set up by PWM1SET and PWM2SET command.




Figure 14. OSC External input

OIntegrated regulator setting (REGSET)

| | MSB | | | | | | | LSB | | |
|------------------|-----|----|----|----|----|----|----|-----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 99h | - |
| 2nd byte Command | 0 | 0 | 0 | 0 | 0 | P2 | P1 | P0 | - | 00h |

Set integrated regulator output voltage (Vreg).

Integrated regulator is turned ON/OFF according to DISPON/OFF state which is controlled by MODESET command.

| Setting | P2 | P1 | P0 | Reset state |
|--------------------|----|----|----|-------------|
| OFF (VLCD voltage) | 0 | 0 | 0 | 0 |
| 5.0V | 0 | 0 | 1 | |
| 4.6V | 0 | 1 | 0 | |
| 4.5V | 0 | 1 | 1 | |
| 4.4V | 1 | 0 | 0 | |
| 3.4V | 1 | 0 | 1 | |
| 3.3V | 1 | 1 | 0 | |
| 3.2V | 1 | 1 | 1 | |

^{*}Please satisfy condition that REG voltage \leq VLCD-0.5V.

OGPO output set command (GPOSET)

| | MSB | MSB LSB | | | | | | | | |
|------------------|-----|------------------------------|----|----|----|----|----|-----|-----|-------|
| | D/C | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Hex | Reset |
| 1st byte Command | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 9Ah | - |
| 2nd byte Command | | GPO output data: P7 to P0 | | | | | | - | 00h | |
| 3rd byte Command | | GPO output data: P15 to P8 | | | | | | - | 00h | |
| 4th byte Command | | GPO output data: P23 to 16 | | | | | | - | 00h | |
| 5th byte Command | * | * GPO output data: P30 to 24 | | | | | - | 00h | | |

^{*:} Don't care

Set GPO output data.

The relation between SEG port (GPO port) and data is below.

| GPOSET data | GPO port | SEG port | GPOSET data | GPO port | SEG port | GPOSET data | GPO port | SEG port |
|----------------|-------------|-------------|----------------|-------------|-------------|----------------|-------------|-------------|
| P0 | GPO1 | SEG45 | P10 | GPO11 | SEG35 | P20 | GPO21 | SEG25 |
| P1 | GPO2 | SEG44 | P11 | GPO12 | SEG34 | P21 | GPO22 | SEG24 |
| P2 | GPO3 | SEG43 | P12 | GPO13 | SEG33 | P22 | GPO23 | SEG23 |
| P3 | GPO4 | SEG42 | P13 | GPO14 | SEG32 | P23 | GPO24 | SEG22 |
| P4 | GPO5 | SEG41 | P14 | GPO15 | SEG31 | P24 | GPO25 | SEG21 |
| P5 | GPO6 | SEG40 | P15 | GPO16 | SEG30 | P25 | GPO26 | SEG20 |
| P6 | GPO7 | SEG39 | P16 | GPO17 | SEG29 | P26 | GPO27 | SEG19 |
| P7 | GPO8 | SEG38 | P17 | GPO18 | SEG28 | P27 | GPO28 | SEG18 |
| P8 | GPO9 | SEG37 | P18 | GPO19 | SEG27 | P28 | GPO29 | SEG17 |
| P9 | GPO10 | SEG36 | P19 | GPO20 | SEG26 | P29 | GPO30 | SEG16 |
| | | | | | | P30 | GPO31 | SEG15 |

GPO data is transmitted for every 1byte, and GPO data output is asynchronous from frame cycle. In case INHb="H", GPO output signals follow in accordance to GPOSET data. In case INHb="L" GPO output signals are set to GND level. GPO outputs are not influenced by Display ON/OFF state.

●LCD driving waveform




Figure 15. Waveform of line inversion

Figure 16. Waveform of frame inversion




Figure 17. Waveform of line inversion

Figure 18. Waveform of frame inversion




Figure 19. Waveform of line inversion

Figure 20. Waveform of frame inversion

●initialize Sequence

Please input sequence listed below, before start of LCD driving. (Refer to Power ON/OFF sequence)

```
INHb='L'

↓ Input voltage supply

CSB 'H' ...interface initializing

CSB 'L' ...interface command sending

↓ SWRST ...software reset

MODESET ...Display off

Various commands setting

↓ RAM WRITE

Blink RAM WRITE

MODESET ...Display on

↓ INHb = 'H'

↓ Start LCD driving
```

^{*} Before initialization, DDRAM address, DDRAM data, Blink address and Blink data are in random condition.

● Cautions on Power-On/ Power-Off condition


OPOR circuit

This LSI has "P.O.R" (Power-On Reset) circuit and Software Reset function.

Please keep the following recommended Power-On conditions in order to power up properly.

1, Please set power up conditions to meet the recommended tR, tF, tOFF, and Vbot spec below in order to ensure P.O.R operation.

(*The detection voltage of POR varies because of environment etc. To operate POR surely, Please satisfy Vbot lower than 0.5V condition.)



| Recommendation condition of tR, tF, tOFF, vbot | | | | | | | |
|--|----------|----------------|----------|--|--|--|--|
| tR | tOFF | Vbot | VDET | | | | |
| less than 10ms | Over 1ms | less than 0.5V | TYP 1.2V | | | | |

* VDET: POR detect level

Figure 21. Power ON/OFF waveform

- 2, If it is difficult to meet above conditions, execute the following sequence after Power-On.
 - (1) CSB="L"→"H" condition
 - (2) After CSB"H"→"L", execute SWRST command.

In addition, in order to the SWRST command certainly, please wait 1ms after a VDD level reaches to 90% and CSB="L"→"H".

*Before SWRST command input device will be in unstable state, since SWRST command does not operate perfect substitution of a POR function.




Figure 22. SWRST Command Sequence

(*) Power ON/OFF sequence

Display ON/OFF control by INHb terminal is not asynchronous frame cycle. In order to, prevent display flickering under the power on/off sequence, please send MODESET command (Disp off) and set INHb terminal ="L"




Figure 23.Power On/Off Sequence

(**)Integrated regulator start-up sequence

BU9798KV/GUW do not support integrated regulator start-up, during the normal (Vreg unused) display operation. So, in case of changing LCD power supply to Vreg output under the normal operation period, display flickering will occur.

In order to prevent this phenomenon please send MODESET command (Disp on) after REGSET command.

After SWRST command sending, please send same sequence.




Figure 24. Integrated regulator start-up sequence

(***)LED power supply On/Off sequence

In order to prevent irregular current, please start LED power supply after VLCD input and OUTSET2 command sending.




Figure 25. LED power supply On/Off sequence

Attention about input port pull down

Satisfy the following sequence if input terminals are pulled down by external resisters (In case MPU output Hi-Z).




Figure 26. Recommended sequence when input ports are pulled down

BU9798KV / BU9798GUW adopts a 5V tolerant I/O for the digital input. This circuit includes a bus-hold function to keep the level of HIGH. A pull down resistor of below $10K\Omega$ shall be connected to the input terminals to transit from HIGH to LOW because the bus-hold transistor turns on during the input's HIGH level. (Refer to the Figure 7, Figure 8; I/O Equivalent Circuit)

A higher resistor than approximate $10K\Omega$ causes input terminals being steady by intermediate potential between HIGH and LOW level so unexpected current is consumed by the system.

The potential depends on the pull down resistance and bus-hold transistor's resistance.

As the bus-hold transistor turns off upon the input level cleared to LOW a higher resistor can be used as a pull down resistor if a MPU set SD and SCL lines to LOW before it releases the lines.

The LOW period preceding MPU's bus release shall be at least 50ns as same as a minimum CLK width (tSLW).

Operational Notes

(1) Absolute Maximum Ratings

Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

(2) Recommended Operating conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

(3) Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.

(4) Power Supply Lines

Design the PCB layout pattern to provide low impedance ground and supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

(5) Ground Voltage

The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no pins are at a voltage below the ground pin at any time, even during transient condition.

(6) Short between Pins and Mounting Errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.

(7) Operation under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

(8) Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

(9) Regarding Input Pins of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the GND voltage should be avoided. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input terminals have voltages within the values specified in the electrical characteristics of this IC.

(10) GND Wiring Pattern

When using both small-signal and large-current GND traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the GND traces of external components do not cause variations on the GND voltage. The power supply and ground lines must be as short and thick as possible to reduce line impedance.

(11) External Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.


(12) Unused Input Terminals

Input terminals of an IC are often connected to the gate of a CMOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of IC. So unless otherwise specified, input terminals not being used should be connected to the power supply or ground line.

(13) Rush current

When power is first supplied to the IC, rush current may flow instantaneously. It is possible that the charge current to the parasitic capacitance of internal photo diode or the internal logic may be unstable. Therefore, give special consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.







●Lineup


| Packa | age | Orderable Part Number |
|-------------|--------------|-----------------------|
| VQFP64 | Reel of 1000 | BU9798KV-E2 |
| VBGA063W050 | Reel of 2500 | BU9798GUW-E2 |

Marking Diagrams






●Physical Dimension, Tape and Reel Information



●Physical Dimension, Tape and Reel Information - continued



Revision History

| Date | Revision | Changes |
|-------------|----------|--|
| 14.Mar.2012 | 001 | New Release |
| 8.Jan.2013 | 002 | Improved the statement in all pages. Deleted "Status of this document" in page 33. Changed format of Physical Dimension, Tape and Reel Information. |

Notice

Precaution on using ROHM Products

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
|---------|--------|------------|----------|
| CLASSⅢ | CLASSⅢ | CLASS II b | CLASSIII |
| CLASSIV | | CLASSⅢ | |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Rev.001

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LCD Drivers category:

Click to view products by ROHM manufacturer:

Other Similar products are found below:

LC75836WH-E CD4056BE LC75829PW-H LC75852W-E LC79430KNE-E LC79431KNE-E FAN7317BMX LC75839PW-H LC75884W-E LC75814VS-TLM-E MAX25520ATEC/V+ MAX25520ATEB/VY+ BU9795AFV-E2 PCF8566T/1.118 TPS65132A0YFFR

BU9795AKV-E2 34801000 BU97510CKV-ME2 BU97520AKV-ME2 ICL7136CM44Z BL55070 BL55066 MAX1605ETT+T

MAX16928BGUP/V+ ICL7129ACPL+ MAX131CMHD MAX138CMH+D MAX1491CAI+ MAX1518BETJ+ MAX1606EUA+

MAX138CQH+TD MAX25520ATEB/V+ MAX16929AGUI/V+ MAX16929CGUI/V+ MAX16929DGUI/V+ MAX8570ELT+T

MAX8570EUT+T MAX8571EUT+T MAX8575EUT+T MAX8795AGCJ/V+ MAX138CPL+ AY0438-I/L AY0438/L HV66PG-G

HV881K7-G TC7106CKW TC7106CPL TC7116CPL TC7126CLW TC7126CPL